set a(0-12319) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(9,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-32 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-13498 {}}} SUCCS {{66 0 0 0-12322 {}} {258 0 0 0-12301 {}} {256 0 0 0-13498 {}}} CYCLES {}}
set a(0-12320) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(10,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-33 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-13495 {}}} SUCCS {{66 0 0 0-12322 {}} {130 0 0 0-12301 {}} {256 0 0 0-13495 {}}} CYCLES {}}
set a(0-12321) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-34 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-12301 {}}} CYCLES {}}
set a(0-12322) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(7) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-35 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-12320 {}} {66 0 0 0-12319 {}}} SUCCS {{66 0 0 0-13489 {}} {66 0 0 0-13492 {}} {66 0 0 0-13495 {}} {66 0 0 0-13498 {}} {66 0 0 0-13501 {}}} CYCLES {}}
set a(0-12323) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-36 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-12324 {}} {130 0 0 0-12301 {}}} CYCLES {}}
set a(0-12324) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-37 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-12323 {}}} SUCCS {{131 0 0 0-12325 {}} {130 0 0 0-12301 {}} {130 0 0 0-13485 {}} {130 0 0 0-13486 {}} {146 0 0 0-13487 {}}} CYCLES {}}
set a(0-12325) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-38 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-12324 {}} {772 0 0 0-12301 {}}} SUCCS {{259 0 0 0-12301 {}}} CYCLES {}}
set a(0-12326) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-39 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-13484 {}}} SUCCS {{259 0 0 0-12327 {}} {130 0 0 0-12302 {}} {256 0 0 0-13484 {}}} CYCLES {}}
set a(0-12327) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-40 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-12326 {}}} SUCCS {{258 0 0 0-12302 {}}} CYCLES {}}
set a(0-12328) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-41 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-12302 {}}} SUCCS {{258 0 0 0-12302 {}}} CYCLES {}}
set a(0-12329) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-42 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-12302 {}}} SUCCS {{259 0 0 0-12302 {}}} CYCLES {}}
set a(0-12330) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-43 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-13476 {}}} SUCCS {{259 0 0 0-12331 {}} {256 0 0 0-13476 {}}} CYCLES {}}
set a(0-12331) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-44 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-12330 {}}} SUCCS {{128 0 0 0-12343 {}} {64 0 0 0-12303 {}}} CYCLES {}}
set a(0-12332) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-45 LOC {0 1.0 1 0.005309449999999999 1 0.005309449999999999 1 0.005309449999999999 1 0.0201419} PREDS {} SUCCS {{259 0 0 0-12333 {}} {130 0 0 0-12303 {}}} CYCLES {}}
set a(0-12333) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-46 LOC {0 1.0 1 0.005309449999999999 1 0.005309449999999999 1 0.0201419} PREDS {{259 0 0 0-12332 {}}} SUCCS {{259 0 0 0-12334 {}} {130 0 0 0-12303 {}}} CYCLES {}}
set a(0-12334) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-47 LOC {1 0.0 1 0.005309449999999999 1 0.005309449999999999 1 0.123434325 1 0.138266775} PREDS {{259 0 0 0-12333 {}}} SUCCS {{259 0 0 0-12335 {}} {130 0 0 0-12303 {}} {258 0 0 0-12411 {}} {258 0 0 0-12479 {}} {258 0 0 0-12622 {}} {258 0 0 0-12907 {}}} CYCLES {}}
set a(0-12335) {AREA_SCORE 5.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,6) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-48 LOC {1 0.118125 1 0.1382669 1 0.1382669 1 0.207016775 1 0.207016775} PREDS {{259 0 0 0-12334 {}}} SUCCS {{258 0 0 0-12338 {}} {130 0 0 0-12303 {}}} CYCLES {}}
set a(0-12336) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.2070169} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12337 {}} {130 0 0 0-12303 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12337) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-50 LOC {0 1.0 1 0.0 1 0.0 1 0.2070169} PREDS {{259 0 0 0-12336 {}}} SUCCS {{259 0 0 0-12338 {}} {130 0 0 0-12303 {}}} CYCLES {}}
set a(0-12338) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.59 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-51 LOC {1 0.18687499999999999 1 0.2070169 1 0.2070169 1 0.656249953 1 0.656249953} PREDS {{259 0 0 0-12337 {}} {258 0 0 0-12335 {}}} SUCCS {{259 0 0 0-12339 {}} {258 0 0 0-12341 {}} {130 0 0 0-12303 {}}} CYCLES {}}
set a(0-12339) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-52 LOC {1 0.63610815 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-12338 {}}} SUCCS {{259 0 2.250 0-12340 {}} {130 0 0 0-12303 {}}} CYCLES {}}
set a(0-12340) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-53 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-12339 {}}} SUCCS {{258 0 0 0-12303 {}}} CYCLES {}}
set a(0-12341) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-54 LOC {1 0.63610815 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{258 0 0 0-12338 {}}} SUCCS {{259 0 2.250 0-12342 {}} {130 0 0 0-12303 {}}} CYCLES {}}
set a(0-12342) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-55 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-12341 {}}} SUCCS {{258 0 0 0-12303 {}}} CYCLES {}}
set a(0-12343) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-56 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-12331 {}} {772 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12303 {}}} CYCLES {}}
set a(0-12344) {AREA_SCORE {} NAME mult:res:asn(mult:res#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-57 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12376 {}}} CYCLES {}}
set a(0-12345) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-58 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {{774 0 0 0-12400 {}}} SUCCS {{259 0 0 0-12346 {}} {130 0 0 0-12399 {}} {256 0 0 0-12400 {}}} CYCLES {}}
set a(0-12346) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(9-4) TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-59 LOC {0 1.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {{259 0 0 0-12345 {}}} SUCCS {{258 0 0 0-12349 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12347) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-60 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {} SUCCS {{259 0 0 0-12348 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12348) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#1 TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-61 LOC {0 1.0 1 0.0 1 0.0 5 0.44062504999999996} PREDS {{259 0 0 0-12347 {}}} SUCCS {{259 0 0 0-12349 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12349) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,6,0,6) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.97 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-62 LOC {1 0.0 1 0.44062504999999996 1 0.44062504999999996 1 0.5624999249999999 5 0.5624999249999999} PREDS {{259 0 0 0-12348 {}} {258 0 0 0-12346 {}}} SUCCS {{258 0 0 0-12352 {}} {258 0 0 0-12384 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12350) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-63 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-12400 {}}} SUCCS {{259 0 0 0-12351 {}} {130 0 0 0-12399 {}} {256 0 0 0-12400 {}}} CYCLES {}}
set a(0-12351) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(3-0)#1 TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-64 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-12350 {}}} SUCCS {{259 0 0 0-12352 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12352) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-65 LOC {1 0.12187495 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-12351 {}} {258 0 0 0-12349 {}}} SUCCS {{259 0 3.000 0-12353 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12353) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-66 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12352 {}} {774 0 3.000 0-12392 {}} {774 0 3.000 0-12385 {}}} SUCCS {{258 0 0 0-12377 {}} {256 0 0 0-12385 {}} {258 0 0 0-12387 {}} {256 0 0 0-12392 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12354) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-67 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12355 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12355) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#2 TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-68 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12354 {}}} SUCCS {{259 0 0 0-12356 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12356) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-69 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12355 {}}} SUCCS {{258 0 0 0-12358 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12357) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-70 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12358 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12358) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-71 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12357 {}} {258 0 0 0-12356 {}}} SUCCS {{258 0 0 0-12361 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12359) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12400 {}}} SUCCS {{259 0 0 0-12360 {}} {130 0 0 0-12399 {}} {256 0 0 0-12400 {}}} CYCLES {}}
set a(0-12360) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(9-0)#5 TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-73 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12359 {}}} SUCCS {{259 0 0 0-12361 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12361) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-74 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12360 {}} {258 0 0 0-12358 {}}} SUCCS {{259 0 3.000 0-12362 {}} {258 0 3.000 0-12392 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12362) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-75 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12361 {}} {774 0 3.000 0-12392 {}} {774 0 3.000 0-12385 {}}} SUCCS {{259 0 0 0-12363 {}} {258 0 0 0-12364 {}} {256 0 0 0-12385 {}} {256 0 0 0-12392 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12363) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-76 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12362 {}}} SUCCS {{258 0 0 0-12368 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12364) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-77 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12362 {}}} SUCCS {{259 0 0 0-12365 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12365) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-78 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12364 {}}} SUCCS {{259 0 0 0-12366 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12366) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-79 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12365 {}}} SUCCS {{259 0 0 0-12367 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12367) {AREA_SCORE {} NAME COMP_LOOP-1:mult:z_:not TYPE NOT PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-80 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12366 {}}} SUCCS {{259 0 0 0-12368 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12368) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-81 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12367 {}} {258 0 0 0-12363 {}}} SUCCS {{259 0 0 0-12369 {}} {258 0 0 0-12375 {}} {258 0 0 0-12376 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12369) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-82 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12368 {}}} SUCCS {{258 0 0 0-12371 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12370) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not#1 TYPE NOT PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-83 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12371 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12371) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc TYPE ACCU DELAY {1.38 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-84 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12370 {}} {258 0 0 0-12369 {}}} SUCCS {{259 0 0 0-12372 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12372) {AREA_SCORE {} NAME COMP_LOOP-1:mult:slc()(32) TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-85 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12371 {}}} SUCCS {{259 0 0 0-12373 {}} {258 0 0 0-12376 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12373) {AREA_SCORE {} NAME COMP_LOOP-1:mult:sel TYPE SELECT PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-86 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12372 {}}} SUCCS {{146 0 0 0-12374 {}} {146 0 0 0-12375 {}}} CYCLES {}}
set a(0-12374) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not#2 TYPE NOT PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-87 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12373 {}}} SUCCS {{259 0 0 0-12375 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12375) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-88 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12374 {}} {146 0 0 0-12373 {}} {258 0 0 0-12368 {}}} SUCCS {{259 0 0 0-12376 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12376) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-89 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12375 {}} {258 0 0 0-12372 {}} {258 0 0 0-12368 {}} {258 0 0 0-12344 {}}} SUCCS {{259 0 0 0-12377 {}} {258 0 0 0-12386 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12377) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-90 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12376 {}} {258 0 0 0-12353 {}}} SUCCS {{259 0 0 0-12378 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12378) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-91 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12377 {}} {128 0 0 0-12380 {}}} SUCCS {{258 0 0 0-12380 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12379) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-92 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12380 {}}} SUCCS {{259 0 0 0-12380 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12380) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-93 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12379 {}} {258 0 0 0-12378 {}}} SUCCS {{128 0 0 0-12378 {}} {128 0 0 0-12379 {}} {259 0 0 0-12381 {}}} CYCLES {}}
set a(0-12381) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-94 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12380 {}}} SUCCS {{258 0 3.000 0-12385 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12382) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-95 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-12400 {}}} SUCCS {{259 0 0 0-12383 {}} {130 0 0 0-12399 {}} {256 0 0 0-12400 {}}} CYCLES {}}
set a(0-12383) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(3-0) TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-96 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-12382 {}}} SUCCS {{259 0 0 0-12384 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12384) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-97 LOC {1 0.12187495 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12383 {}} {258 0 0 0-12349 {}}} SUCCS {{259 0 3.000 0-12385 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12385) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-98 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12385 {}} {259 0 3.000 0-12384 {}} {258 0 3.000 0-12381 {}} {256 0 0 0-12362 {}} {256 0 0 0-12353 {}} {774 0 0 0-12392 {}}} SUCCS {{774 0 3.000 0-12353 {}} {774 0 3.000 0-12362 {}} {774 0 0 0-12385 {}} {258 0 0 0-12392 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12386) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-99 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12376 {}}} SUCCS {{259 0 0 0-12387 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12387) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-100 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12386 {}} {258 0 0 0-12353 {}}} SUCCS {{259 0 0 0-12388 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12388) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-101 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12387 {}} {128 0 0 0-12390 {}}} SUCCS {{258 0 0 0-12390 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12389) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-102 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12390 {}}} SUCCS {{259 0 0 0-12390 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12390) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-103 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12389 {}} {258 0 0 0-12388 {}}} SUCCS {{128 0 0 0-12388 {}} {128 0 0 0-12389 {}} {259 0 0 0-12391 {}}} CYCLES {}}
set a(0-12391) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-104 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12390 {}}} SUCCS {{259 0 3.000 0-12392 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-105 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12392 {}} {259 0 3.000 0-12391 {}} {258 0 0 0-12385 {}} {256 0 0 0-12362 {}} {258 0 3.000 0-12361 {}} {256 0 0 0-12353 {}}} SUCCS {{774 0 3.000 0-12353 {}} {774 0 3.000 0-12362 {}} {774 0 0 0-12385 {}} {774 0 0 0-12392 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12393) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-106 LOC {0 1.0 1 0.6775 1 0.6775 1 0.6775 9 0.6775} PREDS {{774 0 0 0-12400 {}}} SUCCS {{259 0 0 0-12394 {}} {130 0 0 0-12399 {}} {256 0 0 0-12400 {}}} CYCLES {}}
set a(0-12394) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-107 LOC {1 0.0 1 0.6775 1 0.6775 1 0.848124875 9 0.848124875} PREDS {{259 0 0 0-12393 {}}} SUCCS {{259 0 0 0-12395 {}} {130 0 0 0-12399 {}} {258 0 0 0-12400 {}}} CYCLES {}}
set a(0-12395) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-108 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 9 0.8481249999999999} PREDS {{259 0 0 0-12394 {}}} SUCCS {{259 0 0 0-12396 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12396) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.22 ns} PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-109 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12395 {}}} SUCCS {{259 0 0 0-12397 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12397) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-110 LOC {1 0.3225 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-12396 {}}} SUCCS {{259 0 0 0-12398 {}} {130 0 0 0-12399 {}}} CYCLES {}}
set a(0-12398) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-111 LOC {1 0.3225 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12397 {}}} SUCCS {{259 0 0 0-12399 {}}} CYCLES {}}
set a(0-12399) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12303 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-112 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12398 {}} {130 0 0 0-12397 {}} {130 0 0 0-12396 {}} {130 0 0 0-12395 {}} {130 0 0 0-12394 {}} {130 0 0 0-12393 {}} {130 0 0 0-12392 {}} {130 0 0 0-12391 {}} {130 0 0 0-12389 {}} {130 0 0 0-12388 {}} {130 0 0 0-12387 {}} {130 0 0 0-12386 {}} {130 0 0 0-12385 {}} {130 0 0 0-12384 {}} {130 0 0 0-12383 {}} {130 0 0 0-12382 {}} {130 0 0 0-12381 {}} {130 0 0 0-12379 {}} {130 0 0 0-12378 {}} {130 0 0 0-12377 {}} {130 0 0 0-12376 {}} {130 0 0 0-12375 {}} {130 0 0 0-12374 {}} {130 0 0 0-12372 {}} {130 0 0 0-12371 {}} {130 0 0 0-12370 {}} {130 0 0 0-12369 {}} {130 0 0 0-12368 {}} {130 0 0 0-12367 {}} {130 0 0 0-12366 {}} {130 0 0 0-12365 {}} {130 0 0 0-12364 {}} {130 0 0 0-12363 {}} {130 0 0 0-12362 {}} {130 0 0 0-12361 {}} {130 0 0 0-12360 {}} {130 0 0 0-12359 {}} {130 0 0 0-12358 {}} {130 0 0 0-12357 {}} {130 0 0 0-12356 {}} {130 0 0 0-12355 {}} {130 0 0 0-12354 {}} {130 0 0 0-12353 {}} {130 0 0 0-12352 {}} {130 0 0 0-12351 {}} {130 0 0 0-12350 {}} {130 0 0 0-12349 {}} {130 0 0 0-12348 {}} {130 0 0 0-12347 {}} {130 0 0 0-12346 {}} {130 0 0 0-12345 {}}} SUCCS {{129 0 0 0-12400 {}}} CYCLES {}}
set a(0-12400) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12303 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12400 {}} {129 0 0 0-12399 {}} {258 0 0 0-12394 {}} {256 0 0 0-12393 {}} {256 0 0 0-12382 {}} {256 0 0 0-12359 {}} {256 0 0 0-12350 {}} {256 0 0 0-12345 {}}} SUCCS {{774 0 0 0-12345 {}} {774 0 0 0-12350 {}} {774 0 0 0-12359 {}} {774 0 0 0-12382 {}} {774 0 0 0-12393 {}} {772 0 0 0-12400 {}}} CYCLES {}}
set a(0-12303) {CHI {0-12344 0-12345 0-12346 0-12347 0-12348 0-12349 0-12350 0-12351 0-12352 0-12353 0-12354 0-12355 0-12356 0-12357 0-12358 0-12359 0-12360 0-12361 0-12362 0-12363 0-12364 0-12365 0-12366 0-12367 0-12368 0-12369 0-12370 0-12371 0-12372 0-12373 0-12374 0-12375 0-12376 0-12377 0-12378 0-12379 0-12380 0-12381 0-12382 0-12383 0-12384 0-12385 0-12386 0-12387 0-12388 0-12389 0-12390 0-12391 0-12392 0-12393 0-12394 0-12395 0-12396 0-12397 0-12398 0-12399 0-12400} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-113 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-12343 {}} {258 0 0 0-12342 {}} {130 0 0 0-12341 {}} {258 0 0 0-12340 {}} {130 0 0 0-12339 {}} {130 0 0 0-12338 {}} {130 0 0 0-12337 {}} {130 0 0 0-12336 {}} {130 0 0 0-12335 {}} {130 0 0 0-12334 {}} {130 0 0 0-12333 {}} {130 0 0 0-12332 {}} {64 0 0 0-12331 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12343 {}} {131 0 0 0-12401 {}} {130 0 0 0-12402 {}} {130 0 0 0-12403 {}} {130 0 0 0-12404 {}} {130 0 0 0-12405 {}} {130 0 0 0-12406 {}} {130 0 0 0-12407 {}} {130 0 0 0-12408 {}} {130 0 0 0-12409 {}} {130 0 0 0-12410 {}} {64 0 0 0-12304 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12401) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-114 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12402 {}} {130 0 0 0-12410 {}}} CYCLES {}}
set a(0-12402) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-115 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-12401 {}} {130 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12403 {}} {130 0 0 0-12410 {}}} CYCLES {}}
set a(0-12403) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-116 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-12402 {}} {130 0 0 0-12303 {}}} SUCCS {{258 0 0 0-12407 {}} {130 0 0 0-12410 {}}} CYCLES {}}
set a(0-12404) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-117 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-12303 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12405 {}} {130 0 0 0-12410 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12405) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#4 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-118 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-12404 {}} {130 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12406 {}} {130 0 0 0-12410 {}}} CYCLES {}}
set a(0-12406) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-119 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-12405 {}} {130 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12407 {}} {130 0 0 0-12410 {}}} CYCLES {}}
set a(0-12407) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-120 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-12406 {}} {258 0 0 0-12403 {}} {130 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12408 {}} {130 0 0 0-12410 {}}} CYCLES {}}
set a(0-12408) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-121 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-12407 {}} {130 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12409 {}} {130 0 0 0-12410 {}}} CYCLES {}}
set a(0-12409) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-122 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-12408 {}} {130 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12410 {}}} CYCLES {}}
set a(0-12410) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-123 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-12409 {}} {130 0 0 0-12408 {}} {130 0 0 0-12407 {}} {130 0 0 0-12406 {}} {130 0 0 0-12405 {}} {130 0 0 0-12404 {}} {130 0 0 0-12403 {}} {130 0 0 0-12402 {}} {130 0 0 0-12401 {}} {130 0 0 0-12303 {}}} SUCCS {{128 0 0 0-12418 {}} {64 0 0 0-12304 {}}} CYCLES {}}
set a(0-12411) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-124 LOC {1 0.118125 1 0.12343445 1 0.12343445 1 0.192184325 2 0.192184325} PREDS {{258 0 0 0-12334 {}}} SUCCS {{258 0 0 0-12415 {}} {130 0 0 0-12304 {}} {258 0 0 0-12558 {}} {258 0 0 0-12701 {}} {258 0 0 0-12843 {}} {258 0 0 0-12986 {}} {258 0 0 0-13128 {}} {258 0 0 0-13270 {}} {258 0 0 0-13411 {}}} CYCLES {}}
set a(0-12412) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12413 {}} {130 0 0 0-12304 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12413) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#5 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-126 LOC {0 1.0 1 0.0 1 0.0 2 0.19218444999999998} PREDS {{259 0 0 0-12412 {}}} SUCCS {{259 0 0 0-12414 {}} {130 0 0 0-12304 {}}} CYCLES {}}
set a(0-12414) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-127 LOC {0 1.0 1 0.19218444999999998 1 0.19218444999999998 2 0.19218444999999998} PREDS {{259 0 0 0-12413 {}}} SUCCS {{259 0 0 0-12415 {}} {130 0 0 0-12304 {}}} CYCLES {}}
set a(0-12415) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-128 LOC {1 0.18687499999999999 1 0.19218444999999998 1 0.19218444999999998 1 0.6562499275 2 0.6562499275} PREDS {{259 0 0 0-12414 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-12416 {}} {258 0 2.250 0-12417 {}} {130 0 0 0-12304 {}}} CYCLES {}}
set a(0-12416) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-129 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-12415 {}}} SUCCS {{258 0 0 0-12304 {}}} CYCLES {}}
set a(0-12417) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-130 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 2.250 0-12415 {}}} SUCCS {{258 0 0 0-12304 {}}} CYCLES {}}
set a(0-12418) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-131 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-12410 {}} {772 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12304 {}}} CYCLES {}}
set a(0-12419) {AREA_SCORE {} NAME mult:res:asn(mult:res#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-132 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12449 {}}} CYCLES {}}
set a(0-12420) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-12468 {}}} SUCCS {{259 0 0 0-12421 {}} {130 0 0 0-12467 {}} {256 0 0 0-12468 {}}} CYCLES {}}
set a(0-12421) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0) TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-134 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12420 {}}} SUCCS {{258 0 0 0-12425 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12422) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-12423 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12423) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#6 TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-136 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12422 {}}} SUCCS {{259 0 0 0-12424 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12424) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-137 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-12423 {}}} SUCCS {{259 0 0 0-12425 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12425) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-138 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12424 {}} {258 0 0 0-12421 {}}} SUCCS {{259 0 3.000 0-12426 {}} {258 0 3.000 0-12455 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12426) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-139 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12425 {}} {774 0 3.000 0-12462 {}} {774 0 3.000 0-12455 {}}} SUCCS {{258 0 0 0-12450 {}} {256 0 0 0-12455 {}} {258 0 0 0-12457 {}} {256 0 0 0-12462 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12427) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-140 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12428 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12428) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#7 TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-141 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12427 {}}} SUCCS {{259 0 0 0-12429 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12429) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-142 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12428 {}}} SUCCS {{258 0 0 0-12431 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12430) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-143 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12431 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12431) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.03 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-144 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12430 {}} {258 0 0 0-12429 {}}} SUCCS {{258 0 0 0-12434 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12432) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-145 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12468 {}}} SUCCS {{259 0 0 0-12433 {}} {130 0 0 0-12467 {}} {256 0 0 0-12468 {}}} CYCLES {}}
set a(0-12433) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#1 TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-146 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12432 {}}} SUCCS {{259 0 0 0-12434 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12434) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-147 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12433 {}} {258 0 0 0-12431 {}}} SUCCS {{259 0 3.000 0-12435 {}} {258 0 3.000 0-12462 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-148 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12434 {}} {774 0 3.000 0-12462 {}} {774 0 3.000 0-12455 {}}} SUCCS {{259 0 0 0-12436 {}} {258 0 0 0-12437 {}} {256 0 0 0-12455 {}} {256 0 0 0-12462 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12436) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-149 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12435 {}}} SUCCS {{258 0 0 0-12441 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12437) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-150 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12435 {}}} SUCCS {{259 0 0 0-12438 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12438) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-151 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12437 {}}} SUCCS {{259 0 0 0-12439 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12439) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-152 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12438 {}}} SUCCS {{259 0 0 0-12440 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12440) {AREA_SCORE {} NAME COMP_LOOP-2:mult:z_:not TYPE NOT PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-153 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12439 {}}} SUCCS {{259 0 0 0-12441 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12441) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-154 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12440 {}} {258 0 0 0-12436 {}}} SUCCS {{259 0 0 0-12442 {}} {258 0 0 0-12448 {}} {258 0 0 0-12449 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12442) {AREA_SCORE {} NAME mult:if:conc#1 TYPE CONCATENATE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-155 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12441 {}}} SUCCS {{258 0 0 0-12444 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12443) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not#1 TYPE NOT PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-156 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12444 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12444) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-157 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12443 {}} {258 0 0 0-12442 {}}} SUCCS {{259 0 0 0-12445 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12445) {AREA_SCORE {} NAME COMP_LOOP-2:mult:slc()(32) TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-158 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12444 {}}} SUCCS {{259 0 0 0-12446 {}} {258 0 0 0-12449 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12446) {AREA_SCORE {} NAME COMP_LOOP-2:mult:sel TYPE SELECT PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-159 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12445 {}}} SUCCS {{146 0 0 0-12447 {}} {146 0 0 0-12448 {}}} CYCLES {}}
set a(0-12447) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not#2 TYPE NOT PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-160 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12446 {}}} SUCCS {{259 0 0 0-12448 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12448) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-161 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12447 {}} {146 0 0 0-12446 {}} {258 0 0 0-12441 {}}} SUCCS {{259 0 0 0-12449 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12449) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#1 TYPE MUX DELAY {0.08 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-162 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12448 {}} {258 0 0 0-12445 {}} {258 0 0 0-12441 {}} {258 0 0 0-12419 {}}} SUCCS {{259 0 0 0-12450 {}} {258 0 0 0-12456 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12450) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-163 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12449 {}} {258 0 0 0-12426 {}}} SUCCS {{259 0 0 0-12451 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12451) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-164 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12450 {}} {128 0 0 0-12453 {}}} SUCCS {{258 0 0 0-12453 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12452) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-165 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12453 {}}} SUCCS {{259 0 0 0-12453 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12453) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-166 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12452 {}} {258 0 0 0-12451 {}}} SUCCS {{128 0 0 0-12451 {}} {128 0 0 0-12452 {}} {259 0 0 0-12454 {}}} CYCLES {}}
set a(0-12454) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-167 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12453 {}}} SUCCS {{259 0 3.000 0-12455 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12455) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-168 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12455 {}} {259 0 3.000 0-12454 {}} {256 0 0 0-12435 {}} {256 0 0 0-12426 {}} {258 0 3.000 0-12425 {}} {774 0 0 0-12462 {}}} SUCCS {{774 0 3.000 0-12426 {}} {774 0 3.000 0-12435 {}} {774 0 0 0-12455 {}} {258 0 0 0-12462 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12456) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-169 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12449 {}}} SUCCS {{259 0 0 0-12457 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12457) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-170 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12456 {}} {258 0 0 0-12426 {}}} SUCCS {{259 0 0 0-12458 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12458) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-171 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12457 {}} {128 0 0 0-12460 {}}} SUCCS {{258 0 0 0-12460 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12459) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-172 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12460 {}}} SUCCS {{259 0 0 0-12460 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12460) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-173 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12459 {}} {258 0 0 0-12458 {}}} SUCCS {{128 0 0 0-12458 {}} {128 0 0 0-12459 {}} {259 0 0 0-12461 {}}} CYCLES {}}
set a(0-12461) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-174 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12460 {}}} SUCCS {{259 0 3.000 0-12462 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12462) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-175 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12462 {}} {259 0 3.000 0-12461 {}} {258 0 0 0-12455 {}} {256 0 0 0-12435 {}} {258 0 3.000 0-12434 {}} {256 0 0 0-12426 {}}} SUCCS {{774 0 3.000 0-12426 {}} {774 0 3.000 0-12435 {}} {774 0 0 0-12455 {}} {774 0 0 0-12462 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12463) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12468 {}}} SUCCS {{259 0 0 0-12464 {}} {130 0 0 0-12467 {}} {256 0 0 0-12468 {}}} CYCLES {}}
set a(0-12464) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#2 TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-177 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12463 {}}} SUCCS {{259 0 0 0-12465 {}} {130 0 0 0-12467 {}}} CYCLES {}}
set a(0-12465) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-178 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12464 {}}} SUCCS {{259 0 0 0-12466 {}} {130 0 0 0-12467 {}} {258 0 0 0-12468 {}}} CYCLES {}}
set a(0-12466) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(10) TYPE READSLICE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-179 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12465 {}}} SUCCS {{259 0 0 0-12467 {}}} CYCLES {}}
set a(0-12467) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12304 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-180 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12466 {}} {130 0 0 0-12465 {}} {130 0 0 0-12464 {}} {130 0 0 0-12463 {}} {130 0 0 0-12462 {}} {130 0 0 0-12461 {}} {130 0 0 0-12459 {}} {130 0 0 0-12458 {}} {130 0 0 0-12457 {}} {130 0 0 0-12456 {}} {130 0 0 0-12455 {}} {130 0 0 0-12454 {}} {130 0 0 0-12452 {}} {130 0 0 0-12451 {}} {130 0 0 0-12450 {}} {130 0 0 0-12449 {}} {130 0 0 0-12448 {}} {130 0 0 0-12447 {}} {130 0 0 0-12445 {}} {130 0 0 0-12444 {}} {130 0 0 0-12443 {}} {130 0 0 0-12442 {}} {130 0 0 0-12441 {}} {130 0 0 0-12440 {}} {130 0 0 0-12439 {}} {130 0 0 0-12438 {}} {130 0 0 0-12437 {}} {130 0 0 0-12436 {}} {130 0 0 0-12435 {}} {130 0 0 0-12434 {}} {130 0 0 0-12433 {}} {130 0 0 0-12432 {}} {130 0 0 0-12431 {}} {130 0 0 0-12430 {}} {130 0 0 0-12429 {}} {130 0 0 0-12428 {}} {130 0 0 0-12427 {}} {130 0 0 0-12426 {}} {130 0 0 0-12425 {}} {130 0 0 0-12424 {}} {130 0 0 0-12423 {}} {130 0 0 0-12422 {}} {130 0 0 0-12421 {}} {130 0 0 0-12420 {}}} SUCCS {{129 0 0 0-12468 {}}} CYCLES {}}
set a(0-12468) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12304 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12468 {}} {129 0 0 0-12467 {}} {258 0 0 0-12465 {}} {256 0 0 0-12463 {}} {256 0 0 0-12432 {}} {256 0 0 0-12420 {}}} SUCCS {{774 0 0 0-12420 {}} {774 0 0 0-12432 {}} {774 0 0 0-12463 {}} {772 0 0 0-12468 {}}} CYCLES {}}
set a(0-12304) {CHI {0-12419 0-12420 0-12421 0-12422 0-12423 0-12424 0-12425 0-12426 0-12427 0-12428 0-12429 0-12430 0-12431 0-12432 0-12433 0-12434 0-12435 0-12436 0-12437 0-12438 0-12439 0-12440 0-12441 0-12442 0-12443 0-12444 0-12445 0-12446 0-12447 0-12448 0-12449 0-12450 0-12451 0-12452 0-12453 0-12454 0-12455 0-12456 0-12457 0-12458 0-12459 0-12460 0-12461 0-12462 0-12463 0-12464 0-12465 0-12466 0-12467 0-12468} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-181 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-12418 {}} {258 0 0 0-12417 {}} {258 0 0 0-12416 {}} {130 0 0 0-12415 {}} {130 0 0 0-12414 {}} {130 0 0 0-12413 {}} {130 0 0 0-12412 {}} {130 0 0 0-12411 {}} {64 0 0 0-12410 {}} {64 0 0 0-12303 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12418 {}} {131 0 0 0-12469 {}} {130 0 0 0-12470 {}} {130 0 0 0-12471 {}} {130 0 0 0-12472 {}} {130 0 0 0-12473 {}} {130 0 0 0-12474 {}} {130 0 0 0-12475 {}} {130 0 0 0-12476 {}} {130 0 0 0-12477 {}} {130 0 0 0-12478 {}} {64 0 0 0-12305 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12469) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-182 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12470 {}} {130 0 0 0-12478 {}}} CYCLES {}}
set a(0-12470) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-183 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-12469 {}} {130 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12471 {}} {130 0 0 0-12478 {}}} CYCLES {}}
set a(0-12471) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-184 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-12470 {}} {130 0 0 0-12304 {}}} SUCCS {{258 0 0 0-12475 {}} {130 0 0 0-12478 {}}} CYCLES {}}
set a(0-12472) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-185 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-12304 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12473 {}} {130 0 0 0-12478 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12473) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#8 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-186 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-12472 {}} {130 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12474 {}} {130 0 0 0-12478 {}}} CYCLES {}}
set a(0-12474) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-187 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-12473 {}} {130 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12475 {}} {130 0 0 0-12478 {}}} CYCLES {}}
set a(0-12475) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-188 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-12474 {}} {258 0 0 0-12471 {}} {130 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12476 {}} {130 0 0 0-12478 {}}} CYCLES {}}
set a(0-12476) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-189 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-12475 {}} {130 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12477 {}} {130 0 0 0-12478 {}}} CYCLES {}}
set a(0-12477) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-190 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-12476 {}} {130 0 0 0-12304 {}}} SUCCS {{259 0 0 0-12478 {}}} CYCLES {}}
set a(0-12478) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-191 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-12477 {}} {130 0 0 0-12476 {}} {130 0 0 0-12475 {}} {130 0 0 0-12474 {}} {130 0 0 0-12473 {}} {130 0 0 0-12472 {}} {130 0 0 0-12471 {}} {130 0 0 0-12470 {}} {130 0 0 0-12469 {}} {130 0 0 0-12304 {}}} SUCCS {{128 0 0 0-12488 {}} {64 0 0 0-12305 {}}} CYCLES {}}
set a(0-12479) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-192 LOC {1 0.118125 2 0.12343445 2 0.12343445 2 0.192184325 3 0.192184325} PREDS {{258 0 0 0-12334 {}}} SUCCS {{258 0 0 0-12483 {}} {130 0 0 0-12305 {}} {258 0 0 0-12768 {}} {258 0 0 0-13053 {}} {258 0 0 0-13337 {}}} CYCLES {}}
set a(0-12480) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-193 LOC {0 1.0 2 0.0 2 0.0 2 0.0 3 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12481 {}} {130 0 0 0-12305 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12481) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#9 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-194 LOC {0 1.0 2 0.0 2 0.0 3 0.19218444999999998} PREDS {{259 0 0 0-12480 {}}} SUCCS {{259 0 0 0-12482 {}} {130 0 0 0-12305 {}}} CYCLES {}}
set a(0-12482) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-195 LOC {0 1.0 2 0.19218444999999998 2 0.19218444999999998 3 0.19218444999999998} PREDS {{259 0 0 0-12481 {}}} SUCCS {{259 0 0 0-12483 {}} {130 0 0 0-12305 {}}} CYCLES {}}
set a(0-12483) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-196 LOC {1 0.18687499999999999 2 0.19218444999999998 2 0.19218444999999998 2 0.6562499275 3 0.6562499275} PREDS {{259 0 0 0-12482 {}} {258 0 0 0-12479 {}}} SUCCS {{259 0 0 0-12484 {}} {258 0 0 0-12486 {}} {130 0 0 0-12305 {}}} CYCLES {}}
set a(0-12484) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-197 LOC {1 0.6509406 2 0.6562500499999999 2 0.6562500499999999 3 0.6562500499999999} PREDS {{259 0 0 0-12483 {}}} SUCCS {{259 0 2.250 0-12485 {}} {130 0 0 0-12305 {}}} CYCLES {}}
set a(0-12485) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-198 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-12484 {}}} SUCCS {{258 0 0 0-12305 {}}} CYCLES {}}
set a(0-12486) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-199 LOC {1 0.6509406 2 0.6562500499999999 2 0.6562500499999999 3 0.6562500499999999} PREDS {{258 0 0 0-12483 {}}} SUCCS {{259 0 2.250 0-12487 {}} {130 0 0 0-12305 {}}} CYCLES {}}
set a(0-12487) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-200 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-12486 {}}} SUCCS {{258 0 0 0-12305 {}}} CYCLES {}}
set a(0-12488) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-201 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-12478 {}} {772 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12305 {}}} CYCLES {}}
set a(0-12489) {AREA_SCORE {} NAME mult:res:asn(mult:res#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-202 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12522 {}}} CYCLES {}}
set a(0-12490) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-203 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-12544 {}}} SUCCS {{259 0 0 0-12491 {}} {130 0 0 0-12543 {}} {256 0 0 0-12544 {}}} CYCLES {}}
set a(0-12491) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-1) TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-204 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-12490 {}}} SUCCS {{258 0 0 0-12495 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12492) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-205 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-12493 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12493) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#10 TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-206 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-12492 {}}} SUCCS {{259 0 0 0-12494 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12494) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-207 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-12493 {}}} SUCCS {{259 0 0 0-12495 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12495) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-208 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12494 {}} {258 0 0 0-12491 {}}} SUCCS {{258 0 0 0-12498 {}} {258 0 0 0-12530 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12496) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-209 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-12544 {}}} SUCCS {{259 0 0 0-12497 {}} {130 0 0 0-12543 {}} {256 0 0 0-12544 {}}} CYCLES {}}
set a(0-12497) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0)#1 TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-210 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-12496 {}}} SUCCS {{259 0 0 0-12498 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12498) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-211 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-12497 {}} {258 0 0 0-12495 {}}} SUCCS {{259 0 3.000 0-12499 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12499) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-212 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12498 {}} {774 0 3.000 0-12538 {}} {774 0 3.000 0-12531 {}}} SUCCS {{258 0 0 0-12523 {}} {256 0 0 0-12531 {}} {258 0 0 0-12533 {}} {256 0 0 0-12538 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12500) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-213 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12501 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12501) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#11 TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-214 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12500 {}}} SUCCS {{259 0 0 0-12502 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12502) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-215 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12501 {}}} SUCCS {{258 0 0 0-12504 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12503) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-216 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12504 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12504) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-217 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12503 {}} {258 0 0 0-12502 {}}} SUCCS {{258 0 0 0-12507 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12505) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-218 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12544 {}}} SUCCS {{259 0 0 0-12506 {}} {130 0 0 0-12543 {}} {256 0 0 0-12544 {}}} CYCLES {}}
set a(0-12506) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0) TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-219 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12505 {}}} SUCCS {{259 0 0 0-12507 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12507) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-220 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12506 {}} {258 0 0 0-12504 {}}} SUCCS {{259 0 3.000 0-12508 {}} {258 0 3.000 0-12538 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12508) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-221 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12507 {}} {774 0 3.000 0-12538 {}} {774 0 3.000 0-12531 {}}} SUCCS {{259 0 0 0-12509 {}} {258 0 0 0-12510 {}} {256 0 0 0-12531 {}} {256 0 0 0-12538 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12509) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-222 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12508 {}}} SUCCS {{258 0 0 0-12514 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12510) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-223 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12508 {}}} SUCCS {{259 0 0 0-12511 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12511) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-224 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12510 {}}} SUCCS {{259 0 0 0-12512 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12512) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-225 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12511 {}}} SUCCS {{259 0 0 0-12513 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12513) {AREA_SCORE {} NAME COMP_LOOP-3:mult:z_:not TYPE NOT PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-226 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12512 {}}} SUCCS {{259 0 0 0-12514 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12514) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-227 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12513 {}} {258 0 0 0-12509 {}}} SUCCS {{259 0 0 0-12515 {}} {258 0 0 0-12521 {}} {258 0 0 0-12522 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12515) {AREA_SCORE {} NAME mult:if:conc#2 TYPE CONCATENATE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-228 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12514 {}}} SUCCS {{258 0 0 0-12517 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12516) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not#1 TYPE NOT PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-229 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12517 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12517) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#2 TYPE ACCU DELAY {1.38 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-230 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12516 {}} {258 0 0 0-12515 {}}} SUCCS {{259 0 0 0-12518 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12518) {AREA_SCORE {} NAME COMP_LOOP-3:mult:slc()(32) TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-231 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12517 {}}} SUCCS {{259 0 0 0-12519 {}} {258 0 0 0-12522 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12519) {AREA_SCORE {} NAME COMP_LOOP-3:mult:sel TYPE SELECT PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-232 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12518 {}}} SUCCS {{146 0 0 0-12520 {}} {146 0 0 0-12521 {}}} CYCLES {}}
set a(0-12520) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not#2 TYPE NOT PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-233 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12519 {}}} SUCCS {{259 0 0 0-12521 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12521) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-234 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12520 {}} {146 0 0 0-12519 {}} {258 0 0 0-12514 {}}} SUCCS {{259 0 0 0-12522 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12522) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#2 TYPE MUX DELAY {0.08 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-235 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12521 {}} {258 0 0 0-12518 {}} {258 0 0 0-12514 {}} {258 0 0 0-12489 {}}} SUCCS {{259 0 0 0-12523 {}} {258 0 0 0-12532 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12523) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-236 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12522 {}} {258 0 0 0-12499 {}}} SUCCS {{259 0 0 0-12524 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12524) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-237 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12523 {}} {128 0 0 0-12526 {}}} SUCCS {{258 0 0 0-12526 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12525) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-238 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12526 {}}} SUCCS {{259 0 0 0-12526 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12526) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-239 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12525 {}} {258 0 0 0-12524 {}}} SUCCS {{128 0 0 0-12524 {}} {128 0 0 0-12525 {}} {259 0 0 0-12527 {}}} CYCLES {}}
set a(0-12527) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-240 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12526 {}}} SUCCS {{258 0 3.000 0-12531 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12528) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-241 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-12544 {}}} SUCCS {{259 0 0 0-12529 {}} {130 0 0 0-12543 {}} {256 0 0 0-12544 {}}} CYCLES {}}
set a(0-12529) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0) TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-242 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-12528 {}}} SUCCS {{259 0 0 0-12530 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12530) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-243 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12529 {}} {258 0 0 0-12495 {}}} SUCCS {{259 0 3.000 0-12531 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-244 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12531 {}} {259 0 3.000 0-12530 {}} {258 0 3.000 0-12527 {}} {256 0 0 0-12508 {}} {256 0 0 0-12499 {}} {774 0 0 0-12538 {}}} SUCCS {{774 0 3.000 0-12499 {}} {774 0 3.000 0-12508 {}} {774 0 0 0-12531 {}} {258 0 0 0-12538 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12532) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-245 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12522 {}}} SUCCS {{259 0 0 0-12533 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12533) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-246 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12532 {}} {258 0 0 0-12499 {}}} SUCCS {{259 0 0 0-12534 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12534) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-247 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12533 {}} {128 0 0 0-12536 {}}} SUCCS {{258 0 0 0-12536 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12535) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-248 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12536 {}}} SUCCS {{259 0 0 0-12536 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12536) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-249 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12535 {}} {258 0 0 0-12534 {}}} SUCCS {{128 0 0 0-12534 {}} {128 0 0 0-12535 {}} {259 0 0 0-12537 {}}} CYCLES {}}
set a(0-12537) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-250 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12536 {}}} SUCCS {{259 0 3.000 0-12538 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12538) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-251 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12538 {}} {259 0 3.000 0-12537 {}} {258 0 0 0-12531 {}} {256 0 0 0-12508 {}} {258 0 3.000 0-12507 {}} {256 0 0 0-12499 {}}} SUCCS {{774 0 3.000 0-12499 {}} {774 0 3.000 0-12508 {}} {774 0 0 0-12531 {}} {774 0 0 0-12538 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12539) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-252 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12544 {}}} SUCCS {{259 0 0 0-12540 {}} {130 0 0 0-12543 {}} {256 0 0 0-12544 {}}} CYCLES {}}
set a(0-12540) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0)#1 TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-253 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12539 {}}} SUCCS {{259 0 0 0-12541 {}} {130 0 0 0-12543 {}}} CYCLES {}}
set a(0-12541) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-254 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12540 {}}} SUCCS {{259 0 0 0-12542 {}} {130 0 0 0-12543 {}} {258 0 0 0-12544 {}}} CYCLES {}}
set a(0-12542) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(10) TYPE READSLICE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-255 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12541 {}}} SUCCS {{259 0 0 0-12543 {}}} CYCLES {}}
set a(0-12543) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12305 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-256 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12542 {}} {130 0 0 0-12541 {}} {130 0 0 0-12540 {}} {130 0 0 0-12539 {}} {130 0 0 0-12538 {}} {130 0 0 0-12537 {}} {130 0 0 0-12535 {}} {130 0 0 0-12534 {}} {130 0 0 0-12533 {}} {130 0 0 0-12532 {}} {130 0 0 0-12531 {}} {130 0 0 0-12530 {}} {130 0 0 0-12529 {}} {130 0 0 0-12528 {}} {130 0 0 0-12527 {}} {130 0 0 0-12525 {}} {130 0 0 0-12524 {}} {130 0 0 0-12523 {}} {130 0 0 0-12522 {}} {130 0 0 0-12521 {}} {130 0 0 0-12520 {}} {130 0 0 0-12518 {}} {130 0 0 0-12517 {}} {130 0 0 0-12516 {}} {130 0 0 0-12515 {}} {130 0 0 0-12514 {}} {130 0 0 0-12513 {}} {130 0 0 0-12512 {}} {130 0 0 0-12511 {}} {130 0 0 0-12510 {}} {130 0 0 0-12509 {}} {130 0 0 0-12508 {}} {130 0 0 0-12507 {}} {130 0 0 0-12506 {}} {130 0 0 0-12505 {}} {130 0 0 0-12504 {}} {130 0 0 0-12503 {}} {130 0 0 0-12502 {}} {130 0 0 0-12501 {}} {130 0 0 0-12500 {}} {130 0 0 0-12499 {}} {130 0 0 0-12498 {}} {130 0 0 0-12497 {}} {130 0 0 0-12496 {}} {130 0 0 0-12495 {}} {130 0 0 0-12494 {}} {130 0 0 0-12493 {}} {130 0 0 0-12492 {}} {130 0 0 0-12491 {}} {130 0 0 0-12490 {}}} SUCCS {{129 0 0 0-12544 {}}} CYCLES {}}
set a(0-12544) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12305 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12544 {}} {129 0 0 0-12543 {}} {258 0 0 0-12541 {}} {256 0 0 0-12539 {}} {256 0 0 0-12528 {}} {256 0 0 0-12505 {}} {256 0 0 0-12496 {}} {256 0 0 0-12490 {}}} SUCCS {{774 0 0 0-12490 {}} {774 0 0 0-12496 {}} {774 0 0 0-12505 {}} {774 0 0 0-12528 {}} {774 0 0 0-12539 {}} {772 0 0 0-12544 {}}} CYCLES {}}
set a(0-12305) {CHI {0-12489 0-12490 0-12491 0-12492 0-12493 0-12494 0-12495 0-12496 0-12497 0-12498 0-12499 0-12500 0-12501 0-12502 0-12503 0-12504 0-12505 0-12506 0-12507 0-12508 0-12509 0-12510 0-12511 0-12512 0-12513 0-12514 0-12515 0-12516 0-12517 0-12518 0-12519 0-12520 0-12521 0-12522 0-12523 0-12524 0-12525 0-12526 0-12527 0-12528 0-12529 0-12530 0-12531 0-12532 0-12533 0-12534 0-12535 0-12536 0-12537 0-12538 0-12539 0-12540 0-12541 0-12542 0-12543 0-12544} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-257 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-12488 {}} {258 0 0 0-12487 {}} {130 0 0 0-12486 {}} {258 0 0 0-12485 {}} {130 0 0 0-12484 {}} {130 0 0 0-12483 {}} {130 0 0 0-12482 {}} {130 0 0 0-12481 {}} {130 0 0 0-12480 {}} {130 0 0 0-12479 {}} {64 0 0 0-12478 {}} {64 0 0 0-12304 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12488 {}} {131 0 0 0-12545 {}} {130 0 0 0-12546 {}} {130 0 0 0-12547 {}} {130 0 0 0-12548 {}} {130 0 0 0-12549 {}} {130 0 0 0-12550 {}} {130 0 0 0-12551 {}} {130 0 0 0-12552 {}} {130 0 0 0-12553 {}} {130 0 0 0-12554 {}} {64 0 0 0-12306 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12545) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-258 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12546 {}} {130 0 0 0-12554 {}}} CYCLES {}}
set a(0-12546) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-259 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-12545 {}} {130 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12547 {}} {130 0 0 0-12554 {}}} CYCLES {}}
set a(0-12547) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-260 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-12546 {}} {130 0 0 0-12305 {}}} SUCCS {{258 0 0 0-12551 {}} {130 0 0 0-12554 {}}} CYCLES {}}
set a(0-12548) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-261 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-12305 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12549 {}} {130 0 0 0-12554 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12549) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#13 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-262 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-12548 {}} {130 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12550 {}} {130 0 0 0-12554 {}}} CYCLES {}}
set a(0-12550) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-263 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-12549 {}} {130 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12551 {}} {130 0 0 0-12554 {}}} CYCLES {}}
set a(0-12551) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-264 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-12550 {}} {258 0 0 0-12547 {}} {130 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12552 {}} {130 0 0 0-12554 {}}} CYCLES {}}
set a(0-12552) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-265 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-12551 {}} {130 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12553 {}} {130 0 0 0-12554 {}}} CYCLES {}}
set a(0-12553) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-266 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-12552 {}} {130 0 0 0-12305 {}}} SUCCS {{259 0 0 0-12554 {}}} CYCLES {}}
set a(0-12554) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-267 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-12553 {}} {130 0 0 0-12552 {}} {130 0 0 0-12551 {}} {130 0 0 0-12550 {}} {130 0 0 0-12549 {}} {130 0 0 0-12548 {}} {130 0 0 0-12547 {}} {130 0 0 0-12546 {}} {130 0 0 0-12545 {}} {130 0 0 0-12305 {}}} SUCCS {{128 0 0 0-12561 {}} {64 0 0 0-12306 {}}} CYCLES {}}
set a(0-12555) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-268 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12556 {}} {130 0 0 0-12306 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12556) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#3 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-269 LOC {0 1.0 3 0.0 3 0.0 4 0.19218444999999998} PREDS {{259 0 0 0-12555 {}}} SUCCS {{259 0 0 0-12557 {}} {130 0 0 0-12306 {}}} CYCLES {}}
set a(0-12557) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-270 LOC {0 1.0 3 0.19218444999999998 3 0.19218444999999998 4 0.19218444999999998} PREDS {{259 0 0 0-12556 {}}} SUCCS {{259 0 0 0-12558 {}} {130 0 0 0-12306 {}}} CYCLES {}}
set a(0-12558) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-271 LOC {1 0.18687499999999999 3 0.19218444999999998 3 0.19218444999999998 3 0.6562499275 4 0.6562499275} PREDS {{259 0 0 0-12557 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-12559 {}} {258 0 2.250 0-12560 {}} {130 0 0 0-12306 {}}} CYCLES {}}
set a(0-12559) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-272 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 2.250 0-12558 {}}} SUCCS {{258 0 0 0-12306 {}}} CYCLES {}}
set a(0-12560) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-273 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 2.250 0-12558 {}}} SUCCS {{258 0 0 0-12306 {}}} CYCLES {}}
set a(0-12561) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#4(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-274 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-12554 {}} {772 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12306 {}}} CYCLES {}}
set a(0-12562) {AREA_SCORE {} NAME mult:res:asn(mult:res#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-275 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12592 {}}} CYCLES {}}
set a(0-12563) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-276 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-12611 {}}} SUCCS {{259 0 0 0-12564 {}} {130 0 0 0-12610 {}} {256 0 0 0-12611 {}}} CYCLES {}}
set a(0-12564) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0) TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-277 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12563 {}}} SUCCS {{258 0 0 0-12568 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12565) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-278 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-12566 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12566) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#14 TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-279 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12565 {}}} SUCCS {{259 0 0 0-12567 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12567) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-280 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-12566 {}}} SUCCS {{259 0 0 0-12568 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12568) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-281 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12567 {}} {258 0 0 0-12564 {}}} SUCCS {{259 0 3.000 0-12569 {}} {258 0 3.000 0-12598 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12569) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-282 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12568 {}} {774 0 3.000 0-12605 {}} {774 0 3.000 0-12598 {}}} SUCCS {{258 0 0 0-12593 {}} {256 0 0 0-12598 {}} {258 0 0 0-12600 {}} {256 0 0 0-12605 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12570) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-283 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12571 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12571) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#15 TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-284 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12570 {}}} SUCCS {{259 0 0 0-12572 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12572) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-285 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12571 {}}} SUCCS {{258 0 0 0-12574 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12573) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-286 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12574 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12574) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.03 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-287 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12573 {}} {258 0 0 0-12572 {}}} SUCCS {{258 0 0 0-12577 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12575) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-288 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12611 {}}} SUCCS {{259 0 0 0-12576 {}} {130 0 0 0-12610 {}} {256 0 0 0-12611 {}}} CYCLES {}}
set a(0-12576) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#1 TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-289 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12575 {}}} SUCCS {{259 0 0 0-12577 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12577) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-290 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12576 {}} {258 0 0 0-12574 {}}} SUCCS {{259 0 3.000 0-12578 {}} {258 0 3.000 0-12605 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12578) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-291 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12577 {}} {774 0 3.000 0-12605 {}} {774 0 3.000 0-12598 {}}} SUCCS {{259 0 0 0-12579 {}} {258 0 0 0-12580 {}} {256 0 0 0-12598 {}} {256 0 0 0-12605 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12579) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-292 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12578 {}}} SUCCS {{258 0 0 0-12584 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12580) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-293 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12578 {}}} SUCCS {{259 0 0 0-12581 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12581) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-294 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12580 {}}} SUCCS {{259 0 0 0-12582 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12582) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-295 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12581 {}}} SUCCS {{259 0 0 0-12583 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12583) {AREA_SCORE {} NAME COMP_LOOP-4:mult:z_:not TYPE NOT PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-296 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12582 {}}} SUCCS {{259 0 0 0-12584 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12584) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-297 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12583 {}} {258 0 0 0-12579 {}}} SUCCS {{259 0 0 0-12585 {}} {258 0 0 0-12591 {}} {258 0 0 0-12592 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12585) {AREA_SCORE {} NAME mult:if:conc#3 TYPE CONCATENATE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-298 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12584 {}}} SUCCS {{258 0 0 0-12587 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12586) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not#1 TYPE NOT PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-299 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12587 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12587) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#3 TYPE ACCU DELAY {1.38 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-300 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12586 {}} {258 0 0 0-12585 {}}} SUCCS {{259 0 0 0-12588 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12588) {AREA_SCORE {} NAME COMP_LOOP-4:mult:slc()(32) TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-301 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12587 {}}} SUCCS {{259 0 0 0-12589 {}} {258 0 0 0-12592 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12589) {AREA_SCORE {} NAME COMP_LOOP-4:mult:sel TYPE SELECT PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-302 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12588 {}}} SUCCS {{146 0 0 0-12590 {}} {146 0 0 0-12591 {}}} CYCLES {}}
set a(0-12590) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not#2 TYPE NOT PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-303 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12589 {}}} SUCCS {{259 0 0 0-12591 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12591) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-304 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12590 {}} {146 0 0 0-12589 {}} {258 0 0 0-12584 {}}} SUCCS {{259 0 0 0-12592 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12592) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-305 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12591 {}} {258 0 0 0-12588 {}} {258 0 0 0-12584 {}} {258 0 0 0-12562 {}}} SUCCS {{259 0 0 0-12593 {}} {258 0 0 0-12599 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12593) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-306 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12592 {}} {258 0 0 0-12569 {}}} SUCCS {{259 0 0 0-12594 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12594) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-307 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12593 {}} {128 0 0 0-12596 {}}} SUCCS {{258 0 0 0-12596 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12595) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-308 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12596 {}}} SUCCS {{259 0 0 0-12596 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12596) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-309 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12595 {}} {258 0 0 0-12594 {}}} SUCCS {{128 0 0 0-12594 {}} {128 0 0 0-12595 {}} {259 0 0 0-12597 {}}} CYCLES {}}
set a(0-12597) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-310 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12596 {}}} SUCCS {{259 0 3.000 0-12598 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12598) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-311 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12598 {}} {259 0 3.000 0-12597 {}} {256 0 0 0-12578 {}} {256 0 0 0-12569 {}} {258 0 3.000 0-12568 {}} {774 0 0 0-12605 {}}} SUCCS {{774 0 3.000 0-12569 {}} {774 0 3.000 0-12578 {}} {774 0 0 0-12598 {}} {258 0 0 0-12605 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12599) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-312 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12592 {}}} SUCCS {{259 0 0 0-12600 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12600) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-313 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12599 {}} {258 0 0 0-12569 {}}} SUCCS {{259 0 0 0-12601 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12601) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-314 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12600 {}} {128 0 0 0-12603 {}}} SUCCS {{258 0 0 0-12603 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12602) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-315 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12603 {}}} SUCCS {{259 0 0 0-12603 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12603) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-316 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12602 {}} {258 0 0 0-12601 {}}} SUCCS {{128 0 0 0-12601 {}} {128 0 0 0-12602 {}} {259 0 0 0-12604 {}}} CYCLES {}}
set a(0-12604) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-317 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12603 {}}} SUCCS {{259 0 3.000 0-12605 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12605) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-318 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12605 {}} {259 0 3.000 0-12604 {}} {258 0 0 0-12598 {}} {256 0 0 0-12578 {}} {258 0 3.000 0-12577 {}} {256 0 0 0-12569 {}}} SUCCS {{774 0 3.000 0-12569 {}} {774 0 3.000 0-12578 {}} {774 0 0 0-12598 {}} {774 0 0 0-12605 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12606) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12611 {}}} SUCCS {{259 0 0 0-12607 {}} {130 0 0 0-12610 {}} {256 0 0 0-12611 {}}} CYCLES {}}
set a(0-12607) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#2 TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-320 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12606 {}}} SUCCS {{259 0 0 0-12608 {}} {130 0 0 0-12610 {}}} CYCLES {}}
set a(0-12608) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-321 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12607 {}}} SUCCS {{259 0 0 0-12609 {}} {130 0 0 0-12610 {}} {258 0 0 0-12611 {}}} CYCLES {}}
set a(0-12609) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(10) TYPE READSLICE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-322 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12608 {}}} SUCCS {{259 0 0 0-12610 {}}} CYCLES {}}
set a(0-12610) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12306 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-323 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12609 {}} {130 0 0 0-12608 {}} {130 0 0 0-12607 {}} {130 0 0 0-12606 {}} {130 0 0 0-12605 {}} {130 0 0 0-12604 {}} {130 0 0 0-12602 {}} {130 0 0 0-12601 {}} {130 0 0 0-12600 {}} {130 0 0 0-12599 {}} {130 0 0 0-12598 {}} {130 0 0 0-12597 {}} {130 0 0 0-12595 {}} {130 0 0 0-12594 {}} {130 0 0 0-12593 {}} {130 0 0 0-12592 {}} {130 0 0 0-12591 {}} {130 0 0 0-12590 {}} {130 0 0 0-12588 {}} {130 0 0 0-12587 {}} {130 0 0 0-12586 {}} {130 0 0 0-12585 {}} {130 0 0 0-12584 {}} {130 0 0 0-12583 {}} {130 0 0 0-12582 {}} {130 0 0 0-12581 {}} {130 0 0 0-12580 {}} {130 0 0 0-12579 {}} {130 0 0 0-12578 {}} {130 0 0 0-12577 {}} {130 0 0 0-12576 {}} {130 0 0 0-12575 {}} {130 0 0 0-12574 {}} {130 0 0 0-12573 {}} {130 0 0 0-12572 {}} {130 0 0 0-12571 {}} {130 0 0 0-12570 {}} {130 0 0 0-12569 {}} {130 0 0 0-12568 {}} {130 0 0 0-12567 {}} {130 0 0 0-12566 {}} {130 0 0 0-12565 {}} {130 0 0 0-12564 {}} {130 0 0 0-12563 {}}} SUCCS {{129 0 0 0-12611 {}}} CYCLES {}}
set a(0-12611) {AREA_SCORE {} NAME asn(VEC_LOOP:j#4(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12306 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12611 {}} {129 0 0 0-12610 {}} {258 0 0 0-12608 {}} {256 0 0 0-12606 {}} {256 0 0 0-12575 {}} {256 0 0 0-12563 {}}} SUCCS {{774 0 0 0-12563 {}} {774 0 0 0-12575 {}} {774 0 0 0-12606 {}} {772 0 0 0-12611 {}}} CYCLES {}}
set a(0-12306) {CHI {0-12562 0-12563 0-12564 0-12565 0-12566 0-12567 0-12568 0-12569 0-12570 0-12571 0-12572 0-12573 0-12574 0-12575 0-12576 0-12577 0-12578 0-12579 0-12580 0-12581 0-12582 0-12583 0-12584 0-12585 0-12586 0-12587 0-12588 0-12589 0-12590 0-12591 0-12592 0-12593 0-12594 0-12595 0-12596 0-12597 0-12598 0-12599 0-12600 0-12601 0-12602 0-12603 0-12604 0-12605 0-12606 0-12607 0-12608 0-12609 0-12610 0-12611} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-324 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-12561 {}} {258 0 0 0-12560 {}} {258 0 0 0-12559 {}} {130 0 0 0-12558 {}} {130 0 0 0-12557 {}} {130 0 0 0-12556 {}} {130 0 0 0-12555 {}} {64 0 0 0-12554 {}} {64 0 0 0-12305 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12561 {}} {131 0 0 0-12612 {}} {130 0 0 0-12613 {}} {130 0 0 0-12614 {}} {130 0 0 0-12615 {}} {130 0 0 0-12616 {}} {130 0 0 0-12617 {}} {130 0 0 0-12618 {}} {130 0 0 0-12619 {}} {130 0 0 0-12620 {}} {130 0 0 0-12621 {}} {64 0 0 0-12307 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12612) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-325 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12613 {}} {130 0 0 0-12621 {}}} CYCLES {}}
set a(0-12613) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-326 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-12612 {}} {130 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12614 {}} {130 0 0 0-12621 {}}} CYCLES {}}
set a(0-12614) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-327 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-12613 {}} {130 0 0 0-12306 {}}} SUCCS {{258 0 0 0-12618 {}} {130 0 0 0-12621 {}}} CYCLES {}}
set a(0-12615) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-328 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-12306 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12616 {}} {130 0 0 0-12621 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12616) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#16 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-329 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-12615 {}} {130 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12617 {}} {130 0 0 0-12621 {}}} CYCLES {}}
set a(0-12617) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-330 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-12616 {}} {130 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12618 {}} {130 0 0 0-12621 {}}} CYCLES {}}
set a(0-12618) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-331 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-12617 {}} {258 0 0 0-12614 {}} {130 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12619 {}} {130 0 0 0-12621 {}}} CYCLES {}}
set a(0-12619) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-332 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-12618 {}} {130 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12620 {}} {130 0 0 0-12621 {}}} CYCLES {}}
set a(0-12620) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-333 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-12619 {}} {130 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12621 {}}} CYCLES {}}
set a(0-12621) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-334 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-12620 {}} {130 0 0 0-12619 {}} {130 0 0 0-12618 {}} {130 0 0 0-12617 {}} {130 0 0 0-12616 {}} {130 0 0 0-12615 {}} {130 0 0 0-12614 {}} {130 0 0 0-12613 {}} {130 0 0 0-12612 {}} {130 0 0 0-12306 {}}} SUCCS {{128 0 0 0-12631 {}} {64 0 0 0-12307 {}}} CYCLES {}}
set a(0-12622) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-335 LOC {1 0.118125 3 0.9312499999999999 3 0.9312499999999999 3 0.9999998749999999 5 0.192184325} PREDS {{258 0 0 0-12334 {}}} SUCCS {{258 0 0 0-12626 {}} {130 0 0 0-12307 {}} {258 0 0 0-13195 {}}} CYCLES {}}
set a(0-12623) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-336 LOC {0 1.0 4 0.0 4 0.0 4 0.0 5 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12624 {}} {130 0 0 0-12307 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12624) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#17 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-337 LOC {0 1.0 4 0.0 4 0.0 5 0.19218444999999998} PREDS {{259 0 0 0-12623 {}}} SUCCS {{259 0 0 0-12625 {}} {130 0 0 0-12307 {}}} CYCLES {}}
set a(0-12625) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-338 LOC {0 1.0 4 0.19218444999999998 4 0.19218444999999998 5 0.19218444999999998} PREDS {{259 0 0 0-12624 {}}} SUCCS {{259 0 0 0-12626 {}} {130 0 0 0-12307 {}}} CYCLES {}}
set a(0-12626) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-339 LOC {1 0.18687499999999999 4 0.19218444999999998 4 0.19218444999999998 4 0.6562499275 5 0.6562499275} PREDS {{259 0 0 0-12625 {}} {258 0 0 0-12622 {}}} SUCCS {{259 0 0 0-12627 {}} {258 0 0 0-12629 {}} {130 0 0 0-12307 {}}} CYCLES {}}
set a(0-12627) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#32 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-340 LOC {1 0.6509406 4 0.6562500499999999 4 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-12626 {}}} SUCCS {{259 0 2.250 0-12628 {}} {130 0 0 0-12307 {}}} CYCLES {}}
set a(0-12628) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-341 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-12627 {}}} SUCCS {{258 0 0 0-12307 {}}} CYCLES {}}
set a(0-12629) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-342 LOC {1 0.6509406 4 0.6562500499999999 4 0.6562500499999999 5 0.6562500499999999} PREDS {{258 0 0 0-12626 {}}} SUCCS {{259 0 2.250 0-12630 {}} {130 0 0 0-12307 {}}} CYCLES {}}
set a(0-12630) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-343 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-12629 {}}} SUCCS {{258 0 0 0-12307 {}}} CYCLES {}}
set a(0-12631) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#5(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-344 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-12621 {}} {772 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12307 {}}} CYCLES {}}
set a(0-12632) {AREA_SCORE {} NAME mult:res:asn(mult:res#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-345 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12665 {}}} CYCLES {}}
set a(0-12633) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-346 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{774 0 0 0-12687 {}}} SUCCS {{259 0 0 0-12634 {}} {130 0 0 0-12686 {}} {256 0 0 0-12687 {}}} CYCLES {}}
set a(0-12634) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-2) TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-347 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-12633 {}}} SUCCS {{258 0 0 0-12638 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12635) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-348 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {} SUCCS {{259 0 0 0-12636 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12636) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#18 TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-349 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-12635 {}}} SUCCS {{259 0 0 0-12637 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12637) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-350 LOC {0 1.0 1 0.43687499999999996 1 0.43687499999999996 5 0.43687499999999996} PREDS {{259 0 0 0-12636 {}}} SUCCS {{259 0 0 0-12638 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12638) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.01 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-351 LOC {1 0.0 1 0.43687499999999996 1 0.43687499999999996 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12637 {}} {258 0 0 0-12634 {}}} SUCCS {{258 0 0 0-12641 {}} {258 0 0 0-12673 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12639) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-352 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-12687 {}}} SUCCS {{259 0 0 0-12640 {}} {130 0 0 0-12686 {}} {256 0 0 0-12687 {}}} CYCLES {}}
set a(0-12640) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0)#1 TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-353 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-12639 {}}} SUCCS {{259 0 0 0-12641 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12641) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-354 LOC {1 0.125625 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-12640 {}} {258 0 0 0-12638 {}}} SUCCS {{259 0 3.000 0-12642 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12642) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-355 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12641 {}} {774 0 3.000 0-12681 {}} {774 0 3.000 0-12674 {}}} SUCCS {{258 0 0 0-12666 {}} {256 0 0 0-12674 {}} {258 0 0 0-12676 {}} {256 0 0 0-12681 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12643) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-356 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12644 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12644) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#19 TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-357 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12643 {}}} SUCCS {{259 0 0 0-12645 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12645) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-358 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12644 {}}} SUCCS {{258 0 0 0-12647 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12646) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-359 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12647 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12647) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.03 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-360 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12646 {}} {258 0 0 0-12645 {}}} SUCCS {{258 0 0 0-12650 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12648) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-361 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12687 {}}} SUCCS {{259 0 0 0-12649 {}} {130 0 0 0-12686 {}} {256 0 0 0-12687 {}}} CYCLES {}}
set a(0-12649) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0) TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-362 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12648 {}}} SUCCS {{259 0 0 0-12650 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12650) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-363 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12649 {}} {258 0 0 0-12647 {}}} SUCCS {{259 0 3.000 0-12651 {}} {258 0 3.000 0-12681 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12651) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-364 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12650 {}} {774 0 3.000 0-12681 {}} {774 0 3.000 0-12674 {}}} SUCCS {{259 0 0 0-12652 {}} {258 0 0 0-12653 {}} {256 0 0 0-12674 {}} {256 0 0 0-12681 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12652) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-5:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-365 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12651 {}}} SUCCS {{258 0 0 0-12657 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12653) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-5:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-366 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12651 {}}} SUCCS {{259 0 0 0-12654 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12654) {AREA_SCORE {} NAME COMP_LOOP-5:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-367 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12653 {}}} SUCCS {{259 0 0 0-12655 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12655) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-5:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-368 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12654 {}}} SUCCS {{259 0 0 0-12656 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12656) {AREA_SCORE {} NAME COMP_LOOP-5:mult:z_:not TYPE NOT PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-369 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12655 {}}} SUCCS {{259 0 0 0-12657 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12657) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-370 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12656 {}} {258 0 0 0-12652 {}}} SUCCS {{259 0 0 0-12658 {}} {258 0 0 0-12664 {}} {258 0 0 0-12665 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12658) {AREA_SCORE {} NAME mult:if:conc#4 TYPE CONCATENATE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-371 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12657 {}}} SUCCS {{258 0 0 0-12660 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12659) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:not#1 TYPE NOT PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-372 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12660 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12660) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#4 TYPE ACCU DELAY {1.38 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-373 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12659 {}} {258 0 0 0-12658 {}}} SUCCS {{259 0 0 0-12661 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12661) {AREA_SCORE {} NAME COMP_LOOP-5:mult:slc()(32) TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-374 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12660 {}}} SUCCS {{259 0 0 0-12662 {}} {258 0 0 0-12665 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12662) {AREA_SCORE {} NAME COMP_LOOP-5:mult:sel TYPE SELECT PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-375 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12661 {}}} SUCCS {{146 0 0 0-12663 {}} {146 0 0 0-12664 {}}} CYCLES {}}
set a(0-12663) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:not#2 TYPE NOT PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-376 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12662 {}}} SUCCS {{259 0 0 0-12664 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12664) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-377 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12663 {}} {146 0 0 0-12662 {}} {258 0 0 0-12657 {}}} SUCCS {{259 0 0 0-12665 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12665) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-378 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12664 {}} {258 0 0 0-12661 {}} {258 0 0 0-12657 {}} {258 0 0 0-12632 {}}} SUCCS {{259 0 0 0-12666 {}} {258 0 0 0-12675 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12666) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-379 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12665 {}} {258 0 0 0-12642 {}}} SUCCS {{259 0 0 0-12667 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12667) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-380 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12666 {}} {128 0 0 0-12669 {}}} SUCCS {{258 0 0 0-12669 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12668) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-381 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12669 {}}} SUCCS {{259 0 0 0-12669 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12669) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-382 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12668 {}} {258 0 0 0-12667 {}}} SUCCS {{128 0 0 0-12667 {}} {128 0 0 0-12668 {}} {259 0 0 0-12670 {}}} CYCLES {}}
set a(0-12670) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-383 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12669 {}}} SUCCS {{258 0 3.000 0-12674 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12671) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-384 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-12687 {}}} SUCCS {{259 0 0 0-12672 {}} {130 0 0 0-12686 {}} {256 0 0 0-12687 {}}} CYCLES {}}
set a(0-12672) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0) TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-385 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-12671 {}}} SUCCS {{259 0 0 0-12673 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12673) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-386 LOC {1 0.125625 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12672 {}} {258 0 0 0-12638 {}}} SUCCS {{259 0 3.000 0-12674 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12674) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-387 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12674 {}} {259 0 3.000 0-12673 {}} {258 0 3.000 0-12670 {}} {256 0 0 0-12651 {}} {256 0 0 0-12642 {}} {774 0 0 0-12681 {}}} SUCCS {{774 0 3.000 0-12642 {}} {774 0 3.000 0-12651 {}} {774 0 0 0-12674 {}} {258 0 0 0-12681 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12675) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-388 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12665 {}}} SUCCS {{259 0 0 0-12676 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12676) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-389 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12675 {}} {258 0 0 0-12642 {}}} SUCCS {{259 0 0 0-12677 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12677) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-390 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12676 {}} {128 0 0 0-12679 {}}} SUCCS {{258 0 0 0-12679 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12678) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-391 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12679 {}}} SUCCS {{259 0 0 0-12679 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12679) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-392 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12678 {}} {258 0 0 0-12677 {}}} SUCCS {{128 0 0 0-12677 {}} {128 0 0 0-12678 {}} {259 0 0 0-12680 {}}} CYCLES {}}
set a(0-12680) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-393 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12679 {}}} SUCCS {{259 0 3.000 0-12681 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12681) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-394 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12681 {}} {259 0 3.000 0-12680 {}} {258 0 0 0-12674 {}} {256 0 0 0-12651 {}} {258 0 3.000 0-12650 {}} {256 0 0 0-12642 {}}} SUCCS {{774 0 3.000 0-12642 {}} {774 0 3.000 0-12651 {}} {774 0 0 0-12674 {}} {774 0 0 0-12681 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12682) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-395 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12687 {}}} SUCCS {{259 0 0 0-12683 {}} {130 0 0 0-12686 {}} {256 0 0 0-12687 {}}} CYCLES {}}
set a(0-12683) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0)#1 TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-396 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12682 {}}} SUCCS {{259 0 0 0-12684 {}} {130 0 0 0-12686 {}}} CYCLES {}}
set a(0-12684) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-397 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12683 {}}} SUCCS {{259 0 0 0-12685 {}} {130 0 0 0-12686 {}} {258 0 0 0-12687 {}}} CYCLES {}}
set a(0-12685) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(10) TYPE READSLICE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-398 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12684 {}}} SUCCS {{259 0 0 0-12686 {}}} CYCLES {}}
set a(0-12686) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12307 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-399 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12685 {}} {130 0 0 0-12684 {}} {130 0 0 0-12683 {}} {130 0 0 0-12682 {}} {130 0 0 0-12681 {}} {130 0 0 0-12680 {}} {130 0 0 0-12678 {}} {130 0 0 0-12677 {}} {130 0 0 0-12676 {}} {130 0 0 0-12675 {}} {130 0 0 0-12674 {}} {130 0 0 0-12673 {}} {130 0 0 0-12672 {}} {130 0 0 0-12671 {}} {130 0 0 0-12670 {}} {130 0 0 0-12668 {}} {130 0 0 0-12667 {}} {130 0 0 0-12666 {}} {130 0 0 0-12665 {}} {130 0 0 0-12664 {}} {130 0 0 0-12663 {}} {130 0 0 0-12661 {}} {130 0 0 0-12660 {}} {130 0 0 0-12659 {}} {130 0 0 0-12658 {}} {130 0 0 0-12657 {}} {130 0 0 0-12656 {}} {130 0 0 0-12655 {}} {130 0 0 0-12654 {}} {130 0 0 0-12653 {}} {130 0 0 0-12652 {}} {130 0 0 0-12651 {}} {130 0 0 0-12650 {}} {130 0 0 0-12649 {}} {130 0 0 0-12648 {}} {130 0 0 0-12647 {}} {130 0 0 0-12646 {}} {130 0 0 0-12645 {}} {130 0 0 0-12644 {}} {130 0 0 0-12643 {}} {130 0 0 0-12642 {}} {130 0 0 0-12641 {}} {130 0 0 0-12640 {}} {130 0 0 0-12639 {}} {130 0 0 0-12638 {}} {130 0 0 0-12637 {}} {130 0 0 0-12636 {}} {130 0 0 0-12635 {}} {130 0 0 0-12634 {}} {130 0 0 0-12633 {}}} SUCCS {{129 0 0 0-12687 {}}} CYCLES {}}
set a(0-12687) {AREA_SCORE {} NAME asn(VEC_LOOP:j#5(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12307 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12687 {}} {129 0 0 0-12686 {}} {258 0 0 0-12684 {}} {256 0 0 0-12682 {}} {256 0 0 0-12671 {}} {256 0 0 0-12648 {}} {256 0 0 0-12639 {}} {256 0 0 0-12633 {}}} SUCCS {{774 0 0 0-12633 {}} {774 0 0 0-12639 {}} {774 0 0 0-12648 {}} {774 0 0 0-12671 {}} {774 0 0 0-12682 {}} {772 0 0 0-12687 {}}} CYCLES {}}
set a(0-12307) {CHI {0-12632 0-12633 0-12634 0-12635 0-12636 0-12637 0-12638 0-12639 0-12640 0-12641 0-12642 0-12643 0-12644 0-12645 0-12646 0-12647 0-12648 0-12649 0-12650 0-12651 0-12652 0-12653 0-12654 0-12655 0-12656 0-12657 0-12658 0-12659 0-12660 0-12661 0-12662 0-12663 0-12664 0-12665 0-12666 0-12667 0-12668 0-12669 0-12670 0-12671 0-12672 0-12673 0-12674 0-12675 0-12676 0-12677 0-12678 0-12679 0-12680 0-12681 0-12682 0-12683 0-12684 0-12685 0-12686 0-12687} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-400 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-12631 {}} {258 0 0 0-12630 {}} {130 0 0 0-12629 {}} {258 0 0 0-12628 {}} {130 0 0 0-12627 {}} {130 0 0 0-12626 {}} {130 0 0 0-12625 {}} {130 0 0 0-12624 {}} {130 0 0 0-12623 {}} {130 0 0 0-12622 {}} {64 0 0 0-12621 {}} {64 0 0 0-12306 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12631 {}} {131 0 0 0-12688 {}} {130 0 0 0-12689 {}} {130 0 0 0-12690 {}} {130 0 0 0-12691 {}} {130 0 0 0-12692 {}} {130 0 0 0-12693 {}} {130 0 0 0-12694 {}} {130 0 0 0-12695 {}} {130 0 0 0-12696 {}} {130 0 0 0-12697 {}} {64 0 0 0-12308 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12688) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-401 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12689 {}} {130 0 0 0-12697 {}}} CYCLES {}}
set a(0-12689) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-402 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-12688 {}} {130 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12690 {}} {130 0 0 0-12697 {}}} CYCLES {}}
set a(0-12690) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-403 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-12689 {}} {130 0 0 0-12307 {}}} SUCCS {{258 0 0 0-12694 {}} {130 0 0 0-12697 {}}} CYCLES {}}
set a(0-12691) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-404 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-12307 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12692 {}} {130 0 0 0-12697 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12692) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#20 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-405 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-12691 {}} {130 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12693 {}} {130 0 0 0-12697 {}}} CYCLES {}}
set a(0-12693) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-406 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-12692 {}} {130 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12694 {}} {130 0 0 0-12697 {}}} CYCLES {}}
set a(0-12694) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-407 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-12693 {}} {258 0 0 0-12690 {}} {130 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12695 {}} {130 0 0 0-12697 {}}} CYCLES {}}
set a(0-12695) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-408 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-12694 {}} {130 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12696 {}} {130 0 0 0-12697 {}}} CYCLES {}}
set a(0-12696) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-409 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-12695 {}} {130 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12697 {}}} CYCLES {}}
set a(0-12697) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-410 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-12696 {}} {130 0 0 0-12695 {}} {130 0 0 0-12694 {}} {130 0 0 0-12693 {}} {130 0 0 0-12692 {}} {130 0 0 0-12691 {}} {130 0 0 0-12690 {}} {130 0 0 0-12689 {}} {130 0 0 0-12688 {}} {130 0 0 0-12307 {}}} SUCCS {{128 0 0 0-12704 {}} {64 0 0 0-12308 {}}} CYCLES {}}
set a(0-12698) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-411 LOC {0 1.0 5 0.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12699 {}} {130 0 0 0-12308 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12699) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#21 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-412 LOC {0 1.0 5 0.0 5 0.0 6 0.19218444999999998} PREDS {{259 0 0 0-12698 {}}} SUCCS {{259 0 0 0-12700 {}} {130 0 0 0-12308 {}}} CYCLES {}}
set a(0-12700) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-413 LOC {0 1.0 5 0.19218444999999998 5 0.19218444999999998 6 0.19218444999999998} PREDS {{259 0 0 0-12699 {}}} SUCCS {{259 0 0 0-12701 {}} {130 0 0 0-12308 {}}} CYCLES {}}
set a(0-12701) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-414 LOC {1 0.18687499999999999 5 0.19218444999999998 5 0.19218444999999998 5 0.6562499275 6 0.6562499275} PREDS {{259 0 0 0-12700 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-12702 {}} {258 0 2.250 0-12703 {}} {130 0 0 0-12308 {}}} CYCLES {}}
set a(0-12702) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-415 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 2.250 0-12701 {}}} SUCCS {{258 0 0 0-12308 {}}} CYCLES {}}
set a(0-12703) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-416 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 2.250 0-12701 {}}} SUCCS {{258 0 0 0-12308 {}}} CYCLES {}}
set a(0-12704) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#6(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-417 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-12697 {}} {772 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12308 {}}} CYCLES {}}
set a(0-12705) {AREA_SCORE {} NAME mult:res:asn(mult:res#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-418 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12735 {}}} CYCLES {}}
set a(0-12706) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-419 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-12754 {}}} SUCCS {{259 0 0 0-12707 {}} {130 0 0 0-12753 {}} {256 0 0 0-12754 {}}} CYCLES {}}
set a(0-12707) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0) TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-420 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12706 {}}} SUCCS {{258 0 0 0-12711 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12708) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-421 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-12709 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12709) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#22 TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-422 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12708 {}}} SUCCS {{259 0 0 0-12710 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12710) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-423 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-12709 {}}} SUCCS {{259 0 0 0-12711 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12711) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-424 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12710 {}} {258 0 0 0-12707 {}}} SUCCS {{259 0 3.000 0-12712 {}} {258 0 3.000 0-12741 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12712) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-425 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12711 {}} {774 0 3.000 0-12748 {}} {774 0 3.000 0-12741 {}}} SUCCS {{258 0 0 0-12736 {}} {256 0 0 0-12741 {}} {258 0 0 0-12743 {}} {256 0 0 0-12748 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12713) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-426 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12714 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12714) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#23 TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-427 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12713 {}}} SUCCS {{259 0 0 0-12715 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12715) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-428 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12714 {}}} SUCCS {{258 0 0 0-12717 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12716) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-429 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12717 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12717) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.03 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-430 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12716 {}} {258 0 0 0-12715 {}}} SUCCS {{258 0 0 0-12720 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12718) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-431 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12754 {}}} SUCCS {{259 0 0 0-12719 {}} {130 0 0 0-12753 {}} {256 0 0 0-12754 {}}} CYCLES {}}
set a(0-12719) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#1 TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-432 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12718 {}}} SUCCS {{259 0 0 0-12720 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12720) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-433 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12719 {}} {258 0 0 0-12717 {}}} SUCCS {{259 0 3.000 0-12721 {}} {258 0 3.000 0-12748 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12721) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-434 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12720 {}} {774 0 3.000 0-12748 {}} {774 0 3.000 0-12741 {}}} SUCCS {{259 0 0 0-12722 {}} {258 0 0 0-12723 {}} {256 0 0 0-12741 {}} {256 0 0 0-12748 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12722) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-6:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-435 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12721 {}}} SUCCS {{258 0 0 0-12727 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12723) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-6:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-436 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12721 {}}} SUCCS {{259 0 0 0-12724 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12724) {AREA_SCORE {} NAME COMP_LOOP-6:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-437 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12723 {}}} SUCCS {{259 0 0 0-12725 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12725) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-6:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-438 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12724 {}}} SUCCS {{259 0 0 0-12726 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12726) {AREA_SCORE {} NAME COMP_LOOP-6:mult:z_:not TYPE NOT PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-439 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12725 {}}} SUCCS {{259 0 0 0-12727 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12727) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-440 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12726 {}} {258 0 0 0-12722 {}}} SUCCS {{259 0 0 0-12728 {}} {258 0 0 0-12734 {}} {258 0 0 0-12735 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12728) {AREA_SCORE {} NAME mult:if:conc#5 TYPE CONCATENATE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-441 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12727 {}}} SUCCS {{258 0 0 0-12730 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12729) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:not#1 TYPE NOT PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-442 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12730 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12730) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#5 TYPE ACCU DELAY {1.38 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-443 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12729 {}} {258 0 0 0-12728 {}}} SUCCS {{259 0 0 0-12731 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12731) {AREA_SCORE {} NAME COMP_LOOP-6:mult:slc()(32) TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-444 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12730 {}}} SUCCS {{259 0 0 0-12732 {}} {258 0 0 0-12735 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12732) {AREA_SCORE {} NAME COMP_LOOP-6:mult:sel TYPE SELECT PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-445 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12731 {}}} SUCCS {{146 0 0 0-12733 {}} {146 0 0 0-12734 {}}} CYCLES {}}
set a(0-12733) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:not#2 TYPE NOT PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-446 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12732 {}}} SUCCS {{259 0 0 0-12734 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12734) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-447 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12733 {}} {146 0 0 0-12732 {}} {258 0 0 0-12727 {}}} SUCCS {{259 0 0 0-12735 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12735) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#5 TYPE MUX DELAY {0.08 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-448 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12734 {}} {258 0 0 0-12731 {}} {258 0 0 0-12727 {}} {258 0 0 0-12705 {}}} SUCCS {{259 0 0 0-12736 {}} {258 0 0 0-12742 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12736) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-449 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12735 {}} {258 0 0 0-12712 {}}} SUCCS {{259 0 0 0-12737 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12737) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-450 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12736 {}} {128 0 0 0-12739 {}}} SUCCS {{258 0 0 0-12739 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12738) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-451 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12739 {}}} SUCCS {{259 0 0 0-12739 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12739) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-452 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12738 {}} {258 0 0 0-12737 {}}} SUCCS {{128 0 0 0-12737 {}} {128 0 0 0-12738 {}} {259 0 0 0-12740 {}}} CYCLES {}}
set a(0-12740) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-453 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12739 {}}} SUCCS {{259 0 3.000 0-12741 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12741) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-454 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12741 {}} {259 0 3.000 0-12740 {}} {256 0 0 0-12721 {}} {256 0 0 0-12712 {}} {258 0 3.000 0-12711 {}} {774 0 0 0-12748 {}}} SUCCS {{774 0 3.000 0-12712 {}} {774 0 3.000 0-12721 {}} {774 0 0 0-12741 {}} {258 0 0 0-12748 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12742) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-455 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12735 {}}} SUCCS {{259 0 0 0-12743 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12743) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-456 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12742 {}} {258 0 0 0-12712 {}}} SUCCS {{259 0 0 0-12744 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12744) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-457 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12743 {}} {128 0 0 0-12746 {}}} SUCCS {{258 0 0 0-12746 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12745) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-458 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12746 {}}} SUCCS {{259 0 0 0-12746 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12746) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-459 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12745 {}} {258 0 0 0-12744 {}}} SUCCS {{128 0 0 0-12744 {}} {128 0 0 0-12745 {}} {259 0 0 0-12747 {}}} CYCLES {}}
set a(0-12747) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-460 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12746 {}}} SUCCS {{259 0 3.000 0-12748 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12748) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-461 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12748 {}} {259 0 3.000 0-12747 {}} {258 0 0 0-12741 {}} {256 0 0 0-12721 {}} {258 0 3.000 0-12720 {}} {256 0 0 0-12712 {}}} SUCCS {{774 0 3.000 0-12712 {}} {774 0 3.000 0-12721 {}} {774 0 0 0-12741 {}} {774 0 0 0-12748 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12749) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-462 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12754 {}}} SUCCS {{259 0 0 0-12750 {}} {130 0 0 0-12753 {}} {256 0 0 0-12754 {}}} CYCLES {}}
set a(0-12750) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#2 TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-463 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12749 {}}} SUCCS {{259 0 0 0-12751 {}} {130 0 0 0-12753 {}}} CYCLES {}}
set a(0-12751) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-464 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12750 {}}} SUCCS {{259 0 0 0-12752 {}} {130 0 0 0-12753 {}} {258 0 0 0-12754 {}}} CYCLES {}}
set a(0-12752) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(10) TYPE READSLICE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-465 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12751 {}}} SUCCS {{259 0 0 0-12753 {}}} CYCLES {}}
set a(0-12753) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12308 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-466 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12752 {}} {130 0 0 0-12751 {}} {130 0 0 0-12750 {}} {130 0 0 0-12749 {}} {130 0 0 0-12748 {}} {130 0 0 0-12747 {}} {130 0 0 0-12745 {}} {130 0 0 0-12744 {}} {130 0 0 0-12743 {}} {130 0 0 0-12742 {}} {130 0 0 0-12741 {}} {130 0 0 0-12740 {}} {130 0 0 0-12738 {}} {130 0 0 0-12737 {}} {130 0 0 0-12736 {}} {130 0 0 0-12735 {}} {130 0 0 0-12734 {}} {130 0 0 0-12733 {}} {130 0 0 0-12731 {}} {130 0 0 0-12730 {}} {130 0 0 0-12729 {}} {130 0 0 0-12728 {}} {130 0 0 0-12727 {}} {130 0 0 0-12726 {}} {130 0 0 0-12725 {}} {130 0 0 0-12724 {}} {130 0 0 0-12723 {}} {130 0 0 0-12722 {}} {130 0 0 0-12721 {}} {130 0 0 0-12720 {}} {130 0 0 0-12719 {}} {130 0 0 0-12718 {}} {130 0 0 0-12717 {}} {130 0 0 0-12716 {}} {130 0 0 0-12715 {}} {130 0 0 0-12714 {}} {130 0 0 0-12713 {}} {130 0 0 0-12712 {}} {130 0 0 0-12711 {}} {130 0 0 0-12710 {}} {130 0 0 0-12709 {}} {130 0 0 0-12708 {}} {130 0 0 0-12707 {}} {130 0 0 0-12706 {}}} SUCCS {{129 0 0 0-12754 {}}} CYCLES {}}
set a(0-12754) {AREA_SCORE {} NAME asn(VEC_LOOP:j#6(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12308 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12754 {}} {129 0 0 0-12753 {}} {258 0 0 0-12751 {}} {256 0 0 0-12749 {}} {256 0 0 0-12718 {}} {256 0 0 0-12706 {}}} SUCCS {{774 0 0 0-12706 {}} {774 0 0 0-12718 {}} {774 0 0 0-12749 {}} {772 0 0 0-12754 {}}} CYCLES {}}
set a(0-12308) {CHI {0-12705 0-12706 0-12707 0-12708 0-12709 0-12710 0-12711 0-12712 0-12713 0-12714 0-12715 0-12716 0-12717 0-12718 0-12719 0-12720 0-12721 0-12722 0-12723 0-12724 0-12725 0-12726 0-12727 0-12728 0-12729 0-12730 0-12731 0-12732 0-12733 0-12734 0-12735 0-12736 0-12737 0-12738 0-12739 0-12740 0-12741 0-12742 0-12743 0-12744 0-12745 0-12746 0-12747 0-12748 0-12749 0-12750 0-12751 0-12752 0-12753 0-12754} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-467 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-12704 {}} {258 0 0 0-12703 {}} {258 0 0 0-12702 {}} {130 0 0 0-12701 {}} {130 0 0 0-12700 {}} {130 0 0 0-12699 {}} {130 0 0 0-12698 {}} {64 0 0 0-12697 {}} {64 0 0 0-12307 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12704 {}} {131 0 0 0-12755 {}} {130 0 0 0-12756 {}} {130 0 0 0-12757 {}} {130 0 0 0-12758 {}} {130 0 0 0-12759 {}} {130 0 0 0-12760 {}} {130 0 0 0-12761 {}} {130 0 0 0-12762 {}} {130 0 0 0-12763 {}} {130 0 0 0-12764 {}} {64 0 0 0-12309 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12755) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-468 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12756 {}} {130 0 0 0-12764 {}}} CYCLES {}}
set a(0-12756) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-469 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-12755 {}} {130 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12757 {}} {130 0 0 0-12764 {}}} CYCLES {}}
set a(0-12757) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-470 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-12756 {}} {130 0 0 0-12308 {}}} SUCCS {{258 0 0 0-12761 {}} {130 0 0 0-12764 {}}} CYCLES {}}
set a(0-12758) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-471 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-12308 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12759 {}} {130 0 0 0-12764 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12759) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#25 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-472 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-12758 {}} {130 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12760 {}} {130 0 0 0-12764 {}}} CYCLES {}}
set a(0-12760) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-473 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-12759 {}} {130 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12761 {}} {130 0 0 0-12764 {}}} CYCLES {}}
set a(0-12761) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-474 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-12760 {}} {258 0 0 0-12757 {}} {130 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12762 {}} {130 0 0 0-12764 {}}} CYCLES {}}
set a(0-12762) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-475 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12761 {}} {130 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12763 {}} {130 0 0 0-12764 {}}} CYCLES {}}
set a(0-12763) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-476 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12762 {}} {130 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12764 {}}} CYCLES {}}
set a(0-12764) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-477 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12763 {}} {130 0 0 0-12762 {}} {130 0 0 0-12761 {}} {130 0 0 0-12760 {}} {130 0 0 0-12759 {}} {130 0 0 0-12758 {}} {130 0 0 0-12757 {}} {130 0 0 0-12756 {}} {130 0 0 0-12755 {}} {130 0 0 0-12308 {}}} SUCCS {{128 0 0 0-12773 {}} {64 0 0 0-12309 {}}} CYCLES {}}
set a(0-12765) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-478 LOC {0 1.0 6 0.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12766 {}} {130 0 0 0-12309 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12766) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#12 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-479 LOC {0 1.0 6 0.0 6 0.0 7 0.19218444999999998} PREDS {{259 0 0 0-12765 {}}} SUCCS {{259 0 0 0-12767 {}} {130 0 0 0-12309 {}}} CYCLES {}}
set a(0-12767) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-480 LOC {0 1.0 6 0.19218444999999998 6 0.19218444999999998 7 0.19218444999999998} PREDS {{259 0 0 0-12766 {}}} SUCCS {{259 0 0 0-12768 {}} {130 0 0 0-12309 {}}} CYCLES {}}
set a(0-12768) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-481 LOC {1 0.18687499999999999 6 0.19218444999999998 6 0.19218444999999998 6 0.6562499275 7 0.6562499275} PREDS {{259 0 0 0-12767 {}} {258 0 0 0-12479 {}}} SUCCS {{259 0 0 0-12769 {}} {258 0 0 0-12771 {}} {130 0 0 0-12309 {}}} CYCLES {}}
set a(0-12769) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#33 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-482 LOC {1 0.6509406 6 0.6562500499999999 6 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-12768 {}}} SUCCS {{259 0 2.250 0-12770 {}} {130 0 0 0-12309 {}}} CYCLES {}}
set a(0-12770) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-483 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-12769 {}}} SUCCS {{258 0 0 0-12309 {}}} CYCLES {}}
set a(0-12771) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-484 LOC {1 0.6509406 6 0.6562500499999999 6 0.6562500499999999 7 0.6562500499999999} PREDS {{258 0 0 0-12768 {}}} SUCCS {{259 0 2.250 0-12772 {}} {130 0 0 0-12309 {}}} CYCLES {}}
set a(0-12772) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-485 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-12771 {}}} SUCCS {{258 0 0 0-12309 {}}} CYCLES {}}
set a(0-12773) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#7(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-486 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-12764 {}} {772 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12309 {}}} CYCLES {}}
set a(0-12774) {AREA_SCORE {} NAME mult:res:asn(mult:res#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-487 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12807 {}}} CYCLES {}}
set a(0-12775) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-12829 {}}} SUCCS {{259 0 0 0-12776 {}} {130 0 0 0-12828 {}} {256 0 0 0-12829 {}}} CYCLES {}}
set a(0-12776) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-1) TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-489 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-12775 {}}} SUCCS {{258 0 0 0-12780 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12777) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-490 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-12778 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12778) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#26 TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-491 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-12777 {}}} SUCCS {{259 0 0 0-12779 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12779) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-492 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-12778 {}}} SUCCS {{259 0 0 0-12780 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12780) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.02 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-493 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12779 {}} {258 0 0 0-12776 {}}} SUCCS {{258 0 0 0-12783 {}} {258 0 0 0-12815 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12781) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-494 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-12829 {}}} SUCCS {{259 0 0 0-12782 {}} {130 0 0 0-12828 {}} {256 0 0 0-12829 {}}} CYCLES {}}
set a(0-12782) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0)#1 TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-495 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-12781 {}}} SUCCS {{259 0 0 0-12783 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12783) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-496 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-12782 {}} {258 0 0 0-12780 {}}} SUCCS {{259 0 3.000 0-12784 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12784) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-497 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12783 {}} {774 0 3.000 0-12823 {}} {774 0 3.000 0-12816 {}}} SUCCS {{258 0 0 0-12808 {}} {256 0 0 0-12816 {}} {258 0 0 0-12818 {}} {256 0 0 0-12823 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12785) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-498 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12786 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12786) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#27 TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-499 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12785 {}}} SUCCS {{259 0 0 0-12787 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12787) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-500 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12786 {}}} SUCCS {{258 0 0 0-12789 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12788) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-501 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12789 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12789) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.03 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-502 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12788 {}} {258 0 0 0-12787 {}}} SUCCS {{258 0 0 0-12792 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12790) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-503 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12829 {}}} SUCCS {{259 0 0 0-12791 {}} {130 0 0 0-12828 {}} {256 0 0 0-12829 {}}} CYCLES {}}
set a(0-12791) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0) TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-504 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12790 {}}} SUCCS {{259 0 0 0-12792 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12792) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-505 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12791 {}} {258 0 0 0-12789 {}}} SUCCS {{259 0 3.000 0-12793 {}} {258 0 3.000 0-12823 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12793) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-506 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12792 {}} {774 0 3.000 0-12823 {}} {774 0 3.000 0-12816 {}}} SUCCS {{259 0 0 0-12794 {}} {258 0 0 0-12795 {}} {256 0 0 0-12816 {}} {256 0 0 0-12823 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12794) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-7:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-507 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12793 {}}} SUCCS {{258 0 0 0-12799 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12795) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-7:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-508 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12793 {}}} SUCCS {{259 0 0 0-12796 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12796) {AREA_SCORE {} NAME COMP_LOOP-7:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-509 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12795 {}}} SUCCS {{259 0 0 0-12797 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12797) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-7:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-510 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12796 {}}} SUCCS {{259 0 0 0-12798 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12798) {AREA_SCORE {} NAME COMP_LOOP-7:mult:z_:not TYPE NOT PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-511 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12797 {}}} SUCCS {{259 0 0 0-12799 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12799) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-512 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12798 {}} {258 0 0 0-12794 {}}} SUCCS {{259 0 0 0-12800 {}} {258 0 0 0-12806 {}} {258 0 0 0-12807 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12800) {AREA_SCORE {} NAME mult:if:conc#6 TYPE CONCATENATE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-513 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12799 {}}} SUCCS {{258 0 0 0-12802 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12801) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:not#1 TYPE NOT PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-514 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12802 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12802) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#6 TYPE ACCU DELAY {1.38 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-515 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12801 {}} {258 0 0 0-12800 {}}} SUCCS {{259 0 0 0-12803 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12803) {AREA_SCORE {} NAME COMP_LOOP-7:mult:slc()(32) TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-516 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12802 {}}} SUCCS {{259 0 0 0-12804 {}} {258 0 0 0-12807 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12804) {AREA_SCORE {} NAME COMP_LOOP-7:mult:sel TYPE SELECT PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-517 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12803 {}}} SUCCS {{146 0 0 0-12805 {}} {146 0 0 0-12806 {}}} CYCLES {}}
set a(0-12805) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:not#2 TYPE NOT PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-518 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12804 {}}} SUCCS {{259 0 0 0-12806 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12806) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-519 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12805 {}} {146 0 0 0-12804 {}} {258 0 0 0-12799 {}}} SUCCS {{259 0 0 0-12807 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12807) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#6 TYPE MUX DELAY {0.08 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-520 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12806 {}} {258 0 0 0-12803 {}} {258 0 0 0-12799 {}} {258 0 0 0-12774 {}}} SUCCS {{259 0 0 0-12808 {}} {258 0 0 0-12817 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12808) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-521 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12807 {}} {258 0 0 0-12784 {}}} SUCCS {{259 0 0 0-12809 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12809) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-522 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12808 {}} {128 0 0 0-12811 {}}} SUCCS {{258 0 0 0-12811 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12810) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-523 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12811 {}}} SUCCS {{259 0 0 0-12811 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12811) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-524 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12810 {}} {258 0 0 0-12809 {}}} SUCCS {{128 0 0 0-12809 {}} {128 0 0 0-12810 {}} {259 0 0 0-12812 {}}} CYCLES {}}
set a(0-12812) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-525 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12811 {}}} SUCCS {{258 0 3.000 0-12816 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12813) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-526 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-12829 {}}} SUCCS {{259 0 0 0-12814 {}} {130 0 0 0-12828 {}} {256 0 0 0-12829 {}}} CYCLES {}}
set a(0-12814) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0) TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-527 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-12813 {}}} SUCCS {{259 0 0 0-12815 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12815) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-528 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12814 {}} {258 0 0 0-12780 {}}} SUCCS {{259 0 3.000 0-12816 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12816) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-529 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12816 {}} {259 0 3.000 0-12815 {}} {258 0 3.000 0-12812 {}} {256 0 0 0-12793 {}} {256 0 0 0-12784 {}} {774 0 0 0-12823 {}}} SUCCS {{774 0 3.000 0-12784 {}} {774 0 3.000 0-12793 {}} {774 0 0 0-12816 {}} {258 0 0 0-12823 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12817) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-530 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12807 {}}} SUCCS {{259 0 0 0-12818 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12818) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-531 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12817 {}} {258 0 0 0-12784 {}}} SUCCS {{259 0 0 0-12819 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12819) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-532 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12818 {}} {128 0 0 0-12821 {}}} SUCCS {{258 0 0 0-12821 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12820) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-533 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12821 {}}} SUCCS {{259 0 0 0-12821 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12821) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-534 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12820 {}} {258 0 0 0-12819 {}}} SUCCS {{128 0 0 0-12819 {}} {128 0 0 0-12820 {}} {259 0 0 0-12822 {}}} CYCLES {}}
set a(0-12822) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-535 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12821 {}}} SUCCS {{259 0 3.000 0-12823 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-536 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12823 {}} {259 0 3.000 0-12822 {}} {258 0 0 0-12816 {}} {256 0 0 0-12793 {}} {258 0 3.000 0-12792 {}} {256 0 0 0-12784 {}}} SUCCS {{774 0 3.000 0-12784 {}} {774 0 3.000 0-12793 {}} {774 0 0 0-12816 {}} {774 0 0 0-12823 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12824) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-537 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12829 {}}} SUCCS {{259 0 0 0-12825 {}} {130 0 0 0-12828 {}} {256 0 0 0-12829 {}}} CYCLES {}}
set a(0-12825) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0)#1 TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-538 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12824 {}}} SUCCS {{259 0 0 0-12826 {}} {130 0 0 0-12828 {}}} CYCLES {}}
set a(0-12826) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-539 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12825 {}}} SUCCS {{259 0 0 0-12827 {}} {130 0 0 0-12828 {}} {258 0 0 0-12829 {}}} CYCLES {}}
set a(0-12827) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(10) TYPE READSLICE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-540 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12826 {}}} SUCCS {{259 0 0 0-12828 {}}} CYCLES {}}
set a(0-12828) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12309 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-541 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12827 {}} {130 0 0 0-12826 {}} {130 0 0 0-12825 {}} {130 0 0 0-12824 {}} {130 0 0 0-12823 {}} {130 0 0 0-12822 {}} {130 0 0 0-12820 {}} {130 0 0 0-12819 {}} {130 0 0 0-12818 {}} {130 0 0 0-12817 {}} {130 0 0 0-12816 {}} {130 0 0 0-12815 {}} {130 0 0 0-12814 {}} {130 0 0 0-12813 {}} {130 0 0 0-12812 {}} {130 0 0 0-12810 {}} {130 0 0 0-12809 {}} {130 0 0 0-12808 {}} {130 0 0 0-12807 {}} {130 0 0 0-12806 {}} {130 0 0 0-12805 {}} {130 0 0 0-12803 {}} {130 0 0 0-12802 {}} {130 0 0 0-12801 {}} {130 0 0 0-12800 {}} {130 0 0 0-12799 {}} {130 0 0 0-12798 {}} {130 0 0 0-12797 {}} {130 0 0 0-12796 {}} {130 0 0 0-12795 {}} {130 0 0 0-12794 {}} {130 0 0 0-12793 {}} {130 0 0 0-12792 {}} {130 0 0 0-12791 {}} {130 0 0 0-12790 {}} {130 0 0 0-12789 {}} {130 0 0 0-12788 {}} {130 0 0 0-12787 {}} {130 0 0 0-12786 {}} {130 0 0 0-12785 {}} {130 0 0 0-12784 {}} {130 0 0 0-12783 {}} {130 0 0 0-12782 {}} {130 0 0 0-12781 {}} {130 0 0 0-12780 {}} {130 0 0 0-12779 {}} {130 0 0 0-12778 {}} {130 0 0 0-12777 {}} {130 0 0 0-12776 {}} {130 0 0 0-12775 {}}} SUCCS {{129 0 0 0-12829 {}}} CYCLES {}}
set a(0-12829) {AREA_SCORE {} NAME asn(VEC_LOOP:j#7(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12309 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12829 {}} {129 0 0 0-12828 {}} {258 0 0 0-12826 {}} {256 0 0 0-12824 {}} {256 0 0 0-12813 {}} {256 0 0 0-12790 {}} {256 0 0 0-12781 {}} {256 0 0 0-12775 {}}} SUCCS {{774 0 0 0-12775 {}} {774 0 0 0-12781 {}} {774 0 0 0-12790 {}} {774 0 0 0-12813 {}} {774 0 0 0-12824 {}} {772 0 0 0-12829 {}}} CYCLES {}}
set a(0-12309) {CHI {0-12774 0-12775 0-12776 0-12777 0-12778 0-12779 0-12780 0-12781 0-12782 0-12783 0-12784 0-12785 0-12786 0-12787 0-12788 0-12789 0-12790 0-12791 0-12792 0-12793 0-12794 0-12795 0-12796 0-12797 0-12798 0-12799 0-12800 0-12801 0-12802 0-12803 0-12804 0-12805 0-12806 0-12807 0-12808 0-12809 0-12810 0-12811 0-12812 0-12813 0-12814 0-12815 0-12816 0-12817 0-12818 0-12819 0-12820 0-12821 0-12822 0-12823 0-12824 0-12825 0-12826 0-12827 0-12828 0-12829} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-542 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12773 {}} {258 0 0 0-12772 {}} {130 0 0 0-12771 {}} {258 0 0 0-12770 {}} {130 0 0 0-12769 {}} {130 0 0 0-12768 {}} {130 0 0 0-12767 {}} {130 0 0 0-12766 {}} {130 0 0 0-12765 {}} {64 0 0 0-12764 {}} {64 0 0 0-12308 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12773 {}} {131 0 0 0-12830 {}} {130 0 0 0-12831 {}} {130 0 0 0-12832 {}} {130 0 0 0-12833 {}} {130 0 0 0-12834 {}} {130 0 0 0-12835 {}} {130 0 0 0-12836 {}} {130 0 0 0-12837 {}} {130 0 0 0-12838 {}} {130 0 0 0-12839 {}} {64 0 0 0-12310 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12830) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-543 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{131 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12831 {}} {130 0 0 0-12839 {}}} CYCLES {}}
set a(0-12831) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-544 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-12830 {}} {130 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12832 {}} {130 0 0 0-12839 {}}} CYCLES {}}
set a(0-12832) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-545 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-12831 {}} {130 0 0 0-12309 {}}} SUCCS {{258 0 0 0-12836 {}} {130 0 0 0-12839 {}}} CYCLES {}}
set a(0-12833) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-546 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.874375} PREDS {{130 0 0 0-12309 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12834 {}} {130 0 0 0-12839 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12834) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#28 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-547 LOC {8 1.0 9 0.0 9 0.0 9 0.874375} PREDS {{259 0 0 0-12833 {}} {130 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12835 {}} {130 0 0 0-12839 {}}} CYCLES {}}
set a(0-12835) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-548 LOC {8 1.0 9 0.874375 9 0.874375 9 0.874375} PREDS {{259 0 0 0-12834 {}} {130 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12836 {}} {130 0 0 0-12839 {}}} CYCLES {}}
set a(0-12836) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-549 LOC {9 0.0 9 0.874375 9 0.874375 9 0.9999998750000001 9 0.9999998750000001} PREDS {{259 0 0 0-12835 {}} {258 0 0 0-12832 {}} {130 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12837 {}} {130 0 0 0-12839 {}}} CYCLES {}}
set a(0-12837) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-550 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12836 {}} {130 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12838 {}} {130 0 0 0-12839 {}}} CYCLES {}}
set a(0-12838) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-551 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12837 {}} {130 0 0 0-12309 {}}} SUCCS {{259 0 0 0-12839 {}}} CYCLES {}}
set a(0-12839) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-552 LOC {9 0.125625 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12838 {}} {130 0 0 0-12837 {}} {130 0 0 0-12836 {}} {130 0 0 0-12835 {}} {130 0 0 0-12834 {}} {130 0 0 0-12833 {}} {130 0 0 0-12832 {}} {130 0 0 0-12831 {}} {130 0 0 0-12830 {}} {130 0 0 0-12309 {}}} SUCCS {{128 0 0 0-12846 {}} {64 0 0 0-12310 {}}} CYCLES {}}
set a(0-12840) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-553 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12841 {}} {130 0 0 0-12310 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12841) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#29 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-554 LOC {0 1.0 7 0.0 7 0.0 8 0.19218444999999998} PREDS {{259 0 0 0-12840 {}}} SUCCS {{259 0 0 0-12842 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12842) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-555 LOC {0 1.0 7 0.19218444999999998 7 0.19218444999999998 8 0.19218444999999998} PREDS {{259 0 0 0-12841 {}}} SUCCS {{259 0 0 0-12843 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12843) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-556 LOC {1 0.18687499999999999 7 0.19218444999999998 7 0.19218444999999998 7 0.6562499275 8 0.6562499275} PREDS {{259 0 0 0-12842 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-12844 {}} {258 0 2.250 0-12845 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12844) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-557 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 2.250 0-12843 {}}} SUCCS {{258 0 0 0-12310 {}}} CYCLES {}}
set a(0-12845) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-558 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 2.250 0-12843 {}}} SUCCS {{258 0 0 0-12310 {}}} CYCLES {}}
set a(0-12846) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#8(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-559 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-12839 {}} {772 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12310 {}}} CYCLES {}}
set a(0-12847) {AREA_SCORE {} NAME mult:res:asn(mult:res#8.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-560 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12877 {}}} CYCLES {}}
set a(0-12848) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-561 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-12896 {}}} SUCCS {{259 0 0 0-12849 {}} {130 0 0 0-12895 {}} {256 0 0 0-12896 {}}} CYCLES {}}
set a(0-12849) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0) TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-562 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12848 {}}} SUCCS {{258 0 0 0-12853 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12850) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-563 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-12851 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12851) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#30 TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-564 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12850 {}}} SUCCS {{259 0 0 0-12852 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12852) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-565 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-12851 {}}} SUCCS {{259 0 0 0-12853 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12853) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-566 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12852 {}} {258 0 0 0-12849 {}}} SUCCS {{259 0 3.000 0-12854 {}} {258 0 3.000 0-12883 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12854) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-567 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12853 {}} {774 0 3.000 0-12890 {}} {774 0 3.000 0-12883 {}}} SUCCS {{258 0 0 0-12878 {}} {256 0 0 0-12883 {}} {258 0 0 0-12885 {}} {256 0 0 0-12890 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12855) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-568 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12856 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12856) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#31 TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-569 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12855 {}}} SUCCS {{259 0 0 0-12857 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12857) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-570 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12856 {}}} SUCCS {{258 0 0 0-12859 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12858) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-571 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12859 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12859) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.03 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-572 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12858 {}} {258 0 0 0-12857 {}}} SUCCS {{258 0 0 0-12862 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12860) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-573 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12896 {}}} SUCCS {{259 0 0 0-12861 {}} {130 0 0 0-12895 {}} {256 0 0 0-12896 {}}} CYCLES {}}
set a(0-12861) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0)#1 TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-574 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12860 {}}} SUCCS {{259 0 0 0-12862 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12862) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-575 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12861 {}} {258 0 0 0-12859 {}}} SUCCS {{259 0 3.000 0-12863 {}} {258 0 3.000 0-12890 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12863) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-576 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12862 {}} {774 0 3.000 0-12890 {}} {774 0 3.000 0-12883 {}}} SUCCS {{259 0 0 0-12864 {}} {258 0 0 0-12865 {}} {256 0 0 0-12883 {}} {256 0 0 0-12890 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12864) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-8:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-577 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12863 {}}} SUCCS {{258 0 0 0-12869 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12865) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-8:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-578 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12863 {}}} SUCCS {{259 0 0 0-12866 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12866) {AREA_SCORE {} NAME COMP_LOOP-8:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-579 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12865 {}}} SUCCS {{259 0 0 0-12867 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12867) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-8:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-580 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12866 {}}} SUCCS {{259 0 0 0-12868 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12868) {AREA_SCORE {} NAME COMP_LOOP-8:mult:z_:not TYPE NOT PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-581 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12867 {}}} SUCCS {{259 0 0 0-12869 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12869) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-582 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12868 {}} {258 0 0 0-12864 {}}} SUCCS {{259 0 0 0-12870 {}} {258 0 0 0-12876 {}} {258 0 0 0-12877 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12870) {AREA_SCORE {} NAME mult:if:conc#7 TYPE CONCATENATE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-583 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12869 {}}} SUCCS {{258 0 0 0-12872 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12871) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:not#1 TYPE NOT PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-584 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12872 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12872) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#7 TYPE ACCU DELAY {1.38 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-585 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12871 {}} {258 0 0 0-12870 {}}} SUCCS {{259 0 0 0-12873 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12873) {AREA_SCORE {} NAME COMP_LOOP-8:mult:slc()(32) TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-586 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12872 {}}} SUCCS {{259 0 0 0-12874 {}} {258 0 0 0-12877 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12874) {AREA_SCORE {} NAME COMP_LOOP-8:mult:sel TYPE SELECT PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-587 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12873 {}}} SUCCS {{146 0 0 0-12875 {}} {146 0 0 0-12876 {}}} CYCLES {}}
set a(0-12875) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:not#2 TYPE NOT PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-588 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12874 {}}} SUCCS {{259 0 0 0-12876 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12876) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-589 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12875 {}} {146 0 0 0-12874 {}} {258 0 0 0-12869 {}}} SUCCS {{259 0 0 0-12877 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12877) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#7 TYPE MUX DELAY {0.08 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-590 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12876 {}} {258 0 0 0-12873 {}} {258 0 0 0-12869 {}} {258 0 0 0-12847 {}}} SUCCS {{259 0 0 0-12878 {}} {258 0 0 0-12884 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12878) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-591 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12877 {}} {258 0 0 0-12854 {}}} SUCCS {{259 0 0 0-12879 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12879) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-592 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12878 {}} {128 0 0 0-12881 {}}} SUCCS {{258 0 0 0-12881 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12880) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-593 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12881 {}}} SUCCS {{259 0 0 0-12881 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12881) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-594 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12880 {}} {258 0 0 0-12879 {}}} SUCCS {{128 0 0 0-12879 {}} {128 0 0 0-12880 {}} {259 0 0 0-12882 {}}} CYCLES {}}
set a(0-12882) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-595 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12881 {}}} SUCCS {{259 0 3.000 0-12883 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12883) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-596 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12883 {}} {259 0 3.000 0-12882 {}} {256 0 0 0-12863 {}} {256 0 0 0-12854 {}} {258 0 3.000 0-12853 {}} {774 0 0 0-12890 {}}} SUCCS {{774 0 3.000 0-12854 {}} {774 0 3.000 0-12863 {}} {774 0 0 0-12883 {}} {258 0 0 0-12890 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12884) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-597 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12877 {}}} SUCCS {{259 0 0 0-12885 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12885) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-598 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12884 {}} {258 0 0 0-12854 {}}} SUCCS {{259 0 0 0-12886 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12886) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-599 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12885 {}} {128 0 0 0-12888 {}}} SUCCS {{258 0 0 0-12888 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12887) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-600 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12888 {}}} SUCCS {{259 0 0 0-12888 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12888) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-601 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12887 {}} {258 0 0 0-12886 {}}} SUCCS {{128 0 0 0-12886 {}} {128 0 0 0-12887 {}} {259 0 0 0-12889 {}}} CYCLES {}}
set a(0-12889) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-602 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12888 {}}} SUCCS {{259 0 3.000 0-12890 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12890) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-603 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12890 {}} {259 0 3.000 0-12889 {}} {258 0 0 0-12883 {}} {256 0 0 0-12863 {}} {258 0 3.000 0-12862 {}} {256 0 0 0-12854 {}}} SUCCS {{774 0 3.000 0-12854 {}} {774 0 3.000 0-12863 {}} {774 0 0 0-12883 {}} {774 0 0 0-12890 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12891) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-604 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12896 {}}} SUCCS {{259 0 0 0-12892 {}} {130 0 0 0-12895 {}} {256 0 0 0-12896 {}}} CYCLES {}}
set a(0-12892) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0)#2 TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-605 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12891 {}}} SUCCS {{259 0 0 0-12893 {}} {130 0 0 0-12895 {}}} CYCLES {}}
set a(0-12893) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-606 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12892 {}}} SUCCS {{259 0 0 0-12894 {}} {130 0 0 0-12895 {}} {258 0 0 0-12896 {}}} CYCLES {}}
set a(0-12894) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(10) TYPE READSLICE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-607 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12893 {}}} SUCCS {{259 0 0 0-12895 {}}} CYCLES {}}
set a(0-12895) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12310 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-608 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12894 {}} {130 0 0 0-12893 {}} {130 0 0 0-12892 {}} {130 0 0 0-12891 {}} {130 0 0 0-12890 {}} {130 0 0 0-12889 {}} {130 0 0 0-12887 {}} {130 0 0 0-12886 {}} {130 0 0 0-12885 {}} {130 0 0 0-12884 {}} {130 0 0 0-12883 {}} {130 0 0 0-12882 {}} {130 0 0 0-12880 {}} {130 0 0 0-12879 {}} {130 0 0 0-12878 {}} {130 0 0 0-12877 {}} {130 0 0 0-12876 {}} {130 0 0 0-12875 {}} {130 0 0 0-12873 {}} {130 0 0 0-12872 {}} {130 0 0 0-12871 {}} {130 0 0 0-12870 {}} {130 0 0 0-12869 {}} {130 0 0 0-12868 {}} {130 0 0 0-12867 {}} {130 0 0 0-12866 {}} {130 0 0 0-12865 {}} {130 0 0 0-12864 {}} {130 0 0 0-12863 {}} {130 0 0 0-12862 {}} {130 0 0 0-12861 {}} {130 0 0 0-12860 {}} {130 0 0 0-12859 {}} {130 0 0 0-12858 {}} {130 0 0 0-12857 {}} {130 0 0 0-12856 {}} {130 0 0 0-12855 {}} {130 0 0 0-12854 {}} {130 0 0 0-12853 {}} {130 0 0 0-12852 {}} {130 0 0 0-12851 {}} {130 0 0 0-12850 {}} {130 0 0 0-12849 {}} {130 0 0 0-12848 {}}} SUCCS {{129 0 0 0-12896 {}}} CYCLES {}}
set a(0-12896) {AREA_SCORE {} NAME asn(VEC_LOOP:j#8(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12310 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12896 {}} {129 0 0 0-12895 {}} {258 0 0 0-12893 {}} {256 0 0 0-12891 {}} {256 0 0 0-12860 {}} {256 0 0 0-12848 {}}} SUCCS {{774 0 0 0-12848 {}} {774 0 0 0-12860 {}} {774 0 0 0-12891 {}} {772 0 0 0-12896 {}}} CYCLES {}}
set a(0-12310) {CHI {0-12847 0-12848 0-12849 0-12850 0-12851 0-12852 0-12853 0-12854 0-12855 0-12856 0-12857 0-12858 0-12859 0-12860 0-12861 0-12862 0-12863 0-12864 0-12865 0-12866 0-12867 0-12868 0-12869 0-12870 0-12871 0-12872 0-12873 0-12874 0-12875 0-12876 0-12877 0-12878 0-12879 0-12880 0-12881 0-12882 0-12883 0-12884 0-12885 0-12886 0-12887 0-12888 0-12889 0-12890 0-12891 0-12892 0-12893 0-12894 0-12895 0-12896} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-609 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12846 {}} {258 0 0 0-12845 {}} {258 0 0 0-12844 {}} {130 0 0 0-12843 {}} {130 0 0 0-12842 {}} {130 0 0 0-12841 {}} {130 0 0 0-12840 {}} {64 0 0 0-12839 {}} {64 0 0 0-12309 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12846 {}} {131 0 0 0-12897 {}} {130 0 0 0-12898 {}} {130 0 0 0-12899 {}} {130 0 0 0-12900 {}} {130 0 0 0-12901 {}} {130 0 0 0-12902 {}} {130 0 0 0-12903 {}} {130 0 0 0-12904 {}} {130 0 0 0-12905 {}} {130 0 0 0-12906 {}} {64 0 0 0-12311 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12897) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-610 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{131 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12898 {}} {130 0 0 0-12906 {}}} CYCLES {}}
set a(0-12898) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-611 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-12897 {}} {130 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12899 {}} {130 0 0 0-12906 {}}} CYCLES {}}
set a(0-12899) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-612 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-12898 {}} {130 0 0 0-12310 {}}} SUCCS {{258 0 0 0-12903 {}} {130 0 0 0-12906 {}}} CYCLES {}}
set a(0-12900) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-613 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.8687499999999999} PREDS {{130 0 0 0-12310 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12901 {}} {130 0 0 0-12906 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12901) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#32 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-614 LOC {9 1.0 10 0.0 10 0.0 10 0.8687499999999999} PREDS {{259 0 0 0-12900 {}} {130 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12902 {}} {130 0 0 0-12906 {}}} CYCLES {}}
set a(0-12902) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-615 LOC {9 1.0 10 0.8687499999999999 10 0.8687499999999999 10 0.8687499999999999} PREDS {{259 0 0 0-12901 {}} {130 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12903 {}} {130 0 0 0-12906 {}}} CYCLES {}}
set a(0-12903) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-616 LOC {10 0.0 10 0.8687499999999999 10 0.8687499999999999 10 0.9999998749999999 10 0.9999998749999999} PREDS {{259 0 0 0-12902 {}} {258 0 0 0-12899 {}} {130 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12904 {}} {130 0 0 0-12906 {}}} CYCLES {}}
set a(0-12904) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-617 LOC {10 0.13125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-12903 {}} {130 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12905 {}} {130 0 0 0-12906 {}}} CYCLES {}}
set a(0-12905) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-618 LOC {10 0.13125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-12904 {}} {130 0 0 0-12310 {}}} SUCCS {{259 0 0 0-12906 {}}} CYCLES {}}
set a(0-12906) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-619 LOC {10 0.13125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-12905 {}} {130 0 0 0-12904 {}} {130 0 0 0-12903 {}} {130 0 0 0-12902 {}} {130 0 0 0-12901 {}} {130 0 0 0-12900 {}} {130 0 0 0-12899 {}} {130 0 0 0-12898 {}} {130 0 0 0-12897 {}} {130 0 0 0-12310 {}}} SUCCS {{128 0 0 0-12916 {}} {64 0 0 0-12311 {}}} CYCLES {}}
set a(0-12907) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-620 LOC {1 0.118125 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 9 0.192184325} PREDS {{258 0 0 0-12334 {}}} SUCCS {{258 0 0 0-12911 {}} {130 0 0 0-12311 {}}} CYCLES {}}
set a(0-12908) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-621 LOC {0 1.0 8 0.0 8 0.0 8 0.0 9 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12909 {}} {130 0 0 0-12311 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12909) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#33 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-622 LOC {0 1.0 8 0.0 8 0.0 9 0.19218444999999998} PREDS {{259 0 0 0-12908 {}}} SUCCS {{259 0 0 0-12910 {}} {130 0 0 0-12311 {}}} CYCLES {}}
set a(0-12910) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-623 LOC {0 1.0 8 0.19218444999999998 8 0.19218444999999998 9 0.19218444999999998} PREDS {{259 0 0 0-12909 {}}} SUCCS {{259 0 0 0-12911 {}} {130 0 0 0-12311 {}}} CYCLES {}}
set a(0-12911) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-624 LOC {1 0.18687499999999999 8 0.19218444999999998 8 0.19218444999999998 8 0.6562499275 9 0.6562499275} PREDS {{259 0 0 0-12910 {}} {258 0 0 0-12907 {}}} SUCCS {{259 0 0 0-12912 {}} {258 0 0 0-12914 {}} {130 0 0 0-12311 {}}} CYCLES {}}
set a(0-12912) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#34 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-625 LOC {1 0.6509406 8 0.6562500499999999 8 0.6562500499999999 9 0.6562500499999999} PREDS {{259 0 0 0-12911 {}}} SUCCS {{259 0 2.250 0-12913 {}} {130 0 0 0-12311 {}}} CYCLES {}}
set a(0-12913) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-626 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 2.250 0-12912 {}}} SUCCS {{258 0 0 0-12311 {}}} CYCLES {}}
set a(0-12914) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-627 LOC {1 0.6509406 8 0.6562500499999999 8 0.6562500499999999 9 0.6562500499999999} PREDS {{258 0 0 0-12911 {}}} SUCCS {{259 0 2.250 0-12915 {}} {130 0 0 0-12311 {}}} CYCLES {}}
set a(0-12915) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-628 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 2.250 0-12914 {}}} SUCCS {{258 0 0 0-12311 {}}} CYCLES {}}
set a(0-12916) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#9(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-629 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-12906 {}} {772 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12311 {}}} CYCLES {}}
set a(0-12917) {AREA_SCORE {} NAME mult:res:asn(mult:res#9.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-630 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-12950 {}}} CYCLES {}}
set a(0-12918) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43875} PREDS {{774 0 0 0-12972 {}}} SUCCS {{259 0 0 0-12919 {}} {130 0 0 0-12971 {}} {256 0 0 0-12972 {}}} CYCLES {}}
set a(0-12919) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-3) TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-632 LOC {0 1.0 1 0.0 1 0.0 5 0.43875} PREDS {{259 0 0 0-12918 {}}} SUCCS {{258 0 0 0-12923 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12920) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-633 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43875} PREDS {} SUCCS {{259 0 0 0-12921 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12921) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#34 TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-634 LOC {0 1.0 1 0.0 1 0.0 5 0.43875} PREDS {{259 0 0 0-12920 {}}} SUCCS {{259 0 0 0-12922 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12922) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-635 LOC {0 1.0 1 0.43875 1 0.43875 5 0.43875} PREDS {{259 0 0 0-12921 {}}} SUCCS {{259 0 0 0-12923 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12923) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {0.99 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-636 LOC {1 0.0 1 0.43875 1 0.43875 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12922 {}} {258 0 0 0-12919 {}}} SUCCS {{258 0 0 0-12926 {}} {258 0 0 0-12958 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12924) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-637 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-12972 {}}} SUCCS {{259 0 0 0-12925 {}} {130 0 0 0-12971 {}} {256 0 0 0-12972 {}}} CYCLES {}}
set a(0-12925) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(2-0)#1 TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-638 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-12924 {}}} SUCCS {{259 0 0 0-12926 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12926) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-639 LOC {1 0.12375 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-12925 {}} {258 0 0 0-12923 {}}} SUCCS {{259 0 3.000 0-12927 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12927) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-640 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12926 {}} {774 0 3.000 0-12966 {}} {774 0 3.000 0-12959 {}}} SUCCS {{258 0 0 0-12951 {}} {256 0 0 0-12959 {}} {258 0 0 0-12961 {}} {256 0 0 0-12966 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12928) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-641 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12929 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12929) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#35 TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-642 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12928 {}}} SUCCS {{259 0 0 0-12930 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12930) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-643 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12929 {}}} SUCCS {{258 0 0 0-12932 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12931) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-644 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12932 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12932) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.03 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-645 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-12931 {}} {258 0 0 0-12930 {}}} SUCCS {{258 0 0 0-12935 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12933) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-646 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-12972 {}}} SUCCS {{259 0 0 0-12934 {}} {130 0 0 0-12971 {}} {256 0 0 0-12972 {}}} CYCLES {}}
set a(0-12934) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-0) TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-647 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-12933 {}}} SUCCS {{259 0 0 0-12935 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12935) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-648 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-12934 {}} {258 0 0 0-12932 {}}} SUCCS {{259 0 3.000 0-12936 {}} {258 0 3.000 0-12966 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-649 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-12935 {}} {774 0 3.000 0-12966 {}} {774 0 3.000 0-12959 {}}} SUCCS {{259 0 0 0-12937 {}} {258 0 0 0-12938 {}} {256 0 0 0-12959 {}} {256 0 0 0-12966 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12937) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-9:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-650 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-12936 {}}} SUCCS {{258 0 0 0-12942 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12938) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-9:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-651 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-12936 {}}} SUCCS {{259 0 0 0-12939 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12939) {AREA_SCORE {} NAME COMP_LOOP-9:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-652 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-12938 {}}} SUCCS {{259 0 0 0-12940 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12940) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-9:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-653 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-12939 {}}} SUCCS {{259 0 0 0-12941 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12941) {AREA_SCORE {} NAME COMP_LOOP-9:mult:z_:not TYPE NOT PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-654 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-12940 {}}} SUCCS {{259 0 0 0-12942 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12942) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-9:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-655 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-12941 {}} {258 0 0 0-12937 {}}} SUCCS {{259 0 0 0-12943 {}} {258 0 0 0-12949 {}} {258 0 0 0-12950 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12943) {AREA_SCORE {} NAME mult:if:conc#8 TYPE CONCATENATE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-656 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-12942 {}}} SUCCS {{258 0 0 0-12945 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12944) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:not#1 TYPE NOT PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-657 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-12945 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12945) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#8 TYPE ACCU DELAY {1.38 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-658 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-12944 {}} {258 0 0 0-12943 {}}} SUCCS {{259 0 0 0-12946 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12946) {AREA_SCORE {} NAME COMP_LOOP-9:mult:slc()(32) TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-659 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12945 {}}} SUCCS {{259 0 0 0-12947 {}} {258 0 0 0-12950 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12947) {AREA_SCORE {} NAME COMP_LOOP-9:mult:sel TYPE SELECT PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-660 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-12946 {}}} SUCCS {{146 0 0 0-12948 {}} {146 0 0 0-12949 {}}} CYCLES {}}
set a(0-12948) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:not#2 TYPE NOT PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-661 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-12947 {}}} SUCCS {{259 0 0 0-12949 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12949) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-9:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-662 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-12948 {}} {146 0 0 0-12947 {}} {258 0 0 0-12942 {}}} SUCCS {{259 0 0 0-12950 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12950) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#8 TYPE MUX DELAY {0.08 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-663 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-12949 {}} {258 0 0 0-12946 {}} {258 0 0 0-12942 {}} {258 0 0 0-12917 {}}} SUCCS {{259 0 0 0-12951 {}} {258 0 0 0-12960 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12951) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-664 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-12950 {}} {258 0 0 0-12927 {}}} SUCCS {{259 0 0 0-12952 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12952) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-665 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-12951 {}} {128 0 0 0-12954 {}}} SUCCS {{258 0 0 0-12954 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12953) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-666 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-12954 {}}} SUCCS {{259 0 0 0-12954 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12954) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-667 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12953 {}} {258 0 0 0-12952 {}}} SUCCS {{128 0 0 0-12952 {}} {128 0 0 0-12953 {}} {259 0 0 0-12955 {}}} CYCLES {}}
set a(0-12955) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-668 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12954 {}}} SUCCS {{258 0 3.000 0-12959 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12956) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-669 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-12972 {}}} SUCCS {{259 0 0 0-12957 {}} {130 0 0 0-12971 {}} {256 0 0 0-12972 {}}} CYCLES {}}
set a(0-12957) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(2-0) TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-670 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-12956 {}}} SUCCS {{259 0 0 0-12958 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12958) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-671 LOC {1 0.12375 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-12957 {}} {258 0 0 0-12923 {}}} SUCCS {{259 0 3.000 0-12959 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12959) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-672 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12959 {}} {259 0 3.000 0-12958 {}} {258 0 3.000 0-12955 {}} {256 0 0 0-12936 {}} {256 0 0 0-12927 {}} {774 0 0 0-12966 {}}} SUCCS {{774 0 3.000 0-12927 {}} {774 0 3.000 0-12936 {}} {774 0 0 0-12959 {}} {258 0 0 0-12966 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12960) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-673 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-12950 {}}} SUCCS {{259 0 0 0-12961 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12961) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-674 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-12960 {}} {258 0 0 0-12927 {}}} SUCCS {{259 0 0 0-12962 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12962) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-675 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-12961 {}} {128 0 0 0-12964 {}}} SUCCS {{258 0 0 0-12964 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12963) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-676 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-12964 {}}} SUCCS {{259 0 0 0-12964 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12964) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-677 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-12963 {}} {258 0 0 0-12962 {}}} SUCCS {{128 0 0 0-12962 {}} {128 0 0 0-12963 {}} {259 0 0 0-12965 {}}} CYCLES {}}
set a(0-12965) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-678 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-12964 {}}} SUCCS {{259 0 3.000 0-12966 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12966) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-679 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-12966 {}} {259 0 3.000 0-12965 {}} {258 0 0 0-12959 {}} {256 0 0 0-12936 {}} {258 0 3.000 0-12935 {}} {256 0 0 0-12927 {}}} SUCCS {{774 0 3.000 0-12927 {}} {774 0 3.000 0-12936 {}} {774 0 0 0-12959 {}} {774 0 0 0-12966 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12967) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-680 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-12972 {}}} SUCCS {{259 0 0 0-12968 {}} {130 0 0 0-12971 {}} {256 0 0 0-12972 {}}} CYCLES {}}
set a(0-12968) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-0)#1 TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-681 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-12967 {}}} SUCCS {{259 0 0 0-12969 {}} {130 0 0 0-12971 {}}} CYCLES {}}
set a(0-12969) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-682 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-12968 {}}} SUCCS {{259 0 0 0-12970 {}} {130 0 0 0-12971 {}} {258 0 0 0-12972 {}}} CYCLES {}}
set a(0-12970) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(10) TYPE READSLICE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-683 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12969 {}}} SUCCS {{259 0 0 0-12971 {}}} CYCLES {}}
set a(0-12971) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12311 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-684 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-12970 {}} {130 0 0 0-12969 {}} {130 0 0 0-12968 {}} {130 0 0 0-12967 {}} {130 0 0 0-12966 {}} {130 0 0 0-12965 {}} {130 0 0 0-12963 {}} {130 0 0 0-12962 {}} {130 0 0 0-12961 {}} {130 0 0 0-12960 {}} {130 0 0 0-12959 {}} {130 0 0 0-12958 {}} {130 0 0 0-12957 {}} {130 0 0 0-12956 {}} {130 0 0 0-12955 {}} {130 0 0 0-12953 {}} {130 0 0 0-12952 {}} {130 0 0 0-12951 {}} {130 0 0 0-12950 {}} {130 0 0 0-12949 {}} {130 0 0 0-12948 {}} {130 0 0 0-12946 {}} {130 0 0 0-12945 {}} {130 0 0 0-12944 {}} {130 0 0 0-12943 {}} {130 0 0 0-12942 {}} {130 0 0 0-12941 {}} {130 0 0 0-12940 {}} {130 0 0 0-12939 {}} {130 0 0 0-12938 {}} {130 0 0 0-12937 {}} {130 0 0 0-12936 {}} {130 0 0 0-12935 {}} {130 0 0 0-12934 {}} {130 0 0 0-12933 {}} {130 0 0 0-12932 {}} {130 0 0 0-12931 {}} {130 0 0 0-12930 {}} {130 0 0 0-12929 {}} {130 0 0 0-12928 {}} {130 0 0 0-12927 {}} {130 0 0 0-12926 {}} {130 0 0 0-12925 {}} {130 0 0 0-12924 {}} {130 0 0 0-12923 {}} {130 0 0 0-12922 {}} {130 0 0 0-12921 {}} {130 0 0 0-12920 {}} {130 0 0 0-12919 {}} {130 0 0 0-12918 {}}} SUCCS {{129 0 0 0-12972 {}}} CYCLES {}}
set a(0-12972) {AREA_SCORE {} NAME asn(VEC_LOOP:j#9(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12311 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-12972 {}} {129 0 0 0-12971 {}} {258 0 0 0-12969 {}} {256 0 0 0-12967 {}} {256 0 0 0-12956 {}} {256 0 0 0-12933 {}} {256 0 0 0-12924 {}} {256 0 0 0-12918 {}}} SUCCS {{774 0 0 0-12918 {}} {774 0 0 0-12924 {}} {774 0 0 0-12933 {}} {774 0 0 0-12956 {}} {774 0 0 0-12967 {}} {772 0 0 0-12972 {}}} CYCLES {}}
set a(0-12311) {CHI {0-12917 0-12918 0-12919 0-12920 0-12921 0-12922 0-12923 0-12924 0-12925 0-12926 0-12927 0-12928 0-12929 0-12930 0-12931 0-12932 0-12933 0-12934 0-12935 0-12936 0-12937 0-12938 0-12939 0-12940 0-12941 0-12942 0-12943 0-12944 0-12945 0-12946 0-12947 0-12948 0-12949 0-12950 0-12951 0-12952 0-12953 0-12954 0-12955 0-12956 0-12957 0-12958 0-12959 0-12960 0-12961 0-12962 0-12963 0-12964 0-12965 0-12966 0-12967 0-12968 0-12969 0-12970 0-12971 0-12972} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-685 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-12916 {}} {258 0 0 0-12915 {}} {130 0 0 0-12914 {}} {258 0 0 0-12913 {}} {130 0 0 0-12912 {}} {130 0 0 0-12911 {}} {130 0 0 0-12910 {}} {130 0 0 0-12909 {}} {130 0 0 0-12908 {}} {130 0 0 0-12907 {}} {64 0 0 0-12906 {}} {64 0 0 0-12310 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12916 {}} {131 0 0 0-12973 {}} {130 0 0 0-12974 {}} {130 0 0 0-12975 {}} {130 0 0 0-12976 {}} {130 0 0 0-12977 {}} {130 0 0 0-12978 {}} {130 0 0 0-12979 {}} {130 0 0 0-12980 {}} {130 0 0 0-12981 {}} {130 0 0 0-12982 {}} {64 0 0 0-12312 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12973) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-686 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{131 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12974 {}} {130 0 0 0-12982 {}}} CYCLES {}}
set a(0-12974) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-687 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-12973 {}} {130 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12975 {}} {130 0 0 0-12982 {}}} CYCLES {}}
set a(0-12975) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-688 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-12974 {}} {130 0 0 0-12311 {}}} SUCCS {{258 0 0 0-12979 {}} {130 0 0 0-12982 {}}} CYCLES {}}
set a(0-12976) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-689 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{130 0 0 0-12311 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12977 {}} {130 0 0 0-12982 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12977) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#36 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-690 LOC {10 1.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{259 0 0 0-12976 {}} {130 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12978 {}} {130 0 0 0-12982 {}}} CYCLES {}}
set a(0-12978) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-691 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-12977 {}} {130 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12979 {}} {130 0 0 0-12982 {}}} CYCLES {}}
set a(0-12979) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-692 LOC {11 0.0 11 0.8687499999999999 11 0.8687499999999999 11 0.9999998749999999 11 0.9999998749999999} PREDS {{259 0 0 0-12978 {}} {258 0 0 0-12975 {}} {130 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12980 {}} {130 0 0 0-12982 {}}} CYCLES {}}
set a(0-12980) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-693 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-12979 {}} {130 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12981 {}} {130 0 0 0-12982 {}}} CYCLES {}}
set a(0-12981) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-694 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-12980 {}} {130 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12982 {}}} CYCLES {}}
set a(0-12982) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-695 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-12981 {}} {130 0 0 0-12980 {}} {130 0 0 0-12979 {}} {130 0 0 0-12978 {}} {130 0 0 0-12977 {}} {130 0 0 0-12976 {}} {130 0 0 0-12975 {}} {130 0 0 0-12974 {}} {130 0 0 0-12973 {}} {130 0 0 0-12311 {}}} SUCCS {{128 0 0 0-12989 {}} {64 0 0 0-12312 {}}} CYCLES {}}
set a(0-12983) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-696 LOC {0 1.0 9 0.0 9 0.0 9 0.0 10 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-12984 {}} {130 0 0 0-12312 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-12984) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#37 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-697 LOC {0 1.0 9 0.0 9 0.0 10 0.19218444999999998} PREDS {{259 0 0 0-12983 {}}} SUCCS {{259 0 0 0-12985 {}} {130 0 0 0-12312 {}}} CYCLES {}}
set a(0-12985) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-698 LOC {0 1.0 9 0.19218444999999998 9 0.19218444999999998 10 0.19218444999999998} PREDS {{259 0 0 0-12984 {}}} SUCCS {{259 0 0 0-12986 {}} {130 0 0 0-12312 {}}} CYCLES {}}
set a(0-12986) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-699 LOC {1 0.18687499999999999 9 0.19218444999999998 9 0.19218444999999998 9 0.6562499275 10 0.6562499275} PREDS {{259 0 0 0-12985 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-12987 {}} {258 0 2.250 0-12988 {}} {130 0 0 0-12312 {}}} CYCLES {}}
set a(0-12987) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-700 LOC {1 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 2.250 0-12986 {}}} SUCCS {{258 0 0 0-12312 {}}} CYCLES {}}
set a(0-12988) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-701 LOC {1 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{258 0 2.250 0-12986 {}}} SUCCS {{258 0 0 0-12312 {}}} CYCLES {}}
set a(0-12989) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#10(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-702 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-12982 {}} {772 0 0 0-12312 {}}} SUCCS {{259 0 0 0-12312 {}}} CYCLES {}}
set a(0-12990) {AREA_SCORE {} NAME mult:res:asn(mult:res#10.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-703 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-13020 {}}} CYCLES {}}
set a(0-12991) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-13039 {}}} SUCCS {{259 0 0 0-12992 {}} {130 0 0 0-13038 {}} {256 0 0 0-13039 {}}} CYCLES {}}
set a(0-12992) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0) TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-705 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12991 {}}} SUCCS {{258 0 0 0-12996 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-12993) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-706 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-12994 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-12994) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#38 TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-707 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-12993 {}}} SUCCS {{259 0 0 0-12995 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-12995) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-708 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-12994 {}}} SUCCS {{259 0 0 0-12996 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-12996) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-709 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-12995 {}} {258 0 0 0-12992 {}}} SUCCS {{259 0 3.000 0-12997 {}} {258 0 3.000 0-13026 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-12997) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-710 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-12996 {}} {774 0 3.000 0-13033 {}} {774 0 3.000 0-13026 {}}} SUCCS {{258 0 0 0-13021 {}} {256 0 0 0-13026 {}} {258 0 0 0-13028 {}} {256 0 0 0-13033 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-12998) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-12999 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-12999) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#39 TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-712 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-12998 {}}} SUCCS {{259 0 0 0-13000 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13000) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-713 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-12999 {}}} SUCCS {{258 0 0 0-13002 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13001) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-714 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13002 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13002) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.03 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-715 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-13001 {}} {258 0 0 0-13000 {}}} SUCCS {{258 0 0 0-13005 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13003) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-716 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-13039 {}}} SUCCS {{259 0 0 0-13004 {}} {130 0 0 0-13038 {}} {256 0 0 0-13039 {}}} CYCLES {}}
set a(0-13004) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0)#1 TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-717 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-13003 {}}} SUCCS {{259 0 0 0-13005 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13005) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-718 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-13004 {}} {258 0 0 0-13002 {}}} SUCCS {{259 0 3.000 0-13006 {}} {258 0 3.000 0-13033 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13006) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-719 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-13005 {}} {774 0 3.000 0-13033 {}} {774 0 3.000 0-13026 {}}} SUCCS {{259 0 0 0-13007 {}} {258 0 0 0-13008 {}} {256 0 0 0-13026 {}} {256 0 0 0-13033 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13007) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-10:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-720 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-13006 {}}} SUCCS {{258 0 0 0-13012 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13008) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-10:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-721 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-13006 {}}} SUCCS {{259 0 0 0-13009 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13009) {AREA_SCORE {} NAME COMP_LOOP-10:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-722 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-13008 {}}} SUCCS {{259 0 0 0-13010 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13010) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-10:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-723 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-13009 {}}} SUCCS {{259 0 0 0-13011 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13011) {AREA_SCORE {} NAME COMP_LOOP-10:mult:z_:not TYPE NOT PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-724 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-13010 {}}} SUCCS {{259 0 0 0-13012 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13012) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-10:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-725 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-13011 {}} {258 0 0 0-13007 {}}} SUCCS {{259 0 0 0-13013 {}} {258 0 0 0-13019 {}} {258 0 0 0-13020 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13013) {AREA_SCORE {} NAME mult:if:conc#9 TYPE CONCATENATE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-726 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-13012 {}}} SUCCS {{258 0 0 0-13015 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13014) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:not#1 TYPE NOT PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-727 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-13015 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13015) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#9 TYPE ACCU DELAY {1.38 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-728 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-13014 {}} {258 0 0 0-13013 {}}} SUCCS {{259 0 0 0-13016 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13016) {AREA_SCORE {} NAME COMP_LOOP-10:mult:slc()(32) TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-729 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13015 {}}} SUCCS {{259 0 0 0-13017 {}} {258 0 0 0-13020 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13017) {AREA_SCORE {} NAME COMP_LOOP-10:mult:sel TYPE SELECT PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-730 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13016 {}}} SUCCS {{146 0 0 0-13018 {}} {146 0 0 0-13019 {}}} CYCLES {}}
set a(0-13018) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:not#2 TYPE NOT PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-731 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-13017 {}}} SUCCS {{259 0 0 0-13019 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13019) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-10:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-732 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-13018 {}} {146 0 0 0-13017 {}} {258 0 0 0-13012 {}}} SUCCS {{259 0 0 0-13020 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13020) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#9 TYPE MUX DELAY {0.08 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-733 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-13019 {}} {258 0 0 0-13016 {}} {258 0 0 0-13012 {}} {258 0 0 0-12990 {}}} SUCCS {{259 0 0 0-13021 {}} {258 0 0 0-13027 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13021) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-734 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-13020 {}} {258 0 0 0-12997 {}}} SUCCS {{259 0 0 0-13022 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13022) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-735 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-13021 {}} {128 0 0 0-13024 {}}} SUCCS {{258 0 0 0-13024 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13023) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-736 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-13024 {}}} SUCCS {{259 0 0 0-13024 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13024) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-737 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13023 {}} {258 0 0 0-13022 {}}} SUCCS {{128 0 0 0-13022 {}} {128 0 0 0-13023 {}} {259 0 0 0-13025 {}}} CYCLES {}}
set a(0-13025) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-738 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13024 {}}} SUCCS {{259 0 3.000 0-13026 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13026) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-739 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13026 {}} {259 0 3.000 0-13025 {}} {256 0 0 0-13006 {}} {256 0 0 0-12997 {}} {258 0 3.000 0-12996 {}} {774 0 0 0-13033 {}}} SUCCS {{774 0 3.000 0-12997 {}} {774 0 3.000 0-13006 {}} {774 0 0 0-13026 {}} {258 0 0 0-13033 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13027) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-740 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-13020 {}}} SUCCS {{259 0 0 0-13028 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13028) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-741 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-13027 {}} {258 0 0 0-12997 {}}} SUCCS {{259 0 0 0-13029 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13029) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-742 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-13028 {}} {128 0 0 0-13031 {}}} SUCCS {{258 0 0 0-13031 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13030) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-743 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-13031 {}}} SUCCS {{259 0 0 0-13031 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13031) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-744 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-13030 {}} {258 0 0 0-13029 {}}} SUCCS {{128 0 0 0-13029 {}} {128 0 0 0-13030 {}} {259 0 0 0-13032 {}}} CYCLES {}}
set a(0-13032) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-745 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-13031 {}}} SUCCS {{259 0 3.000 0-13033 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13033) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-746 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-13033 {}} {259 0 3.000 0-13032 {}} {258 0 0 0-13026 {}} {256 0 0 0-13006 {}} {258 0 3.000 0-13005 {}} {256 0 0 0-12997 {}}} SUCCS {{774 0 3.000 0-12997 {}} {774 0 3.000 0-13006 {}} {774 0 0 0-13026 {}} {774 0 0 0-13033 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13034) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-747 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-13039 {}}} SUCCS {{259 0 0 0-13035 {}} {130 0 0 0-13038 {}} {256 0 0 0-13039 {}}} CYCLES {}}
set a(0-13035) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0)#2 TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-748 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-13034 {}}} SUCCS {{259 0 0 0-13036 {}} {130 0 0 0-13038 {}}} CYCLES {}}
set a(0-13036) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-749 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-13035 {}}} SUCCS {{259 0 0 0-13037 {}} {130 0 0 0-13038 {}} {258 0 0 0-13039 {}}} CYCLES {}}
set a(0-13037) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(10) TYPE READSLICE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-750 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13036 {}}} SUCCS {{259 0 0 0-13038 {}}} CYCLES {}}
set a(0-13038) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12312 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-751 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13037 {}} {130 0 0 0-13036 {}} {130 0 0 0-13035 {}} {130 0 0 0-13034 {}} {130 0 0 0-13033 {}} {130 0 0 0-13032 {}} {130 0 0 0-13030 {}} {130 0 0 0-13029 {}} {130 0 0 0-13028 {}} {130 0 0 0-13027 {}} {130 0 0 0-13026 {}} {130 0 0 0-13025 {}} {130 0 0 0-13023 {}} {130 0 0 0-13022 {}} {130 0 0 0-13021 {}} {130 0 0 0-13020 {}} {130 0 0 0-13019 {}} {130 0 0 0-13018 {}} {130 0 0 0-13016 {}} {130 0 0 0-13015 {}} {130 0 0 0-13014 {}} {130 0 0 0-13013 {}} {130 0 0 0-13012 {}} {130 0 0 0-13011 {}} {130 0 0 0-13010 {}} {130 0 0 0-13009 {}} {130 0 0 0-13008 {}} {130 0 0 0-13007 {}} {130 0 0 0-13006 {}} {130 0 0 0-13005 {}} {130 0 0 0-13004 {}} {130 0 0 0-13003 {}} {130 0 0 0-13002 {}} {130 0 0 0-13001 {}} {130 0 0 0-13000 {}} {130 0 0 0-12999 {}} {130 0 0 0-12998 {}} {130 0 0 0-12997 {}} {130 0 0 0-12996 {}} {130 0 0 0-12995 {}} {130 0 0 0-12994 {}} {130 0 0 0-12993 {}} {130 0 0 0-12992 {}} {130 0 0 0-12991 {}}} SUCCS {{129 0 0 0-13039 {}}} CYCLES {}}
set a(0-13039) {AREA_SCORE {} NAME asn(VEC_LOOP:j#10(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12312 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-13039 {}} {129 0 0 0-13038 {}} {258 0 0 0-13036 {}} {256 0 0 0-13034 {}} {256 0 0 0-13003 {}} {256 0 0 0-12991 {}}} SUCCS {{774 0 0 0-12991 {}} {774 0 0 0-13003 {}} {774 0 0 0-13034 {}} {772 0 0 0-13039 {}}} CYCLES {}}
set a(0-12312) {CHI {0-12990 0-12991 0-12992 0-12993 0-12994 0-12995 0-12996 0-12997 0-12998 0-12999 0-13000 0-13001 0-13002 0-13003 0-13004 0-13005 0-13006 0-13007 0-13008 0-13009 0-13010 0-13011 0-13012 0-13013 0-13014 0-13015 0-13016 0-13017 0-13018 0-13019 0-13020 0-13021 0-13022 0-13023 0-13024 0-13025 0-13026 0-13027 0-13028 0-13029 0-13030 0-13031 0-13032 0-13033 0-13034 0-13035 0-13036 0-13037 0-13038 0-13039} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-752 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-12989 {}} {258 0 0 0-12988 {}} {258 0 0 0-12987 {}} {130 0 0 0-12986 {}} {130 0 0 0-12985 {}} {130 0 0 0-12984 {}} {130 0 0 0-12983 {}} {64 0 0 0-12982 {}} {64 0 0 0-12311 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-12989 {}} {131 0 0 0-13040 {}} {130 0 0 0-13041 {}} {130 0 0 0-13042 {}} {130 0 0 0-13043 {}} {130 0 0 0-13044 {}} {130 0 0 0-13045 {}} {130 0 0 0-13046 {}} {130 0 0 0-13047 {}} {130 0 0 0-13048 {}} {130 0 0 0-13049 {}} {64 0 0 0-12313 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13040) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-753 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{131 0 0 0-12312 {}}} SUCCS {{259 0 0 0-13041 {}} {130 0 0 0-13049 {}}} CYCLES {}}
set a(0-13041) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-754 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-13040 {}} {130 0 0 0-12312 {}}} SUCCS {{259 0 0 0-13042 {}} {130 0 0 0-13049 {}}} CYCLES {}}
set a(0-13042) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-755 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-13041 {}} {130 0 0 0-12312 {}}} SUCCS {{258 0 0 0-13046 {}} {130 0 0 0-13049 {}}} CYCLES {}}
set a(0-13043) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-756 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{130 0 0 0-12312 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13044 {}} {130 0 0 0-13049 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13044) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#40 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-757 LOC {11 1.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{259 0 0 0-13043 {}} {130 0 0 0-12312 {}}} SUCCS {{259 0 0 0-13045 {}} {130 0 0 0-13049 {}}} CYCLES {}}
set a(0-13045) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-758 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-13044 {}} {130 0 0 0-12312 {}}} SUCCS {{259 0 0 0-13046 {}} {130 0 0 0-13049 {}}} CYCLES {}}
set a(0-13046) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-759 LOC {12 0.0 12 0.8687499999999999 12 0.8687499999999999 12 0.9999998749999999 12 0.9999998749999999} PREDS {{259 0 0 0-13045 {}} {258 0 0 0-13042 {}} {130 0 0 0-12312 {}}} SUCCS {{259 0 0 0-13047 {}} {130 0 0 0-13049 {}}} CYCLES {}}
set a(0-13047) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-760 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-13046 {}} {130 0 0 0-12312 {}}} SUCCS {{259 0 0 0-13048 {}} {130 0 0 0-13049 {}}} CYCLES {}}
set a(0-13048) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-761 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-13047 {}} {130 0 0 0-12312 {}}} SUCCS {{259 0 0 0-13049 {}}} CYCLES {}}
set a(0-13049) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-762 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-13048 {}} {130 0 0 0-13047 {}} {130 0 0 0-13046 {}} {130 0 0 0-13045 {}} {130 0 0 0-13044 {}} {130 0 0 0-13043 {}} {130 0 0 0-13042 {}} {130 0 0 0-13041 {}} {130 0 0 0-13040 {}} {130 0 0 0-12312 {}}} SUCCS {{128 0 0 0-13058 {}} {64 0 0 0-12313 {}}} CYCLES {}}
set a(0-13050) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-763 LOC {0 1.0 10 0.0 10 0.0 10 0.0 11 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13051 {}} {130 0 0 0-12313 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13051) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#41 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-764 LOC {0 1.0 10 0.0 10 0.0 11 0.19218444999999998} PREDS {{259 0 0 0-13050 {}}} SUCCS {{259 0 0 0-13052 {}} {130 0 0 0-12313 {}}} CYCLES {}}
set a(0-13052) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-765 LOC {0 1.0 10 0.19218444999999998 10 0.19218444999999998 11 0.19218444999999998} PREDS {{259 0 0 0-13051 {}}} SUCCS {{259 0 0 0-13053 {}} {130 0 0 0-12313 {}}} CYCLES {}}
set a(0-13053) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-766 LOC {1 0.18687499999999999 10 0.19218444999999998 10 0.19218444999999998 10 0.6562499275 11 0.6562499275} PREDS {{259 0 0 0-13052 {}} {258 0 0 0-12479 {}}} SUCCS {{259 0 0 0-13054 {}} {258 0 0 0-13056 {}} {130 0 0 0-12313 {}}} CYCLES {}}
set a(0-13054) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#35 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-767 LOC {1 0.6509406 10 0.6562500499999999 10 0.6562500499999999 11 0.6562500499999999} PREDS {{259 0 0 0-13053 {}}} SUCCS {{259 0 2.250 0-13055 {}} {130 0 0 0-12313 {}}} CYCLES {}}
set a(0-13055) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-768 LOC {1 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 2.250 0-13054 {}}} SUCCS {{258 0 0 0-12313 {}}} CYCLES {}}
set a(0-13056) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-769 LOC {1 0.6509406 10 0.6562500499999999 10 0.6562500499999999 11 0.6562500499999999} PREDS {{258 0 0 0-13053 {}}} SUCCS {{259 0 2.250 0-13057 {}} {130 0 0 0-12313 {}}} CYCLES {}}
set a(0-13057) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-770 LOC {1 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 2.250 0-13056 {}}} SUCCS {{258 0 0 0-12313 {}}} CYCLES {}}
set a(0-13058) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#11(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-771 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-13049 {}} {772 0 0 0-12313 {}}} SUCCS {{259 0 0 0-12313 {}}} CYCLES {}}
set a(0-13059) {AREA_SCORE {} NAME mult:res:asn(mult:res#11.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-772 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-13092 {}}} CYCLES {}}
set a(0-13060) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-773 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-13114 {}}} SUCCS {{259 0 0 0-13061 {}} {130 0 0 0-13113 {}} {256 0 0 0-13114 {}}} CYCLES {}}
set a(0-13061) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-1) TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-774 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-13060 {}}} SUCCS {{258 0 0 0-13065 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13062) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-775 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-13063 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13063) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#42 TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-776 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-13062 {}}} SUCCS {{259 0 0 0-13064 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13064) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-777 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-13063 {}}} SUCCS {{259 0 0 0-13065 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13065) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.02 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-778 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-13064 {}} {258 0 0 0-13061 {}}} SUCCS {{258 0 0 0-13068 {}} {258 0 0 0-13100 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13066) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-779 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-13114 {}}} SUCCS {{259 0 0 0-13067 {}} {130 0 0 0-13113 {}} {256 0 0 0-13114 {}}} CYCLES {}}
set a(0-13067) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(0)#1 TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-780 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-13066 {}}} SUCCS {{259 0 0 0-13068 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13068) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-781 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-13067 {}} {258 0 0 0-13065 {}}} SUCCS {{259 0 3.000 0-13069 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13069) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-782 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-13068 {}} {774 0 3.000 0-13108 {}} {774 0 3.000 0-13101 {}}} SUCCS {{258 0 0 0-13093 {}} {256 0 0 0-13101 {}} {258 0 0 0-13103 {}} {256 0 0 0-13108 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13070) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-783 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13071 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13071) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#43 TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-784 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-13070 {}}} SUCCS {{259 0 0 0-13072 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13072) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-785 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-13071 {}}} SUCCS {{258 0 0 0-13074 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13073) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-786 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13074 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13074) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.03 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-787 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-13073 {}} {258 0 0 0-13072 {}}} SUCCS {{258 0 0 0-13077 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13075) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-788 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-13114 {}}} SUCCS {{259 0 0 0-13076 {}} {130 0 0 0-13113 {}} {256 0 0 0-13114 {}}} CYCLES {}}
set a(0-13076) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-0) TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-789 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-13075 {}}} SUCCS {{259 0 0 0-13077 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13077) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-790 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-13076 {}} {258 0 0 0-13074 {}}} SUCCS {{259 0 3.000 0-13078 {}} {258 0 3.000 0-13108 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13078) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-791 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-13077 {}} {774 0 3.000 0-13108 {}} {774 0 3.000 0-13101 {}}} SUCCS {{259 0 0 0-13079 {}} {258 0 0 0-13080 {}} {256 0 0 0-13101 {}} {256 0 0 0-13108 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13079) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-11:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-792 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-13078 {}}} SUCCS {{258 0 0 0-13084 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13080) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-11:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-793 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-13078 {}}} SUCCS {{259 0 0 0-13081 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13081) {AREA_SCORE {} NAME COMP_LOOP-11:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-794 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-13080 {}}} SUCCS {{259 0 0 0-13082 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13082) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-11:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-795 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-13081 {}}} SUCCS {{259 0 0 0-13083 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13083) {AREA_SCORE {} NAME COMP_LOOP-11:mult:z_:not TYPE NOT PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-796 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-13082 {}}} SUCCS {{259 0 0 0-13084 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13084) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-11:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-797 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-13083 {}} {258 0 0 0-13079 {}}} SUCCS {{259 0 0 0-13085 {}} {258 0 0 0-13091 {}} {258 0 0 0-13092 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13085) {AREA_SCORE {} NAME mult:if:conc#10 TYPE CONCATENATE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-798 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-13084 {}}} SUCCS {{258 0 0 0-13087 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13086) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:not#1 TYPE NOT PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-799 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-13087 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13087) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#10 TYPE ACCU DELAY {1.38 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-800 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-13086 {}} {258 0 0 0-13085 {}}} SUCCS {{259 0 0 0-13088 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13088) {AREA_SCORE {} NAME COMP_LOOP-11:mult:slc()(32) TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-801 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13087 {}}} SUCCS {{259 0 0 0-13089 {}} {258 0 0 0-13092 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13089) {AREA_SCORE {} NAME COMP_LOOP-11:mult:sel TYPE SELECT PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-802 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13088 {}}} SUCCS {{146 0 0 0-13090 {}} {146 0 0 0-13091 {}}} CYCLES {}}
set a(0-13090) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:not#2 TYPE NOT PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-803 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-13089 {}}} SUCCS {{259 0 0 0-13091 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13091) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-11:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-804 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-13090 {}} {146 0 0 0-13089 {}} {258 0 0 0-13084 {}}} SUCCS {{259 0 0 0-13092 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13092) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#10 TYPE MUX DELAY {0.08 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-805 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-13091 {}} {258 0 0 0-13088 {}} {258 0 0 0-13084 {}} {258 0 0 0-13059 {}}} SUCCS {{259 0 0 0-13093 {}} {258 0 0 0-13102 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13093) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-806 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-13092 {}} {258 0 0 0-13069 {}}} SUCCS {{259 0 0 0-13094 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13094) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-807 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-13093 {}} {128 0 0 0-13096 {}}} SUCCS {{258 0 0 0-13096 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13095) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-808 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-13096 {}}} SUCCS {{259 0 0 0-13096 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13096) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-809 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13095 {}} {258 0 0 0-13094 {}}} SUCCS {{128 0 0 0-13094 {}} {128 0 0 0-13095 {}} {259 0 0 0-13097 {}}} CYCLES {}}
set a(0-13097) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-810 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13096 {}}} SUCCS {{258 0 3.000 0-13101 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13098) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-811 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-13114 {}}} SUCCS {{259 0 0 0-13099 {}} {130 0 0 0-13113 {}} {256 0 0 0-13114 {}}} CYCLES {}}
set a(0-13099) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(0) TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-812 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-13098 {}}} SUCCS {{259 0 0 0-13100 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13100) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-813 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13099 {}} {258 0 0 0-13065 {}}} SUCCS {{259 0 3.000 0-13101 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13101) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-814 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13101 {}} {259 0 3.000 0-13100 {}} {258 0 3.000 0-13097 {}} {256 0 0 0-13078 {}} {256 0 0 0-13069 {}} {774 0 0 0-13108 {}}} SUCCS {{774 0 3.000 0-13069 {}} {774 0 3.000 0-13078 {}} {774 0 0 0-13101 {}} {258 0 0 0-13108 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13102) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-815 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-13092 {}}} SUCCS {{259 0 0 0-13103 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13103) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-816 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-13102 {}} {258 0 0 0-13069 {}}} SUCCS {{259 0 0 0-13104 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13104) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-817 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-13103 {}} {128 0 0 0-13106 {}}} SUCCS {{258 0 0 0-13106 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13105) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-818 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-13106 {}}} SUCCS {{259 0 0 0-13106 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13106) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-819 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-13105 {}} {258 0 0 0-13104 {}}} SUCCS {{128 0 0 0-13104 {}} {128 0 0 0-13105 {}} {259 0 0 0-13107 {}}} CYCLES {}}
set a(0-13107) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-820 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-13106 {}}} SUCCS {{259 0 3.000 0-13108 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13108) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-821 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-13108 {}} {259 0 3.000 0-13107 {}} {258 0 0 0-13101 {}} {256 0 0 0-13078 {}} {258 0 3.000 0-13077 {}} {256 0 0 0-13069 {}}} SUCCS {{774 0 3.000 0-13069 {}} {774 0 3.000 0-13078 {}} {774 0 0 0-13101 {}} {774 0 0 0-13108 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13109) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-13114 {}}} SUCCS {{259 0 0 0-13110 {}} {130 0 0 0-13113 {}} {256 0 0 0-13114 {}}} CYCLES {}}
set a(0-13110) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-0)#1 TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-823 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-13109 {}}} SUCCS {{259 0 0 0-13111 {}} {130 0 0 0-13113 {}}} CYCLES {}}
set a(0-13111) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-824 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-13110 {}}} SUCCS {{259 0 0 0-13112 {}} {130 0 0 0-13113 {}} {258 0 0 0-13114 {}}} CYCLES {}}
set a(0-13112) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(10) TYPE READSLICE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-825 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13111 {}}} SUCCS {{259 0 0 0-13113 {}}} CYCLES {}}
set a(0-13113) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12313 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-826 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13112 {}} {130 0 0 0-13111 {}} {130 0 0 0-13110 {}} {130 0 0 0-13109 {}} {130 0 0 0-13108 {}} {130 0 0 0-13107 {}} {130 0 0 0-13105 {}} {130 0 0 0-13104 {}} {130 0 0 0-13103 {}} {130 0 0 0-13102 {}} {130 0 0 0-13101 {}} {130 0 0 0-13100 {}} {130 0 0 0-13099 {}} {130 0 0 0-13098 {}} {130 0 0 0-13097 {}} {130 0 0 0-13095 {}} {130 0 0 0-13094 {}} {130 0 0 0-13093 {}} {130 0 0 0-13092 {}} {130 0 0 0-13091 {}} {130 0 0 0-13090 {}} {130 0 0 0-13088 {}} {130 0 0 0-13087 {}} {130 0 0 0-13086 {}} {130 0 0 0-13085 {}} {130 0 0 0-13084 {}} {130 0 0 0-13083 {}} {130 0 0 0-13082 {}} {130 0 0 0-13081 {}} {130 0 0 0-13080 {}} {130 0 0 0-13079 {}} {130 0 0 0-13078 {}} {130 0 0 0-13077 {}} {130 0 0 0-13076 {}} {130 0 0 0-13075 {}} {130 0 0 0-13074 {}} {130 0 0 0-13073 {}} {130 0 0 0-13072 {}} {130 0 0 0-13071 {}} {130 0 0 0-13070 {}} {130 0 0 0-13069 {}} {130 0 0 0-13068 {}} {130 0 0 0-13067 {}} {130 0 0 0-13066 {}} {130 0 0 0-13065 {}} {130 0 0 0-13064 {}} {130 0 0 0-13063 {}} {130 0 0 0-13062 {}} {130 0 0 0-13061 {}} {130 0 0 0-13060 {}}} SUCCS {{129 0 0 0-13114 {}}} CYCLES {}}
set a(0-13114) {AREA_SCORE {} NAME asn(VEC_LOOP:j#11(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12313 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-13114 {}} {129 0 0 0-13113 {}} {258 0 0 0-13111 {}} {256 0 0 0-13109 {}} {256 0 0 0-13098 {}} {256 0 0 0-13075 {}} {256 0 0 0-13066 {}} {256 0 0 0-13060 {}}} SUCCS {{774 0 0 0-13060 {}} {774 0 0 0-13066 {}} {774 0 0 0-13075 {}} {774 0 0 0-13098 {}} {774 0 0 0-13109 {}} {772 0 0 0-13114 {}}} CYCLES {}}
set a(0-12313) {CHI {0-13059 0-13060 0-13061 0-13062 0-13063 0-13064 0-13065 0-13066 0-13067 0-13068 0-13069 0-13070 0-13071 0-13072 0-13073 0-13074 0-13075 0-13076 0-13077 0-13078 0-13079 0-13080 0-13081 0-13082 0-13083 0-13084 0-13085 0-13086 0-13087 0-13088 0-13089 0-13090 0-13091 0-13092 0-13093 0-13094 0-13095 0-13096 0-13097 0-13098 0-13099 0-13100 0-13101 0-13102 0-13103 0-13104 0-13105 0-13106 0-13107 0-13108 0-13109 0-13110 0-13111 0-13112 0-13113 0-13114} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-827 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-13058 {}} {258 0 0 0-13057 {}} {130 0 0 0-13056 {}} {258 0 0 0-13055 {}} {130 0 0 0-13054 {}} {130 0 0 0-13053 {}} {130 0 0 0-13052 {}} {130 0 0 0-13051 {}} {130 0 0 0-13050 {}} {64 0 0 0-13049 {}} {64 0 0 0-12312 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-13058 {}} {131 0 0 0-13115 {}} {130 0 0 0-13116 {}} {130 0 0 0-13117 {}} {130 0 0 0-13118 {}} {130 0 0 0-13119 {}} {130 0 0 0-13120 {}} {130 0 0 0-13121 {}} {130 0 0 0-13122 {}} {130 0 0 0-13123 {}} {130 0 0 0-13124 {}} {64 0 0 0-12314 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13115) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#1 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-828 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{131 0 0 0-12313 {}}} SUCCS {{259 0 0 0-13116 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13116) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-829 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{259 0 0 0-13115 {}} {130 0 0 0-12313 {}}} SUCCS {{259 0 0 0-13117 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13117) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-830 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{259 0 0 0-13116 {}} {130 0 0 0-12313 {}}} SUCCS {{258 0 0 0-13121 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13118) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-831 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8724999999999999} PREDS {{130 0 0 0-12313 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13119 {}} {130 0 0 0-13124 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13119) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#45 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-832 LOC {12 1.0 13 0.0 13 0.0 13 0.8724999999999999} PREDS {{259 0 0 0-13118 {}} {130 0 0 0-12313 {}}} SUCCS {{259 0 0 0-13120 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13120) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-833 LOC {12 1.0 13 0.8724999999999999 13 0.8724999999999999 13 0.8724999999999999} PREDS {{259 0 0 0-13119 {}} {130 0 0 0-12313 {}}} SUCCS {{259 0 0 0-13121 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13121) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.02 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-834 LOC {13 0.0 13 0.8724999999999999 13 0.8724999999999999 13 0.999999875 13 0.999999875} PREDS {{259 0 0 0-13120 {}} {258 0 0 0-13117 {}} {130 0 0 0-12313 {}}} SUCCS {{259 0 0 0-13122 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13122) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(8) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-835 LOC {13 0.1275 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-13121 {}} {130 0 0 0-12313 {}}} SUCCS {{259 0 0 0-13123 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13123) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-836 LOC {13 0.1275 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-13122 {}} {130 0 0 0-12313 {}}} SUCCS {{259 0 0 0-13124 {}}} CYCLES {}}
set a(0-13124) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-837 LOC {13 0.1275 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-13123 {}} {130 0 0 0-13122 {}} {130 0 0 0-13121 {}} {130 0 0 0-13120 {}} {130 0 0 0-13119 {}} {130 0 0 0-13118 {}} {130 0 0 0-13117 {}} {130 0 0 0-13116 {}} {130 0 0 0-13115 {}} {130 0 0 0-12313 {}}} SUCCS {{128 0 0 0-13131 {}} {64 0 0 0-12314 {}}} CYCLES {}}
set a(0-13125) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-838 LOC {0 1.0 11 0.0 11 0.0 11 0.0 12 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13126 {}} {130 0 0 0-12314 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13126) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#24 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-839 LOC {0 1.0 11 0.0 11 0.0 12 0.19218444999999998} PREDS {{259 0 0 0-13125 {}}} SUCCS {{259 0 0 0-13127 {}} {130 0 0 0-12314 {}}} CYCLES {}}
set a(0-13127) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-840 LOC {0 1.0 11 0.19218444999999998 11 0.19218444999999998 12 0.19218444999999998} PREDS {{259 0 0 0-13126 {}}} SUCCS {{259 0 0 0-13128 {}} {130 0 0 0-12314 {}}} CYCLES {}}
set a(0-13128) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-841 LOC {1 0.18687499999999999 11 0.19218444999999998 11 0.19218444999999998 11 0.6562499275 12 0.6562499275} PREDS {{259 0 0 0-13127 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-13129 {}} {258 0 2.250 0-13130 {}} {130 0 0 0-12314 {}}} CYCLES {}}
set a(0-13129) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-842 LOC {1 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 2.250 0-13128 {}}} SUCCS {{258 0 0 0-12314 {}}} CYCLES {}}
set a(0-13130) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-843 LOC {1 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{258 0 2.250 0-13128 {}}} SUCCS {{258 0 0 0-12314 {}}} CYCLES {}}
set a(0-13131) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#12(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-844 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-13124 {}} {772 0 0 0-12314 {}}} SUCCS {{259 0 0 0-12314 {}}} CYCLES {}}
set a(0-13132) {AREA_SCORE {} NAME mult:res:asn(mult:res#12.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-845 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-13162 {}}} CYCLES {}}
set a(0-13133) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-846 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-13181 {}}} SUCCS {{259 0 0 0-13134 {}} {130 0 0 0-13180 {}} {256 0 0 0-13181 {}}} CYCLES {}}
set a(0-13134) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0) TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-847 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-13133 {}}} SUCCS {{258 0 0 0-13138 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13135) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-848 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-13136 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13136) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#46 TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-849 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-13135 {}}} SUCCS {{259 0 0 0-13137 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13137) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-850 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-13136 {}}} SUCCS {{259 0 0 0-13138 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13138) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-851 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-13137 {}} {258 0 0 0-13134 {}}} SUCCS {{259 0 3.000 0-13139 {}} {258 0 3.000 0-13168 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13139) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-852 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-13138 {}} {774 0 3.000 0-13175 {}} {774 0 3.000 0-13168 {}}} SUCCS {{258 0 0 0-13163 {}} {256 0 0 0-13168 {}} {258 0 0 0-13170 {}} {256 0 0 0-13175 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13140) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-853 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13141 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13141) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#47 TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-854 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-13140 {}}} SUCCS {{259 0 0 0-13142 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13142) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-855 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-13141 {}}} SUCCS {{258 0 0 0-13144 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13143) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-856 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13144 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13144) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.03 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-857 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-13143 {}} {258 0 0 0-13142 {}}} SUCCS {{258 0 0 0-13147 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13145) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-858 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-13181 {}}} SUCCS {{259 0 0 0-13146 {}} {130 0 0 0-13180 {}} {256 0 0 0-13181 {}}} CYCLES {}}
set a(0-13146) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0)#1 TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-859 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-13145 {}}} SUCCS {{259 0 0 0-13147 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13147) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-860 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-13146 {}} {258 0 0 0-13144 {}}} SUCCS {{259 0 3.000 0-13148 {}} {258 0 3.000 0-13175 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13148) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-861 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-13147 {}} {774 0 3.000 0-13175 {}} {774 0 3.000 0-13168 {}}} SUCCS {{259 0 0 0-13149 {}} {258 0 0 0-13150 {}} {256 0 0 0-13168 {}} {256 0 0 0-13175 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13149) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-12:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-862 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-13148 {}}} SUCCS {{258 0 0 0-13154 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13150) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-12:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-863 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-13148 {}}} SUCCS {{259 0 0 0-13151 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13151) {AREA_SCORE {} NAME COMP_LOOP-12:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-864 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-13150 {}}} SUCCS {{259 0 0 0-13152 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13152) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-12:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-865 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-13151 {}}} SUCCS {{259 0 0 0-13153 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13153) {AREA_SCORE {} NAME COMP_LOOP-12:mult:z_:not TYPE NOT PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-866 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-13152 {}}} SUCCS {{259 0 0 0-13154 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13154) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-12:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-867 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-13153 {}} {258 0 0 0-13149 {}}} SUCCS {{259 0 0 0-13155 {}} {258 0 0 0-13161 {}} {258 0 0 0-13162 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13155) {AREA_SCORE {} NAME mult:if:conc#11 TYPE CONCATENATE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-868 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-13154 {}}} SUCCS {{258 0 0 0-13157 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13156) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:not#1 TYPE NOT PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-869 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-13157 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13157) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#11 TYPE ACCU DELAY {1.38 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-870 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-13156 {}} {258 0 0 0-13155 {}}} SUCCS {{259 0 0 0-13158 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13158) {AREA_SCORE {} NAME COMP_LOOP-12:mult:slc()(32) TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-871 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13157 {}}} SUCCS {{259 0 0 0-13159 {}} {258 0 0 0-13162 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13159) {AREA_SCORE {} NAME COMP_LOOP-12:mult:sel TYPE SELECT PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-872 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13158 {}}} SUCCS {{146 0 0 0-13160 {}} {146 0 0 0-13161 {}}} CYCLES {}}
set a(0-13160) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:not#2 TYPE NOT PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-873 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-13159 {}}} SUCCS {{259 0 0 0-13161 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13161) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-12:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-874 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-13160 {}} {146 0 0 0-13159 {}} {258 0 0 0-13154 {}}} SUCCS {{259 0 0 0-13162 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13162) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#11 TYPE MUX DELAY {0.08 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-875 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-13161 {}} {258 0 0 0-13158 {}} {258 0 0 0-13154 {}} {258 0 0 0-13132 {}}} SUCCS {{259 0 0 0-13163 {}} {258 0 0 0-13169 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13163) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-876 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-13162 {}} {258 0 0 0-13139 {}}} SUCCS {{259 0 0 0-13164 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13164) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-877 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-13163 {}} {128 0 0 0-13166 {}}} SUCCS {{258 0 0 0-13166 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13165) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-878 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-13166 {}}} SUCCS {{259 0 0 0-13166 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13166) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-879 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13165 {}} {258 0 0 0-13164 {}}} SUCCS {{128 0 0 0-13164 {}} {128 0 0 0-13165 {}} {259 0 0 0-13167 {}}} CYCLES {}}
set a(0-13167) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-880 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13166 {}}} SUCCS {{259 0 3.000 0-13168 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13168) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-881 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13168 {}} {259 0 3.000 0-13167 {}} {256 0 0 0-13148 {}} {256 0 0 0-13139 {}} {258 0 3.000 0-13138 {}} {774 0 0 0-13175 {}}} SUCCS {{774 0 3.000 0-13139 {}} {774 0 3.000 0-13148 {}} {774 0 0 0-13168 {}} {258 0 0 0-13175 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13169) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-882 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-13162 {}}} SUCCS {{259 0 0 0-13170 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13170) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-883 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-13169 {}} {258 0 0 0-13139 {}}} SUCCS {{259 0 0 0-13171 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13171) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-884 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-13170 {}} {128 0 0 0-13173 {}}} SUCCS {{258 0 0 0-13173 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13172) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-885 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-13173 {}}} SUCCS {{259 0 0 0-13173 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13173) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-886 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-13172 {}} {258 0 0 0-13171 {}}} SUCCS {{128 0 0 0-13171 {}} {128 0 0 0-13172 {}} {259 0 0 0-13174 {}}} CYCLES {}}
set a(0-13174) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-887 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-13173 {}}} SUCCS {{259 0 3.000 0-13175 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13175) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-888 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-13175 {}} {259 0 3.000 0-13174 {}} {258 0 0 0-13168 {}} {256 0 0 0-13148 {}} {258 0 3.000 0-13147 {}} {256 0 0 0-13139 {}}} SUCCS {{774 0 3.000 0-13139 {}} {774 0 3.000 0-13148 {}} {774 0 0 0-13168 {}} {774 0 0 0-13175 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13176) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-889 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-13181 {}}} SUCCS {{259 0 0 0-13177 {}} {130 0 0 0-13180 {}} {256 0 0 0-13181 {}}} CYCLES {}}
set a(0-13177) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0)#2 TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-890 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-13176 {}}} SUCCS {{259 0 0 0-13178 {}} {130 0 0 0-13180 {}}} CYCLES {}}
set a(0-13178) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-891 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-13177 {}}} SUCCS {{259 0 0 0-13179 {}} {130 0 0 0-13180 {}} {258 0 0 0-13181 {}}} CYCLES {}}
set a(0-13179) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(10) TYPE READSLICE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-892 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13178 {}}} SUCCS {{259 0 0 0-13180 {}}} CYCLES {}}
set a(0-13180) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12314 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-893 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13179 {}} {130 0 0 0-13178 {}} {130 0 0 0-13177 {}} {130 0 0 0-13176 {}} {130 0 0 0-13175 {}} {130 0 0 0-13174 {}} {130 0 0 0-13172 {}} {130 0 0 0-13171 {}} {130 0 0 0-13170 {}} {130 0 0 0-13169 {}} {130 0 0 0-13168 {}} {130 0 0 0-13167 {}} {130 0 0 0-13165 {}} {130 0 0 0-13164 {}} {130 0 0 0-13163 {}} {130 0 0 0-13162 {}} {130 0 0 0-13161 {}} {130 0 0 0-13160 {}} {130 0 0 0-13158 {}} {130 0 0 0-13157 {}} {130 0 0 0-13156 {}} {130 0 0 0-13155 {}} {130 0 0 0-13154 {}} {130 0 0 0-13153 {}} {130 0 0 0-13152 {}} {130 0 0 0-13151 {}} {130 0 0 0-13150 {}} {130 0 0 0-13149 {}} {130 0 0 0-13148 {}} {130 0 0 0-13147 {}} {130 0 0 0-13146 {}} {130 0 0 0-13145 {}} {130 0 0 0-13144 {}} {130 0 0 0-13143 {}} {130 0 0 0-13142 {}} {130 0 0 0-13141 {}} {130 0 0 0-13140 {}} {130 0 0 0-13139 {}} {130 0 0 0-13138 {}} {130 0 0 0-13137 {}} {130 0 0 0-13136 {}} {130 0 0 0-13135 {}} {130 0 0 0-13134 {}} {130 0 0 0-13133 {}}} SUCCS {{129 0 0 0-13181 {}}} CYCLES {}}
set a(0-13181) {AREA_SCORE {} NAME asn(VEC_LOOP:j#12(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12314 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-13181 {}} {129 0 0 0-13180 {}} {258 0 0 0-13178 {}} {256 0 0 0-13176 {}} {256 0 0 0-13145 {}} {256 0 0 0-13133 {}}} SUCCS {{774 0 0 0-13133 {}} {774 0 0 0-13145 {}} {774 0 0 0-13176 {}} {772 0 0 0-13181 {}}} CYCLES {}}
set a(0-12314) {CHI {0-13132 0-13133 0-13134 0-13135 0-13136 0-13137 0-13138 0-13139 0-13140 0-13141 0-13142 0-13143 0-13144 0-13145 0-13146 0-13147 0-13148 0-13149 0-13150 0-13151 0-13152 0-13153 0-13154 0-13155 0-13156 0-13157 0-13158 0-13159 0-13160 0-13161 0-13162 0-13163 0-13164 0-13165 0-13166 0-13167 0-13168 0-13169 0-13170 0-13171 0-13172 0-13173 0-13174 0-13175 0-13176 0-13177 0-13178 0-13179 0-13180 0-13181} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-894 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-13131 {}} {258 0 0 0-13130 {}} {258 0 0 0-13129 {}} {130 0 0 0-13128 {}} {130 0 0 0-13127 {}} {130 0 0 0-13126 {}} {130 0 0 0-13125 {}} {64 0 0 0-13124 {}} {64 0 0 0-12313 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-13131 {}} {131 0 0 0-13182 {}} {130 0 0 0-13183 {}} {130 0 0 0-13184 {}} {130 0 0 0-13185 {}} {130 0 0 0-13186 {}} {130 0 0 0-13187 {}} {130 0 0 0-13188 {}} {130 0 0 0-13189 {}} {130 0 0 0-13190 {}} {130 0 0 0-13191 {}} {64 0 0 0-12315 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13182) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-895 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{131 0 0 0-12314 {}}} SUCCS {{259 0 0 0-13183 {}} {130 0 0 0-13191 {}}} CYCLES {}}
set a(0-13183) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-896 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-13182 {}} {130 0 0 0-12314 {}}} SUCCS {{259 0 0 0-13184 {}} {130 0 0 0-13191 {}}} CYCLES {}}
set a(0-13184) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-897 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-13183 {}} {130 0 0 0-12314 {}}} SUCCS {{258 0 0 0-13188 {}} {130 0 0 0-13191 {}}} CYCLES {}}
set a(0-13185) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-898 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{130 0 0 0-12314 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13186 {}} {130 0 0 0-13191 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13186) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#48 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-899 LOC {13 1.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{259 0 0 0-13185 {}} {130 0 0 0-12314 {}}} SUCCS {{259 0 0 0-13187 {}} {130 0 0 0-13191 {}}} CYCLES {}}
set a(0-13187) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-900 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-13186 {}} {130 0 0 0-12314 {}}} SUCCS {{259 0 0 0-13188 {}} {130 0 0 0-13191 {}}} CYCLES {}}
set a(0-13188) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-901 LOC {14 0.0 14 0.8687499999999999 14 0.8687499999999999 14 0.9999998749999999 14 0.9999998749999999} PREDS {{259 0 0 0-13187 {}} {258 0 0 0-13184 {}} {130 0 0 0-12314 {}}} SUCCS {{259 0 0 0-13189 {}} {130 0 0 0-13191 {}}} CYCLES {}}
set a(0-13189) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-902 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-13188 {}} {130 0 0 0-12314 {}}} SUCCS {{259 0 0 0-13190 {}} {130 0 0 0-13191 {}}} CYCLES {}}
set a(0-13190) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-903 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-13189 {}} {130 0 0 0-12314 {}}} SUCCS {{259 0 0 0-13191 {}}} CYCLES {}}
set a(0-13191) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-904 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-13190 {}} {130 0 0 0-13189 {}} {130 0 0 0-13188 {}} {130 0 0 0-13187 {}} {130 0 0 0-13186 {}} {130 0 0 0-13185 {}} {130 0 0 0-13184 {}} {130 0 0 0-13183 {}} {130 0 0 0-13182 {}} {130 0 0 0-12314 {}}} SUCCS {{128 0 0 0-13200 {}} {64 0 0 0-12315 {}}} CYCLES {}}
set a(0-13192) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-905 LOC {0 1.0 12 0.0 12 0.0 12 0.0 13 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13193 {}} {130 0 0 0-12315 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13193) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#49 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-906 LOC {0 1.0 12 0.0 12 0.0 13 0.19218444999999998} PREDS {{259 0 0 0-13192 {}}} SUCCS {{259 0 0 0-13194 {}} {130 0 0 0-12315 {}}} CYCLES {}}
set a(0-13194) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-907 LOC {0 1.0 12 0.19218444999999998 12 0.19218444999999998 13 0.19218444999999998} PREDS {{259 0 0 0-13193 {}}} SUCCS {{259 0 0 0-13195 {}} {130 0 0 0-12315 {}}} CYCLES {}}
set a(0-13195) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-908 LOC {1 0.18687499999999999 12 0.19218444999999998 12 0.19218444999999998 12 0.6562499275 13 0.6562499275} PREDS {{259 0 0 0-13194 {}} {258 0 0 0-12622 {}}} SUCCS {{259 0 0 0-13196 {}} {258 0 0 0-13198 {}} {130 0 0 0-12315 {}}} CYCLES {}}
set a(0-13196) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#36 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-909 LOC {1 0.6509406 12 0.6562500499999999 12 0.6562500499999999 13 0.6562500499999999} PREDS {{259 0 0 0-13195 {}}} SUCCS {{259 0 2.250 0-13197 {}} {130 0 0 0-12315 {}}} CYCLES {}}
set a(0-13197) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-910 LOC {1 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 2.250 0-13196 {}}} SUCCS {{258 0 0 0-12315 {}}} CYCLES {}}
set a(0-13198) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-911 LOC {1 0.6509406 12 0.6562500499999999 12 0.6562500499999999 13 0.6562500499999999} PREDS {{258 0 0 0-13195 {}}} SUCCS {{259 0 2.250 0-13199 {}} {130 0 0 0-12315 {}}} CYCLES {}}
set a(0-13199) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-912 LOC {1 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 2.250 0-13198 {}}} SUCCS {{258 0 0 0-12315 {}}} CYCLES {}}
set a(0-13200) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#13(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-913 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-13191 {}} {772 0 0 0-12315 {}}} SUCCS {{259 0 0 0-12315 {}}} CYCLES {}}
set a(0-13201) {AREA_SCORE {} NAME mult:res:asn(mult:res#13.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-914 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-13234 {}}} CYCLES {}}
set a(0-13202) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-915 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{774 0 0 0-13256 {}}} SUCCS {{259 0 0 0-13203 {}} {130 0 0 0-13255 {}} {256 0 0 0-13256 {}}} CYCLES {}}
set a(0-13203) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-2) TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-916 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-13202 {}}} SUCCS {{258 0 0 0-13207 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13204) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-917 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {} SUCCS {{259 0 0 0-13205 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13205) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#50 TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-918 LOC {0 1.0 1 0.0 1 0.0 5 0.43687499999999996} PREDS {{259 0 0 0-13204 {}}} SUCCS {{259 0 0 0-13206 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13206) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-919 LOC {0 1.0 1 0.43687499999999996 1 0.43687499999999996 5 0.43687499999999996} PREDS {{259 0 0 0-13205 {}}} SUCCS {{259 0 0 0-13207 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13207) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.01 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-920 LOC {1 0.0 1 0.43687499999999996 1 0.43687499999999996 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-13206 {}} {258 0 0 0-13203 {}}} SUCCS {{258 0 0 0-13210 {}} {258 0 0 0-13242 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13208) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-921 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-13256 {}}} SUCCS {{259 0 0 0-13209 {}} {130 0 0 0-13255 {}} {256 0 0 0-13256 {}}} CYCLES {}}
set a(0-13209) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(1-0)#1 TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-922 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-13208 {}}} SUCCS {{259 0 0 0-13210 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13210) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-923 LOC {1 0.125625 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-13209 {}} {258 0 0 0-13207 {}}} SUCCS {{259 0 3.000 0-13211 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13211) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-924 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-13210 {}} {774 0 3.000 0-13250 {}} {774 0 3.000 0-13243 {}}} SUCCS {{258 0 0 0-13235 {}} {256 0 0 0-13243 {}} {258 0 0 0-13245 {}} {256 0 0 0-13250 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13212) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-925 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13213 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13213) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#51 TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-926 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-13212 {}}} SUCCS {{259 0 0 0-13214 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13214) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-927 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-13213 {}}} SUCCS {{258 0 0 0-13216 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13215) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-928 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13216 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13216) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.03 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-929 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-13215 {}} {258 0 0 0-13214 {}}} SUCCS {{258 0 0 0-13219 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13217) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-930 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-13256 {}}} SUCCS {{259 0 0 0-13218 {}} {130 0 0 0-13255 {}} {256 0 0 0-13256 {}}} CYCLES {}}
set a(0-13218) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-0) TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-931 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-13217 {}}} SUCCS {{259 0 0 0-13219 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13219) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-932 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-13218 {}} {258 0 0 0-13216 {}}} SUCCS {{259 0 3.000 0-13220 {}} {258 0 3.000 0-13250 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13220) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-933 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-13219 {}} {774 0 3.000 0-13250 {}} {774 0 3.000 0-13243 {}}} SUCCS {{259 0 0 0-13221 {}} {258 0 0 0-13222 {}} {256 0 0 0-13243 {}} {256 0 0 0-13250 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13221) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-13:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-934 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-13220 {}}} SUCCS {{258 0 0 0-13226 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13222) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-13:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-935 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-13220 {}}} SUCCS {{259 0 0 0-13223 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13223) {AREA_SCORE {} NAME COMP_LOOP-13:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-936 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-13222 {}}} SUCCS {{259 0 0 0-13224 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13224) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-13:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-937 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-13223 {}}} SUCCS {{259 0 0 0-13225 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13225) {AREA_SCORE {} NAME COMP_LOOP-13:mult:z_:not TYPE NOT PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-938 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-13224 {}}} SUCCS {{259 0 0 0-13226 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13226) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-13:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-939 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-13225 {}} {258 0 0 0-13221 {}}} SUCCS {{259 0 0 0-13227 {}} {258 0 0 0-13233 {}} {258 0 0 0-13234 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13227) {AREA_SCORE {} NAME mult:if:conc#12 TYPE CONCATENATE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-940 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-13226 {}}} SUCCS {{258 0 0 0-13229 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13228) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:not#1 TYPE NOT PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-941 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-13229 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13229) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#12 TYPE ACCU DELAY {1.38 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-942 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-13228 {}} {258 0 0 0-13227 {}}} SUCCS {{259 0 0 0-13230 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13230) {AREA_SCORE {} NAME COMP_LOOP-13:mult:slc()(32) TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-943 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13229 {}}} SUCCS {{259 0 0 0-13231 {}} {258 0 0 0-13234 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13231) {AREA_SCORE {} NAME COMP_LOOP-13:mult:sel TYPE SELECT PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-944 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13230 {}}} SUCCS {{146 0 0 0-13232 {}} {146 0 0 0-13233 {}}} CYCLES {}}
set a(0-13232) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:not#2 TYPE NOT PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-945 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-13231 {}}} SUCCS {{259 0 0 0-13233 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13233) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-13:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-946 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-13232 {}} {146 0 0 0-13231 {}} {258 0 0 0-13226 {}}} SUCCS {{259 0 0 0-13234 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13234) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#12 TYPE MUX DELAY {0.08 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-947 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-13233 {}} {258 0 0 0-13230 {}} {258 0 0 0-13226 {}} {258 0 0 0-13201 {}}} SUCCS {{259 0 0 0-13235 {}} {258 0 0 0-13244 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13235) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-948 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-13234 {}} {258 0 0 0-13211 {}}} SUCCS {{259 0 0 0-13236 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13236) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-949 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-13235 {}} {128 0 0 0-13238 {}}} SUCCS {{258 0 0 0-13238 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13237) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-950 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-13238 {}}} SUCCS {{259 0 0 0-13238 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13238) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-951 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13237 {}} {258 0 0 0-13236 {}}} SUCCS {{128 0 0 0-13236 {}} {128 0 0 0-13237 {}} {259 0 0 0-13239 {}}} CYCLES {}}
set a(0-13239) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-952 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13238 {}}} SUCCS {{258 0 3.000 0-13243 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13240) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-953 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-13256 {}}} SUCCS {{259 0 0 0-13241 {}} {130 0 0 0-13255 {}} {256 0 0 0-13256 {}}} CYCLES {}}
set a(0-13241) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(1-0) TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-954 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-13240 {}}} SUCCS {{259 0 0 0-13242 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13242) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-955 LOC {1 0.125625 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13241 {}} {258 0 0 0-13207 {}}} SUCCS {{259 0 3.000 0-13243 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13243) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-956 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13243 {}} {259 0 3.000 0-13242 {}} {258 0 3.000 0-13239 {}} {256 0 0 0-13220 {}} {256 0 0 0-13211 {}} {774 0 0 0-13250 {}}} SUCCS {{774 0 3.000 0-13211 {}} {774 0 3.000 0-13220 {}} {774 0 0 0-13243 {}} {258 0 0 0-13250 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13244) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-957 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-13234 {}}} SUCCS {{259 0 0 0-13245 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13245) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-958 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-13244 {}} {258 0 0 0-13211 {}}} SUCCS {{259 0 0 0-13246 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13246) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-959 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-13245 {}} {128 0 0 0-13248 {}}} SUCCS {{258 0 0 0-13248 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13247) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-960 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-13248 {}}} SUCCS {{259 0 0 0-13248 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13248) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-961 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-13247 {}} {258 0 0 0-13246 {}}} SUCCS {{128 0 0 0-13246 {}} {128 0 0 0-13247 {}} {259 0 0 0-13249 {}}} CYCLES {}}
set a(0-13249) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-962 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-13248 {}}} SUCCS {{259 0 3.000 0-13250 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13250) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-963 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-13250 {}} {259 0 3.000 0-13249 {}} {258 0 0 0-13243 {}} {256 0 0 0-13220 {}} {258 0 3.000 0-13219 {}} {256 0 0 0-13211 {}}} SUCCS {{774 0 3.000 0-13211 {}} {774 0 3.000 0-13220 {}} {774 0 0 0-13243 {}} {774 0 0 0-13250 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13251) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-964 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-13256 {}}} SUCCS {{259 0 0 0-13252 {}} {130 0 0 0-13255 {}} {256 0 0 0-13256 {}}} CYCLES {}}
set a(0-13252) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-0)#1 TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-965 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-13251 {}}} SUCCS {{259 0 0 0-13253 {}} {130 0 0 0-13255 {}}} CYCLES {}}
set a(0-13253) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-966 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-13252 {}}} SUCCS {{259 0 0 0-13254 {}} {130 0 0 0-13255 {}} {258 0 0 0-13256 {}}} CYCLES {}}
set a(0-13254) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(10) TYPE READSLICE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-967 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13253 {}}} SUCCS {{259 0 0 0-13255 {}}} CYCLES {}}
set a(0-13255) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12315 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-968 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13254 {}} {130 0 0 0-13253 {}} {130 0 0 0-13252 {}} {130 0 0 0-13251 {}} {130 0 0 0-13250 {}} {130 0 0 0-13249 {}} {130 0 0 0-13247 {}} {130 0 0 0-13246 {}} {130 0 0 0-13245 {}} {130 0 0 0-13244 {}} {130 0 0 0-13243 {}} {130 0 0 0-13242 {}} {130 0 0 0-13241 {}} {130 0 0 0-13240 {}} {130 0 0 0-13239 {}} {130 0 0 0-13237 {}} {130 0 0 0-13236 {}} {130 0 0 0-13235 {}} {130 0 0 0-13234 {}} {130 0 0 0-13233 {}} {130 0 0 0-13232 {}} {130 0 0 0-13230 {}} {130 0 0 0-13229 {}} {130 0 0 0-13228 {}} {130 0 0 0-13227 {}} {130 0 0 0-13226 {}} {130 0 0 0-13225 {}} {130 0 0 0-13224 {}} {130 0 0 0-13223 {}} {130 0 0 0-13222 {}} {130 0 0 0-13221 {}} {130 0 0 0-13220 {}} {130 0 0 0-13219 {}} {130 0 0 0-13218 {}} {130 0 0 0-13217 {}} {130 0 0 0-13216 {}} {130 0 0 0-13215 {}} {130 0 0 0-13214 {}} {130 0 0 0-13213 {}} {130 0 0 0-13212 {}} {130 0 0 0-13211 {}} {130 0 0 0-13210 {}} {130 0 0 0-13209 {}} {130 0 0 0-13208 {}} {130 0 0 0-13207 {}} {130 0 0 0-13206 {}} {130 0 0 0-13205 {}} {130 0 0 0-13204 {}} {130 0 0 0-13203 {}} {130 0 0 0-13202 {}}} SUCCS {{129 0 0 0-13256 {}}} CYCLES {}}
set a(0-13256) {AREA_SCORE {} NAME asn(VEC_LOOP:j#13(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12315 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-13256 {}} {129 0 0 0-13255 {}} {258 0 0 0-13253 {}} {256 0 0 0-13251 {}} {256 0 0 0-13240 {}} {256 0 0 0-13217 {}} {256 0 0 0-13208 {}} {256 0 0 0-13202 {}}} SUCCS {{774 0 0 0-13202 {}} {774 0 0 0-13208 {}} {774 0 0 0-13217 {}} {774 0 0 0-13240 {}} {774 0 0 0-13251 {}} {772 0 0 0-13256 {}}} CYCLES {}}
set a(0-12315) {CHI {0-13201 0-13202 0-13203 0-13204 0-13205 0-13206 0-13207 0-13208 0-13209 0-13210 0-13211 0-13212 0-13213 0-13214 0-13215 0-13216 0-13217 0-13218 0-13219 0-13220 0-13221 0-13222 0-13223 0-13224 0-13225 0-13226 0-13227 0-13228 0-13229 0-13230 0-13231 0-13232 0-13233 0-13234 0-13235 0-13236 0-13237 0-13238 0-13239 0-13240 0-13241 0-13242 0-13243 0-13244 0-13245 0-13246 0-13247 0-13248 0-13249 0-13250 0-13251 0-13252 0-13253 0-13254 0-13255 0-13256} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-969 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-13200 {}} {258 0 0 0-13199 {}} {130 0 0 0-13198 {}} {258 0 0 0-13197 {}} {130 0 0 0-13196 {}} {130 0 0 0-13195 {}} {130 0 0 0-13194 {}} {130 0 0 0-13193 {}} {130 0 0 0-13192 {}} {64 0 0 0-13191 {}} {64 0 0 0-12314 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-13200 {}} {131 0 0 0-13257 {}} {130 0 0 0-13258 {}} {130 0 0 0-13259 {}} {130 0 0 0-13260 {}} {130 0 0 0-13261 {}} {130 0 0 0-13262 {}} {130 0 0 0-13263 {}} {130 0 0 0-13264 {}} {130 0 0 0-13265 {}} {130 0 0 0-13266 {}} {64 0 0 0-12316 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13257) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-970 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{131 0 0 0-12315 {}}} SUCCS {{259 0 0 0-13258 {}} {130 0 0 0-13266 {}}} CYCLES {}}
set a(0-13258) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-971 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-13257 {}} {130 0 0 0-12315 {}}} SUCCS {{259 0 0 0-13259 {}} {130 0 0 0-13266 {}}} CYCLES {}}
set a(0-13259) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-972 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-13258 {}} {130 0 0 0-12315 {}}} SUCCS {{258 0 0 0-13263 {}} {130 0 0 0-13266 {}}} CYCLES {}}
set a(0-13260) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-973 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{130 0 0 0-12315 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13261 {}} {130 0 0 0-13266 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13261) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#52 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-974 LOC {14 1.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{259 0 0 0-13260 {}} {130 0 0 0-12315 {}}} SUCCS {{259 0 0 0-13262 {}} {130 0 0 0-13266 {}}} CYCLES {}}
set a(0-13262) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-975 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-13261 {}} {130 0 0 0-12315 {}}} SUCCS {{259 0 0 0-13263 {}} {130 0 0 0-13266 {}}} CYCLES {}}
set a(0-13263) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-976 LOC {15 0.0 15 0.8687499999999999 15 0.8687499999999999 15 0.9999998749999999 15 0.9999998749999999} PREDS {{259 0 0 0-13262 {}} {258 0 0 0-13259 {}} {130 0 0 0-12315 {}}} SUCCS {{259 0 0 0-13264 {}} {130 0 0 0-13266 {}}} CYCLES {}}
set a(0-13264) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-977 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-13263 {}} {130 0 0 0-12315 {}}} SUCCS {{259 0 0 0-13265 {}} {130 0 0 0-13266 {}}} CYCLES {}}
set a(0-13265) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-978 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-13264 {}} {130 0 0 0-12315 {}}} SUCCS {{259 0 0 0-13266 {}}} CYCLES {}}
set a(0-13266) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-979 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-13265 {}} {130 0 0 0-13264 {}} {130 0 0 0-13263 {}} {130 0 0 0-13262 {}} {130 0 0 0-13261 {}} {130 0 0 0-13260 {}} {130 0 0 0-13259 {}} {130 0 0 0-13258 {}} {130 0 0 0-13257 {}} {130 0 0 0-12315 {}}} SUCCS {{128 0 0 0-13273 {}} {64 0 0 0-12316 {}}} CYCLES {}}
set a(0-13267) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-980 LOC {0 1.0 13 0.0 13 0.0 13 0.0 14 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13268 {}} {130 0 0 0-12316 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13268) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#53 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-981 LOC {0 1.0 13 0.0 13 0.0 14 0.19218444999999998} PREDS {{259 0 0 0-13267 {}}} SUCCS {{259 0 0 0-13269 {}} {130 0 0 0-12316 {}}} CYCLES {}}
set a(0-13269) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-982 LOC {0 1.0 13 0.19218444999999998 13 0.19218444999999998 14 0.19218444999999998} PREDS {{259 0 0 0-13268 {}}} SUCCS {{259 0 0 0-13270 {}} {130 0 0 0-12316 {}}} CYCLES {}}
set a(0-13270) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-983 LOC {1 0.18687499999999999 13 0.19218444999999998 13 0.19218444999999998 13 0.6562499275 14 0.6562499275} PREDS {{259 0 0 0-13269 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-13271 {}} {258 0 2.250 0-13272 {}} {130 0 0 0-12316 {}}} CYCLES {}}
set a(0-13271) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-984 LOC {1 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 2.250 0-13270 {}}} SUCCS {{258 0 0 0-12316 {}}} CYCLES {}}
set a(0-13272) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-985 LOC {1 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{258 0 2.250 0-13270 {}}} SUCCS {{258 0 0 0-12316 {}}} CYCLES {}}
set a(0-13273) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#14(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-986 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-13266 {}} {772 0 0 0-12316 {}}} SUCCS {{259 0 0 0-12316 {}}} CYCLES {}}
set a(0-13274) {AREA_SCORE {} NAME mult:res:asn(mult:res#14.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-987 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-13304 {}}} CYCLES {}}
set a(0-13275) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-988 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-13323 {}}} SUCCS {{259 0 0 0-13276 {}} {130 0 0 0-13322 {}} {256 0 0 0-13323 {}}} CYCLES {}}
set a(0-13276) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0) TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-989 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-13275 {}}} SUCCS {{258 0 0 0-13280 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13277) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-990 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-13278 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13278) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#54 TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-991 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-13277 {}}} SUCCS {{259 0 0 0-13279 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13279) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-992 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-13278 {}}} SUCCS {{259 0 0 0-13280 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13280) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-993 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-13279 {}} {258 0 0 0-13276 {}}} SUCCS {{259 0 3.000 0-13281 {}} {258 0 3.000 0-13310 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13281) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-994 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-13280 {}} {774 0 3.000 0-13317 {}} {774 0 3.000 0-13310 {}}} SUCCS {{258 0 0 0-13305 {}} {256 0 0 0-13310 {}} {258 0 0 0-13312 {}} {256 0 0 0-13317 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13282) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-995 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13283 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13283) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#55 TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-996 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-13282 {}}} SUCCS {{259 0 0 0-13284 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13284) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-997 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-13283 {}}} SUCCS {{258 0 0 0-13286 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13285) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-998 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13286 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13286) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.03 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-999 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-13285 {}} {258 0 0 0-13284 {}}} SUCCS {{258 0 0 0-13289 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13287) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1000 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-13323 {}}} SUCCS {{259 0 0 0-13288 {}} {130 0 0 0-13322 {}} {256 0 0 0-13323 {}}} CYCLES {}}
set a(0-13288) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0)#1 TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1001 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-13287 {}}} SUCCS {{259 0 0 0-13289 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13289) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1002 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-13288 {}} {258 0 0 0-13286 {}}} SUCCS {{259 0 3.000 0-13290 {}} {258 0 3.000 0-13317 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13290) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1003 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-13289 {}} {774 0 3.000 0-13317 {}} {774 0 3.000 0-13310 {}}} SUCCS {{259 0 0 0-13291 {}} {258 0 0 0-13292 {}} {256 0 0 0-13310 {}} {256 0 0 0-13317 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13291) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-14:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1004 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-13290 {}}} SUCCS {{258 0 0 0-13296 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13292) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-14:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1005 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-13290 {}}} SUCCS {{259 0 0 0-13293 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13293) {AREA_SCORE {} NAME COMP_LOOP-14:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1006 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-13292 {}}} SUCCS {{259 0 0 0-13294 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13294) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-14:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1007 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-13293 {}}} SUCCS {{259 0 0 0-13295 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13295) {AREA_SCORE {} NAME COMP_LOOP-14:mult:z_:not TYPE NOT PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1008 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-13294 {}}} SUCCS {{259 0 0 0-13296 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13296) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-14:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1009 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-13295 {}} {258 0 0 0-13291 {}}} SUCCS {{259 0 0 0-13297 {}} {258 0 0 0-13303 {}} {258 0 0 0-13304 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13297) {AREA_SCORE {} NAME mult:if:conc#13 TYPE CONCATENATE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1010 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-13296 {}}} SUCCS {{258 0 0 0-13299 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13298) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:not#1 TYPE NOT PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1011 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-13299 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13299) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#13 TYPE ACCU DELAY {1.38 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1012 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-13298 {}} {258 0 0 0-13297 {}}} SUCCS {{259 0 0 0-13300 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13300) {AREA_SCORE {} NAME COMP_LOOP-14:mult:slc()(32) TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1013 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13299 {}}} SUCCS {{259 0 0 0-13301 {}} {258 0 0 0-13304 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13301) {AREA_SCORE {} NAME COMP_LOOP-14:mult:sel TYPE SELECT PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1014 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13300 {}}} SUCCS {{146 0 0 0-13302 {}} {146 0 0 0-13303 {}}} CYCLES {}}
set a(0-13302) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:not#2 TYPE NOT PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1015 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-13301 {}}} SUCCS {{259 0 0 0-13303 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13303) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-14:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1016 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-13302 {}} {146 0 0 0-13301 {}} {258 0 0 0-13296 {}}} SUCCS {{259 0 0 0-13304 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13304) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#13 TYPE MUX DELAY {0.08 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1017 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-13303 {}} {258 0 0 0-13300 {}} {258 0 0 0-13296 {}} {258 0 0 0-13274 {}}} SUCCS {{259 0 0 0-13305 {}} {258 0 0 0-13311 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13305) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1018 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-13304 {}} {258 0 0 0-13281 {}}} SUCCS {{259 0 0 0-13306 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13306) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1019 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-13305 {}} {128 0 0 0-13308 {}}} SUCCS {{258 0 0 0-13308 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13307) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1020 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-13308 {}}} SUCCS {{259 0 0 0-13308 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13308) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1021 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13307 {}} {258 0 0 0-13306 {}}} SUCCS {{128 0 0 0-13306 {}} {128 0 0 0-13307 {}} {259 0 0 0-13309 {}}} CYCLES {}}
set a(0-13309) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1022 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13308 {}}} SUCCS {{259 0 3.000 0-13310 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13310) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1023 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13310 {}} {259 0 3.000 0-13309 {}} {256 0 0 0-13290 {}} {256 0 0 0-13281 {}} {258 0 3.000 0-13280 {}} {774 0 0 0-13317 {}}} SUCCS {{774 0 3.000 0-13281 {}} {774 0 3.000 0-13290 {}} {774 0 0 0-13310 {}} {258 0 0 0-13317 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13311) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1024 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-13304 {}}} SUCCS {{259 0 0 0-13312 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13312) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1025 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-13311 {}} {258 0 0 0-13281 {}}} SUCCS {{259 0 0 0-13313 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13313) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1026 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-13312 {}} {128 0 0 0-13315 {}}} SUCCS {{258 0 0 0-13315 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13314) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1027 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-13315 {}}} SUCCS {{259 0 0 0-13315 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13315) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1028 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-13314 {}} {258 0 0 0-13313 {}}} SUCCS {{128 0 0 0-13313 {}} {128 0 0 0-13314 {}} {259 0 0 0-13316 {}}} CYCLES {}}
set a(0-13316) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1029 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-13315 {}}} SUCCS {{259 0 3.000 0-13317 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13317) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1030 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-13317 {}} {259 0 3.000 0-13316 {}} {258 0 0 0-13310 {}} {256 0 0 0-13290 {}} {258 0 3.000 0-13289 {}} {256 0 0 0-13281 {}}} SUCCS {{774 0 3.000 0-13281 {}} {774 0 3.000 0-13290 {}} {774 0 0 0-13310 {}} {774 0 0 0-13317 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13318) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1031 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-13323 {}}} SUCCS {{259 0 0 0-13319 {}} {130 0 0 0-13322 {}} {256 0 0 0-13323 {}}} CYCLES {}}
set a(0-13319) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0)#2 TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1032 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-13318 {}}} SUCCS {{259 0 0 0-13320 {}} {130 0 0 0-13322 {}}} CYCLES {}}
set a(0-13320) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1033 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-13319 {}}} SUCCS {{259 0 0 0-13321 {}} {130 0 0 0-13322 {}} {258 0 0 0-13323 {}}} CYCLES {}}
set a(0-13321) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(10) TYPE READSLICE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1034 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13320 {}}} SUCCS {{259 0 0 0-13322 {}}} CYCLES {}}
set a(0-13322) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12316 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1035 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13321 {}} {130 0 0 0-13320 {}} {130 0 0 0-13319 {}} {130 0 0 0-13318 {}} {130 0 0 0-13317 {}} {130 0 0 0-13316 {}} {130 0 0 0-13314 {}} {130 0 0 0-13313 {}} {130 0 0 0-13312 {}} {130 0 0 0-13311 {}} {130 0 0 0-13310 {}} {130 0 0 0-13309 {}} {130 0 0 0-13307 {}} {130 0 0 0-13306 {}} {130 0 0 0-13305 {}} {130 0 0 0-13304 {}} {130 0 0 0-13303 {}} {130 0 0 0-13302 {}} {130 0 0 0-13300 {}} {130 0 0 0-13299 {}} {130 0 0 0-13298 {}} {130 0 0 0-13297 {}} {130 0 0 0-13296 {}} {130 0 0 0-13295 {}} {130 0 0 0-13294 {}} {130 0 0 0-13293 {}} {130 0 0 0-13292 {}} {130 0 0 0-13291 {}} {130 0 0 0-13290 {}} {130 0 0 0-13289 {}} {130 0 0 0-13288 {}} {130 0 0 0-13287 {}} {130 0 0 0-13286 {}} {130 0 0 0-13285 {}} {130 0 0 0-13284 {}} {130 0 0 0-13283 {}} {130 0 0 0-13282 {}} {130 0 0 0-13281 {}} {130 0 0 0-13280 {}} {130 0 0 0-13279 {}} {130 0 0 0-13278 {}} {130 0 0 0-13277 {}} {130 0 0 0-13276 {}} {130 0 0 0-13275 {}}} SUCCS {{129 0 0 0-13323 {}}} CYCLES {}}
set a(0-13323) {AREA_SCORE {} NAME asn(VEC_LOOP:j#14(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12316 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-13323 {}} {129 0 0 0-13322 {}} {258 0 0 0-13320 {}} {256 0 0 0-13318 {}} {256 0 0 0-13287 {}} {256 0 0 0-13275 {}}} SUCCS {{774 0 0 0-13275 {}} {774 0 0 0-13287 {}} {774 0 0 0-13318 {}} {772 0 0 0-13323 {}}} CYCLES {}}
set a(0-12316) {CHI {0-13274 0-13275 0-13276 0-13277 0-13278 0-13279 0-13280 0-13281 0-13282 0-13283 0-13284 0-13285 0-13286 0-13287 0-13288 0-13289 0-13290 0-13291 0-13292 0-13293 0-13294 0-13295 0-13296 0-13297 0-13298 0-13299 0-13300 0-13301 0-13302 0-13303 0-13304 0-13305 0-13306 0-13307 0-13308 0-13309 0-13310 0-13311 0-13312 0-13313 0-13314 0-13315 0-13316 0-13317 0-13318 0-13319 0-13320 0-13321 0-13322 0-13323} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1036 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-13273 {}} {258 0 0 0-13272 {}} {258 0 0 0-13271 {}} {130 0 0 0-13270 {}} {130 0 0 0-13269 {}} {130 0 0 0-13268 {}} {130 0 0 0-13267 {}} {64 0 0 0-13266 {}} {64 0 0 0-12315 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-13273 {}} {131 0 0 0-13324 {}} {130 0 0 0-13325 {}} {130 0 0 0-13326 {}} {130 0 0 0-13327 {}} {130 0 0 0-13328 {}} {130 0 0 0-13329 {}} {130 0 0 0-13330 {}} {130 0 0 0-13331 {}} {130 0 0 0-13332 {}} {130 0 0 0-13333 {}} {64 0 0 0-12317 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13324) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1037 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{131 0 0 0-12316 {}}} SUCCS {{259 0 0 0-13325 {}} {130 0 0 0-13333 {}}} CYCLES {}}
set a(0-13325) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1038 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-13324 {}} {130 0 0 0-12316 {}}} SUCCS {{259 0 0 0-13326 {}} {130 0 0 0-13333 {}}} CYCLES {}}
set a(0-13326) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1039 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-13325 {}} {130 0 0 0-12316 {}}} SUCCS {{258 0 0 0-13330 {}} {130 0 0 0-13333 {}}} CYCLES {}}
set a(0-13327) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1040 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{130 0 0 0-12316 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13328 {}} {130 0 0 0-13333 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13328) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#56 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1041 LOC {15 1.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{259 0 0 0-13327 {}} {130 0 0 0-12316 {}}} SUCCS {{259 0 0 0-13329 {}} {130 0 0 0-13333 {}}} CYCLES {}}
set a(0-13329) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1042 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-13328 {}} {130 0 0 0-12316 {}}} SUCCS {{259 0 0 0-13330 {}} {130 0 0 0-13333 {}}} CYCLES {}}
set a(0-13330) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1043 LOC {16 0.0 16 0.8687499999999999 16 0.8687499999999999 16 0.9999998749999999 16 0.9999998749999999} PREDS {{259 0 0 0-13329 {}} {258 0 0 0-13326 {}} {130 0 0 0-12316 {}}} SUCCS {{259 0 0 0-13331 {}} {130 0 0 0-13333 {}}} CYCLES {}}
set a(0-13331) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1044 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-13330 {}} {130 0 0 0-12316 {}}} SUCCS {{259 0 0 0-13332 {}} {130 0 0 0-13333 {}}} CYCLES {}}
set a(0-13332) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1045 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-13331 {}} {130 0 0 0-12316 {}}} SUCCS {{259 0 0 0-13333 {}}} CYCLES {}}
set a(0-13333) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1046 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-13332 {}} {130 0 0 0-13331 {}} {130 0 0 0-13330 {}} {130 0 0 0-13329 {}} {130 0 0 0-13328 {}} {130 0 0 0-13327 {}} {130 0 0 0-13326 {}} {130 0 0 0-13325 {}} {130 0 0 0-13324 {}} {130 0 0 0-12316 {}}} SUCCS {{128 0 0 0-13342 {}} {64 0 0 0-12317 {}}} CYCLES {}}
set a(0-13334) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1047 LOC {0 1.0 14 0.0 14 0.0 14 0.0 15 0.19218444999999998} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13335 {}} {130 0 0 0-12317 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13335) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#57 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1048 LOC {0 1.0 14 0.0 14 0.0 15 0.19218444999999998} PREDS {{259 0 0 0-13334 {}}} SUCCS {{259 0 0 0-13336 {}} {130 0 0 0-12317 {}}} CYCLES {}}
set a(0-13336) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1049 LOC {0 1.0 14 0.19218444999999998 14 0.19218444999999998 15 0.19218444999999998} PREDS {{259 0 0 0-13335 {}}} SUCCS {{259 0 0 0-13337 {}} {130 0 0 0-12317 {}}} CYCLES {}}
set a(0-13337) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1050 LOC {1 0.18687499999999999 14 0.19218444999999998 14 0.19218444999999998 14 0.6562499275 15 0.6562499275} PREDS {{259 0 0 0-13336 {}} {258 0 0 0-12479 {}}} SUCCS {{259 0 0 0-13338 {}} {258 0 0 0-13340 {}} {130 0 0 0-12317 {}}} CYCLES {}}
set a(0-13338) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#37 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1051 LOC {1 0.6509406 14 0.6562500499999999 14 0.6562500499999999 15 0.6562500499999999} PREDS {{259 0 0 0-13337 {}}} SUCCS {{259 0 2.250 0-13339 {}} {130 0 0 0-12317 {}}} CYCLES {}}
set a(0-13339) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1052 LOC {1 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 2.250 0-13338 {}}} SUCCS {{258 0 0 0-12317 {}}} CYCLES {}}
set a(0-13340) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1053 LOC {1 0.6509406 14 0.6562500499999999 14 0.6562500499999999 15 0.6562500499999999} PREDS {{258 0 0 0-13337 {}}} SUCCS {{259 0 2.250 0-13341 {}} {130 0 0 0-12317 {}}} CYCLES {}}
set a(0-13341) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1054 LOC {1 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 2.250 0-13340 {}}} SUCCS {{258 0 0 0-12317 {}}} CYCLES {}}
set a(0-13342) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#15(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1055 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-13333 {}} {772 0 0 0-12317 {}}} SUCCS {{259 0 0 0-12317 {}}} CYCLES {}}
set a(0-13343) {AREA_SCORE {} NAME mult:res:asn(mult:res#15.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1056 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-13376 {}}} CYCLES {}}
set a(0-13344) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1057 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {{774 0 0 0-13398 {}}} SUCCS {{259 0 0 0-13345 {}} {130 0 0 0-13397 {}} {256 0 0 0-13398 {}}} CYCLES {}}
set a(0-13345) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-1) TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1058 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-13344 {}}} SUCCS {{258 0 0 0-13349 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13346) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1059 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.435} PREDS {} SUCCS {{259 0 0 0-13347 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13347) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#58 TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1060 LOC {0 1.0 1 0.0 1 0.0 5 0.435} PREDS {{259 0 0 0-13346 {}}} SUCCS {{259 0 0 0-13348 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13348) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1061 LOC {0 1.0 1 0.435 1 0.435 5 0.435} PREDS {{259 0 0 0-13347 {}}} SUCCS {{259 0 0 0-13349 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13349) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 2 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.02 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1062 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-13348 {}} {258 0 0 0-13345 {}}} SUCCS {{258 0 0 0-13352 {}} {258 0 0 0-13384 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13350) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1063 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-13398 {}}} SUCCS {{259 0 0 0-13351 {}} {130 0 0 0-13397 {}} {256 0 0 0-13398 {}}} CYCLES {}}
set a(0-13351) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(0)#1 TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1064 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-13350 {}}} SUCCS {{259 0 0 0-13352 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13352) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1065 LOC {1 0.1275 1 0.5625 1 0.5625 5 0.5625} PREDS {{259 0 0 0-13351 {}} {258 0 0 0-13349 {}}} SUCCS {{259 0 3.000 0-13353 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13353) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1066 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-13352 {}} {774 0 3.000 0-13392 {}} {774 0 3.000 0-13385 {}}} SUCCS {{258 0 0 0-13377 {}} {256 0 0 0-13385 {}} {258 0 0 0-13387 {}} {256 0 0 0-13392 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13354) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1067 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13355 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13355) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#59 TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1068 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-13354 {}}} SUCCS {{259 0 0 0-13356 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13356) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1069 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-13355 {}}} SUCCS {{258 0 0 0-13358 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13357) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1070 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13358 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13358) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.03 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1071 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-13357 {}} {258 0 0 0-13356 {}}} SUCCS {{258 0 0 0-13361 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13359) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1072 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-13398 {}}} SUCCS {{259 0 0 0-13360 {}} {130 0 0 0-13397 {}} {256 0 0 0-13398 {}}} CYCLES {}}
set a(0-13360) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-0) TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1073 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-13359 {}}} SUCCS {{259 0 0 0-13361 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13361) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1074 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-13360 {}} {258 0 0 0-13358 {}}} SUCCS {{259 0 3.000 0-13362 {}} {258 0 3.000 0-13392 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13362) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1075 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-13361 {}} {774 0 3.000 0-13392 {}} {774 0 3.000 0-13385 {}}} SUCCS {{259 0 0 0-13363 {}} {258 0 0 0-13364 {}} {256 0 0 0-13385 {}} {256 0 0 0-13392 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13363) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-15:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1076 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-13362 {}}} SUCCS {{258 0 0 0-13368 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13364) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-15:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1077 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-13362 {}}} SUCCS {{259 0 0 0-13365 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13365) {AREA_SCORE {} NAME COMP_LOOP-15:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1078 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-13364 {}}} SUCCS {{259 0 0 0-13366 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13366) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-15:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1079 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-13365 {}}} SUCCS {{259 0 0 0-13367 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13367) {AREA_SCORE {} NAME COMP_LOOP-15:mult:z_:not TYPE NOT PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1080 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-13366 {}}} SUCCS {{259 0 0 0-13368 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13368) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-15:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1081 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-13367 {}} {258 0 0 0-13363 {}}} SUCCS {{259 0 0 0-13369 {}} {258 0 0 0-13375 {}} {258 0 0 0-13376 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13369) {AREA_SCORE {} NAME mult:if:conc#14 TYPE CONCATENATE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1082 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-13368 {}}} SUCCS {{258 0 0 0-13371 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13370) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:not#1 TYPE NOT PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1083 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-13371 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13371) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#14 TYPE ACCU DELAY {1.38 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1084 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-13370 {}} {258 0 0 0-13369 {}}} SUCCS {{259 0 0 0-13372 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13372) {AREA_SCORE {} NAME COMP_LOOP-15:mult:slc()(32) TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1085 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13371 {}}} SUCCS {{259 0 0 0-13373 {}} {258 0 0 0-13376 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13373) {AREA_SCORE {} NAME COMP_LOOP-15:mult:sel TYPE SELECT PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1086 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13372 {}}} SUCCS {{146 0 0 0-13374 {}} {146 0 0 0-13375 {}}} CYCLES {}}
set a(0-13374) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:not#2 TYPE NOT PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1087 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-13373 {}}} SUCCS {{259 0 0 0-13375 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13375) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-15:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1088 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-13374 {}} {146 0 0 0-13373 {}} {258 0 0 0-13368 {}}} SUCCS {{259 0 0 0-13376 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13376) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#14 TYPE MUX DELAY {0.08 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1089 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-13375 {}} {258 0 0 0-13372 {}} {258 0 0 0-13368 {}} {258 0 0 0-13343 {}}} SUCCS {{259 0 0 0-13377 {}} {258 0 0 0-13386 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13377) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1090 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-13376 {}} {258 0 0 0-13353 {}}} SUCCS {{259 0 0 0-13378 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13378) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1091 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-13377 {}} {128 0 0 0-13380 {}}} SUCCS {{258 0 0 0-13380 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13379) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1092 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-13380 {}}} SUCCS {{259 0 0 0-13380 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13380) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1093 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13379 {}} {258 0 0 0-13378 {}}} SUCCS {{128 0 0 0-13378 {}} {128 0 0 0-13379 {}} {259 0 0 0-13381 {}}} CYCLES {}}
set a(0-13381) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1094 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13380 {}}} SUCCS {{258 0 3.000 0-13385 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13382) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1095 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.5625} PREDS {{774 0 0 0-13398 {}}} SUCCS {{259 0 0 0-13383 {}} {130 0 0 0-13397 {}} {256 0 0 0-13398 {}}} CYCLES {}}
set a(0-13383) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(0) TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1096 LOC {0 1.0 1 0.0 1 0.0 7 0.5625} PREDS {{259 0 0 0-13382 {}}} SUCCS {{259 0 0 0-13384 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13384) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1097 LOC {1 0.1275 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13383 {}} {258 0 0 0-13349 {}}} SUCCS {{259 0 3.000 0-13385 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13385) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1098 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13385 {}} {259 0 3.000 0-13384 {}} {258 0 3.000 0-13381 {}} {256 0 0 0-13362 {}} {256 0 0 0-13353 {}} {774 0 0 0-13392 {}}} SUCCS {{774 0 3.000 0-13353 {}} {774 0 3.000 0-13362 {}} {774 0 0 0-13385 {}} {258 0 0 0-13392 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13386) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1099 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-13376 {}}} SUCCS {{259 0 0 0-13387 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13387) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1100 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-13386 {}} {258 0 0 0-13353 {}}} SUCCS {{259 0 0 0-13388 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13388) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1101 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-13387 {}} {128 0 0 0-13390 {}}} SUCCS {{258 0 0 0-13390 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13389) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1102 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-13390 {}}} SUCCS {{259 0 0 0-13390 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13390) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1103 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-13389 {}} {258 0 0 0-13388 {}}} SUCCS {{128 0 0 0-13388 {}} {128 0 0 0-13389 {}} {259 0 0 0-13391 {}}} CYCLES {}}
set a(0-13391) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1104 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-13390 {}}} SUCCS {{259 0 3.000 0-13392 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1105 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-13392 {}} {259 0 3.000 0-13391 {}} {258 0 0 0-13385 {}} {256 0 0 0-13362 {}} {258 0 3.000 0-13361 {}} {256 0 0 0-13353 {}}} SUCCS {{774 0 3.000 0-13353 {}} {774 0 3.000 0-13362 {}} {774 0 0 0-13385 {}} {774 0 0 0-13392 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13393) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1106 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-13398 {}}} SUCCS {{259 0 0 0-13394 {}} {130 0 0 0-13397 {}} {256 0 0 0-13398 {}}} CYCLES {}}
set a(0-13394) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-0)#1 TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1107 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-13393 {}}} SUCCS {{259 0 0 0-13395 {}} {130 0 0 0-13397 {}}} CYCLES {}}
set a(0-13395) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1108 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-13394 {}}} SUCCS {{259 0 0 0-13396 {}} {130 0 0 0-13397 {}} {258 0 0 0-13398 {}}} CYCLES {}}
set a(0-13396) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(10) TYPE READSLICE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1109 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13395 {}}} SUCCS {{259 0 0 0-13397 {}}} CYCLES {}}
set a(0-13397) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12317 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1110 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13396 {}} {130 0 0 0-13395 {}} {130 0 0 0-13394 {}} {130 0 0 0-13393 {}} {130 0 0 0-13392 {}} {130 0 0 0-13391 {}} {130 0 0 0-13389 {}} {130 0 0 0-13388 {}} {130 0 0 0-13387 {}} {130 0 0 0-13386 {}} {130 0 0 0-13385 {}} {130 0 0 0-13384 {}} {130 0 0 0-13383 {}} {130 0 0 0-13382 {}} {130 0 0 0-13381 {}} {130 0 0 0-13379 {}} {130 0 0 0-13378 {}} {130 0 0 0-13377 {}} {130 0 0 0-13376 {}} {130 0 0 0-13375 {}} {130 0 0 0-13374 {}} {130 0 0 0-13372 {}} {130 0 0 0-13371 {}} {130 0 0 0-13370 {}} {130 0 0 0-13369 {}} {130 0 0 0-13368 {}} {130 0 0 0-13367 {}} {130 0 0 0-13366 {}} {130 0 0 0-13365 {}} {130 0 0 0-13364 {}} {130 0 0 0-13363 {}} {130 0 0 0-13362 {}} {130 0 0 0-13361 {}} {130 0 0 0-13360 {}} {130 0 0 0-13359 {}} {130 0 0 0-13358 {}} {130 0 0 0-13357 {}} {130 0 0 0-13356 {}} {130 0 0 0-13355 {}} {130 0 0 0-13354 {}} {130 0 0 0-13353 {}} {130 0 0 0-13352 {}} {130 0 0 0-13351 {}} {130 0 0 0-13350 {}} {130 0 0 0-13349 {}} {130 0 0 0-13348 {}} {130 0 0 0-13347 {}} {130 0 0 0-13346 {}} {130 0 0 0-13345 {}} {130 0 0 0-13344 {}}} SUCCS {{129 0 0 0-13398 {}}} CYCLES {}}
set a(0-13398) {AREA_SCORE {} NAME asn(VEC_LOOP:j#15(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12317 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-13398 {}} {129 0 0 0-13397 {}} {258 0 0 0-13395 {}} {256 0 0 0-13393 {}} {256 0 0 0-13382 {}} {256 0 0 0-13359 {}} {256 0 0 0-13350 {}} {256 0 0 0-13344 {}}} SUCCS {{774 0 0 0-13344 {}} {774 0 0 0-13350 {}} {774 0 0 0-13359 {}} {774 0 0 0-13382 {}} {774 0 0 0-13393 {}} {772 0 0 0-13398 {}}} CYCLES {}}
set a(0-12317) {CHI {0-13343 0-13344 0-13345 0-13346 0-13347 0-13348 0-13349 0-13350 0-13351 0-13352 0-13353 0-13354 0-13355 0-13356 0-13357 0-13358 0-13359 0-13360 0-13361 0-13362 0-13363 0-13364 0-13365 0-13366 0-13367 0-13368 0-13369 0-13370 0-13371 0-13372 0-13373 0-13374 0-13375 0-13376 0-13377 0-13378 0-13379 0-13380 0-13381 0-13382 0-13383 0-13384 0-13385 0-13386 0-13387 0-13388 0-13389 0-13390 0-13391 0-13392 0-13393 0-13394 0-13395 0-13396 0-13397 0-13398} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1111 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-13342 {}} {258 0 0 0-13341 {}} {130 0 0 0-13340 {}} {258 0 0 0-13339 {}} {130 0 0 0-13338 {}} {130 0 0 0-13337 {}} {130 0 0 0-13336 {}} {130 0 0 0-13335 {}} {130 0 0 0-13334 {}} {64 0 0 0-13333 {}} {64 0 0 0-12316 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-13342 {}} {131 0 0 0-13399 {}} {130 0 0 0-13400 {}} {130 0 0 0-13401 {}} {130 0 0 0-13402 {}} {130 0 0 0-13403 {}} {130 0 0 0-13404 {}} {130 0 0 0-13405 {}} {130 0 0 0-13406 {}} {130 0 0 0-13407 {}} {64 0 0 0-12318 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13399) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-5) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1112 LOC {16 1.0 17 0.87625 17 0.87625 17 0.87625} PREDS {{131 0 0 0-12317 {}}} SUCCS {{259 0 0 0-13400 {}} {130 0 0 0-13407 {}}} CYCLES {}}
set a(0-13400) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1113 LOC {16 1.0 17 0.87625 17 0.87625 17 0.87625} PREDS {{259 0 0 0-13399 {}} {130 0 0 0-12317 {}}} SUCCS {{259 0 0 0-13401 {}} {130 0 0 0-13407 {}}} CYCLES {}}
set a(0-13401) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1114 LOC {16 1.0 17 0.87625 17 0.87625 17 0.87625} PREDS {{259 0 0 0-13400 {}} {130 0 0 0-12317 {}}} SUCCS {{258 0 0 0-13404 {}} {130 0 0 0-13407 {}}} CYCLES {}}
set a(0-13402) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1115 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.87625} PREDS {{130 0 0 0-12317 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13403 {}} {130 0 0 0-13407 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13403) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#60 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1116 LOC {16 1.0 17 0.0 17 0.0 17 0.87625} PREDS {{259 0 0 0-13402 {}} {130 0 0 0-12317 {}}} SUCCS {{259 0 0 0-13404 {}} {130 0 0 0-13407 {}}} CYCLES {}}
set a(0-13404) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {0.99 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1117 LOC {17 0.0 17 0.87625 17 0.87625 17 0.999999875 17 0.999999875} PREDS {{259 0 0 0-13403 {}} {258 0 0 0-13401 {}} {130 0 0 0-12317 {}}} SUCCS {{259 0 0 0-13405 {}} {130 0 0 0-13407 {}}} CYCLES {}}
set a(0-13405) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(6) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1118 LOC {17 0.12375 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-13404 {}} {130 0 0 0-12317 {}}} SUCCS {{259 0 0 0-13406 {}} {130 0 0 0-13407 {}}} CYCLES {}}
set a(0-13406) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1119 LOC {17 0.12375 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-13405 {}} {130 0 0 0-12317 {}}} SUCCS {{259 0 0 0-13407 {}}} CYCLES {}}
set a(0-13407) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1120 LOC {17 0.12375 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-13406 {}} {130 0 0 0-13405 {}} {130 0 0 0-13404 {}} {130 0 0 0-13403 {}} {130 0 0 0-13402 {}} {130 0 0 0-13401 {}} {130 0 0 0-13400 {}} {130 0 0 0-13399 {}} {130 0 0 0-12317 {}}} SUCCS {{128 0 0 0-13414 {}} {64 0 0 0-12318 {}}} CYCLES {}}
set a(0-13408) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 15 0.2380429} PREDS {{774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13409 {}} {130 0 0 0-12318 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13409) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#61 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1122 LOC {0 1.0 1 0.0 1 0.0 15 0.2380429} PREDS {{259 0 0 0-13408 {}}} SUCCS {{259 0 0 0-13410 {}} {130 0 0 0-12318 {}}} CYCLES {}}
set a(0-13410) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1123 LOC {0 1.0 1 0.2380429 1 0.2380429 15 0.2380429} PREDS {{259 0 0 0-13409 {}}} SUCCS {{259 0 0 0-13411 {}} {130 0 0 0-12318 {}}} CYCLES {}}
set a(0-13411) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {6.10 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1124 LOC {1 0.18687499999999999 1 0.2380429 1 0.2380429 1 0.999999903 15 0.999999903} PREDS {{259 0 0 0-13410 {}} {258 0 0 0-12411 {}}} SUCCS {{259 0 2.250 0-13412 {}} {258 0 2.250 0-13413 {}} {130 0 0 0-12318 {}}} CYCLES {}}
set a(0-13412) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1125 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 2.250 0-13411 {}}} SUCCS {{258 0 0 0-12318 {}}} CYCLES {}}
set a(0-13413) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1126 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 17 0.2999998749999999} PREDS {{258 0 2.250 0-13411 {}}} SUCCS {{258 0 0 0-12318 {}}} CYCLES {}}
set a(0-13414) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1127 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-13407 {}} {772 0 0 0-12318 {}}} SUCCS {{259 0 0 0-12318 {}}} CYCLES {}}
set a(0-13415) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1128 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-13445 {}}} CYCLES {}}
set a(0-13416) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1129 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {{774 0 0 0-13464 {}}} SUCCS {{259 0 0 0-13417 {}} {130 0 0 0-13463 {}} {256 0 0 0-13464 {}}} CYCLES {}}
set a(0-13417) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1130 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-13416 {}}} SUCCS {{258 0 0 0-13421 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13418) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1131 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.433125} PREDS {} SUCCS {{259 0 0 0-13419 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13419) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#62 TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1132 LOC {0 1.0 1 0.0 1 0.0 5 0.433125} PREDS {{259 0 0 0-13418 {}}} SUCCS {{259 0 0 0-13420 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13420) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1133 LOC {0 1.0 1 0.433125 1 0.433125 5 0.433125} PREDS {{259 0 0 0-13419 {}}} SUCCS {{259 0 0 0-13421 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13421) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1134 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 5 0.562499875} PREDS {{259 0 0 0-13420 {}} {258 0 0 0-13417 {}}} SUCCS {{259 0 3.000 0-13422 {}} {258 0 3.000 0-13451 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13422) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1135 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-13421 {}} {774 0 3.000 0-13458 {}} {774 0 3.000 0-13451 {}}} SUCCS {{258 0 0 0-13446 {}} {256 0 0 0-13451 {}} {258 0 0 0-13453 {}} {256 0 0 0-13458 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13423) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1136 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13424 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13424) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#63 TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1137 LOC {0 1.0 1 0.0 1 0.0 2 0.30374999999999996} PREDS {{259 0 0 0-13423 {}}} SUCCS {{259 0 0 0-13425 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13425) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1138 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {{259 0 0 0-13424 {}}} SUCCS {{258 0 0 0-13427 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13426) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1139 LOC {0 1.0 1 0.30374999999999996 1 0.30374999999999996 2 0.30374999999999996} PREDS {} SUCCS {{259 0 0 0-13427 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13427) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.03 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1140 LOC {1 0.0 1 0.30374999999999996 1 0.30374999999999996 1 0.43312487499999996 2 0.43312487499999996} PREDS {{259 0 0 0-13426 {}} {258 0 0 0-13425 {}}} SUCCS {{258 0 0 0-13430 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13428) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1141 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.433125} PREDS {{774 0 0 0-13464 {}}} SUCCS {{259 0 0 0-13429 {}} {130 0 0 0-13463 {}} {256 0 0 0-13464 {}}} CYCLES {}}
set a(0-13429) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1142 LOC {0 1.0 1 0.0 1 0.0 2 0.433125} PREDS {{259 0 0 0-13428 {}}} SUCCS {{259 0 0 0-13430 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13430) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1143 LOC {1 0.129375 1 0.433125 1 0.433125 1 0.562499875 2 0.562499875} PREDS {{259 0 0 0-13429 {}} {258 0 0 0-13427 {}}} SUCCS {{259 0 3.000 0-13431 {}} {258 0 3.000 0-13458 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13431) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1144 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-13430 {}} {774 0 3.000 0-13458 {}} {774 0 3.000 0-13451 {}}} SUCCS {{259 0 0 0-13432 {}} {258 0 0 0-13433 {}} {256 0 0 0-13451 {}} {256 0 0 0-13458 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13432) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-16:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1145 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 5 0.999999903} PREDS {{259 0 0 0-13431 {}}} SUCCS {{258 0 0 0-13437 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13433) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-16:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1146 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 4 0.999999903} PREDS {{258 0 0 0-13431 {}}} SUCCS {{259 0 0 0-13434 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13434) {AREA_SCORE {} NAME COMP_LOOP-16:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1147 LOC {3 0.7619570999999999 3 1.0 3 1.0 5 0.2380429} PREDS {{259 0 0 0-13433 {}}} SUCCS {{259 0 0 0-13435 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13435) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-16:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1148 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-13434 {}}} SUCCS {{259 0 0 0-13436 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13436) {AREA_SCORE {} NAME COMP_LOOP-16:mult:z_:not TYPE NOT PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1149 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-13435 {}}} SUCCS {{259 0 0 0-13437 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13437) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-16:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1150 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-13436 {}} {258 0 0 0-13432 {}}} SUCCS {{259 0 0 0-13438 {}} {258 0 0 0-13444 {}} {258 0 0 0-13445 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13438) {AREA_SCORE {} NAME mult:if:conc#15 TYPE CONCATENATE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1151 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-13437 {}}} SUCCS {{258 0 0 0-13440 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13439) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:not#1 TYPE NOT PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1152 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-13440 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13440) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#15 TYPE ACCU DELAY {1.38 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1153 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-13439 {}} {258 0 0 0-13438 {}}} SUCCS {{259 0 0 0-13441 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13441) {AREA_SCORE {} NAME COMP_LOOP-16:mult:slc()(32) TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1154 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13440 {}}} SUCCS {{259 0 0 0-13442 {}} {258 0 0 0-13445 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13442) {AREA_SCORE {} NAME COMP_LOOP-16:mult:sel TYPE SELECT PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1155 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-13441 {}}} SUCCS {{146 0 0 0-13443 {}} {146 0 0 0-13444 {}}} CYCLES {}}
set a(0-13443) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:not#2 TYPE NOT PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1156 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-13442 {}}} SUCCS {{259 0 0 0-13444 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13444) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-16:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1157 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-13443 {}} {146 0 0 0-13442 {}} {258 0 0 0-13437 {}}} SUCCS {{259 0 0 0-13445 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13445) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#15 TYPE MUX DELAY {0.08 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1158 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-13444 {}} {258 0 0 0-13441 {}} {258 0 0 0-13437 {}} {258 0 0 0-13415 {}}} SUCCS {{259 0 0 0-13446 {}} {258 0 0 0-13452 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13446) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1159 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-13445 {}} {258 0 0 0-13422 {}}} SUCCS {{259 0 0 0-13447 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13447) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1160 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-13446 {}} {128 0 0 0-13449 {}}} SUCCS {{258 0 0 0-13449 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13448) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1161 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-13449 {}}} SUCCS {{259 0 0 0-13449 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13449) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1162 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13448 {}} {258 0 0 0-13447 {}}} SUCCS {{128 0 0 0-13447 {}} {128 0 0 0-13448 {}} {259 0 0 0-13450 {}}} CYCLES {}}
set a(0-13450) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1163 LOC {6 0.04 7 0.5625 7 0.5625 7 0.5625} PREDS {{259 0 0 0-13449 {}}} SUCCS {{259 0 3.000 0-13451 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13451) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1164 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13451 {}} {259 0 3.000 0-13450 {}} {256 0 0 0-13431 {}} {256 0 0 0-13422 {}} {258 0 3.000 0-13421 {}} {774 0 0 0-13458 {}}} SUCCS {{774 0 3.000 0-13422 {}} {774 0 3.000 0-13431 {}} {774 0 0 0-13451 {}} {258 0 0 0-13458 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13452) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1165 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-13445 {}}} SUCCS {{259 0 0 0-13453 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13453) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1166 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-13452 {}} {258 0 0 0-13422 {}}} SUCCS {{259 0 0 0-13454 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13454) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1167 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-13453 {}} {128 0 0 0-13456 {}}} SUCCS {{258 0 0 0-13456 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13455) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1168 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-13456 {}}} SUCCS {{259 0 0 0-13456 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13456) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1169 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-13455 {}} {258 0 0 0-13454 {}}} SUCCS {{128 0 0 0-13454 {}} {128 0 0 0-13455 {}} {259 0 0 0-13457 {}}} CYCLES {}}
set a(0-13457) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1170 LOC {6 0.04 7 1.0 7 1.0 8 0.5625} PREDS {{259 0 0 0-13456 {}}} SUCCS {{259 0 3.000 0-13458 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1171 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-13458 {}} {259 0 3.000 0-13457 {}} {258 0 0 0-13451 {}} {256 0 0 0-13431 {}} {258 0 3.000 0-13430 {}} {256 0 0 0-13422 {}}} SUCCS {{774 0 3.000 0-13422 {}} {774 0 3.000 0-13431 {}} {774 0 0 0-13451 {}} {774 0 0 0-13458 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13459) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-13464 {}}} SUCCS {{259 0 0 0-13460 {}} {130 0 0 0-13463 {}} {256 0 0 0-13464 {}}} CYCLES {}}
set a(0-13460) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1173 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-13459 {}}} SUCCS {{259 0 0 0-13461 {}} {130 0 0 0-13463 {}}} CYCLES {}}
set a(0-13461) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 11 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1174 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-13460 {}}} SUCCS {{259 0 0 0-13462 {}} {130 0 0 0-13463 {}} {258 0 0 0-13464 {}}} CYCLES {}}
set a(0-13462) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1175 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13461 {}}} SUCCS {{259 0 0 0-13463 {}}} CYCLES {}}
set a(0-13463) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-12318 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1176 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-13462 {}} {130 0 0 0-13461 {}} {130 0 0 0-13460 {}} {130 0 0 0-13459 {}} {130 0 0 0-13458 {}} {130 0 0 0-13457 {}} {130 0 0 0-13455 {}} {130 0 0 0-13454 {}} {130 0 0 0-13453 {}} {130 0 0 0-13452 {}} {130 0 0 0-13451 {}} {130 0 0 0-13450 {}} {130 0 0 0-13448 {}} {130 0 0 0-13447 {}} {130 0 0 0-13446 {}} {130 0 0 0-13445 {}} {130 0 0 0-13444 {}} {130 0 0 0-13443 {}} {130 0 0 0-13441 {}} {130 0 0 0-13440 {}} {130 0 0 0-13439 {}} {130 0 0 0-13438 {}} {130 0 0 0-13437 {}} {130 0 0 0-13436 {}} {130 0 0 0-13435 {}} {130 0 0 0-13434 {}} {130 0 0 0-13433 {}} {130 0 0 0-13432 {}} {130 0 0 0-13431 {}} {130 0 0 0-13430 {}} {130 0 0 0-13429 {}} {130 0 0 0-13428 {}} {130 0 0 0-13427 {}} {130 0 0 0-13426 {}} {130 0 0 0-13425 {}} {130 0 0 0-13424 {}} {130 0 0 0-13423 {}} {130 0 0 0-13422 {}} {130 0 0 0-13421 {}} {130 0 0 0-13420 {}} {130 0 0 0-13419 {}} {130 0 0 0-13418 {}} {130 0 0 0-13417 {}} {130 0 0 0-13416 {}}} SUCCS {{129 0 0 0-13464 {}}} CYCLES {}}
set a(0-13464) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12318 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-13464 {}} {129 0 0 0-13463 {}} {258 0 0 0-13461 {}} {256 0 0 0-13459 {}} {256 0 0 0-13428 {}} {256 0 0 0-13416 {}}} SUCCS {{774 0 0 0-13416 {}} {774 0 0 0-13428 {}} {774 0 0 0-13459 {}} {772 0 0 0-13464 {}}} CYCLES {}}
set a(0-12318) {CHI {0-13415 0-13416 0-13417 0-13418 0-13419 0-13420 0-13421 0-13422 0-13423 0-13424 0-13425 0-13426 0-13427 0-13428 0-13429 0-13430 0-13431 0-13432 0-13433 0-13434 0-13435 0-13436 0-13437 0-13438 0-13439 0-13440 0-13441 0-13442 0-13443 0-13444 0-13445 0-13446 0-13447 0-13448 0-13449 0-13450 0-13451 0-13452 0-13453 0-13454 0-13455 0-13456 0-13457 0-13458 0-13459 0-13460 0-13461 0-13462 0-13463 0-13464} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {5850 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 5850 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5850 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {58510.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1177 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-13414 {}} {258 0 0 0-13413 {}} {258 0 0 0-13412 {}} {130 0 0 0-13411 {}} {130 0 0 0-13410 {}} {130 0 0 0-13409 {}} {130 0 0 0-13408 {}} {64 0 0 0-13407 {}} {64 0 0 0-12317 {}} {774 0 0 0-13468 {}}} SUCCS {{772 0 0 0-13414 {}} {131 0 0 0-13465 {}} {130 0 0 0-13466 {}} {130 0 0 0-13467 {}} {130 0 0 0-13468 {}} {130 0 0 0-13469 {}} {130 0 0 0-13470 {}} {130 0 0 0-13471 {}} {130 0 0 0-13472 {}} {130 0 0 0-13473 {}} {130 0 0 0-13474 {}} {130 0 0 0-13475 {}} {130 0 0 0-13476 {}}} CYCLES {}}
set a(0-13465) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1178 LOC {17 1.0 17 1.0 17 1.0 17 1.0 18 0.74687505} PREDS {{131 0 0 0-12318 {}} {774 0 0 0-13468 {}}} SUCCS {{259 0 0 0-13466 {}} {256 0 0 0-13468 {}}} CYCLES {}}
set a(0-13466) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:4))(5-0)#44 TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1179 LOC {17 1.0 17 1.0 17 1.0 18 0.74687505} PREDS {{259 0 0 0-13465 {}} {130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13467 {}}} CYCLES {}}
set a(0-13467) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,2,1,7) QUANTITY 1 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {0.97 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1180 LOC {18 0.0 18 0.74687505 18 0.74687505 18 0.8687499249999999 18 0.8687499249999999} PREDS {{259 0 0 0-13466 {}} {130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13468 {}} {258 0 0 0-13469 {}}} CYCLES {}}
set a(0-13468) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1181 LOC {18 0.12187495 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999 18 1.0} PREDS {{772 0 0 0-13468 {}} {259 0 0 0-13467 {}} {256 0 0 0-13465 {}} {130 0 0 0-12318 {}} {256 0 0 0-13408 {}} {256 0 0 0-13402 {}} {256 0 0 0-12317 {}} {256 0 0 0-13334 {}} {256 0 0 0-13327 {}} {256 0 0 0-12316 {}} {256 0 0 0-13267 {}} {256 0 0 0-13260 {}} {256 0 0 0-12315 {}} {256 0 0 0-13192 {}} {256 0 0 0-13185 {}} {256 0 0 0-12314 {}} {256 0 0 0-13125 {}} {256 0 0 0-13118 {}} {256 0 0 0-12313 {}} {256 0 0 0-13050 {}} {256 0 0 0-13043 {}} {256 0 0 0-12312 {}} {256 0 0 0-12983 {}} {256 0 0 0-12976 {}} {256 0 0 0-12311 {}} {256 0 0 0-12908 {}} {256 0 0 0-12900 {}} {256 0 0 0-12310 {}} {256 0 0 0-12840 {}} {256 0 0 0-12833 {}} {256 0 0 0-12309 {}} {256 0 0 0-12765 {}} {256 0 0 0-12758 {}} {256 0 0 0-12308 {}} {256 0 0 0-12698 {}} {256 0 0 0-12691 {}} {256 0 0 0-12307 {}} {256 0 0 0-12623 {}} {256 0 0 0-12615 {}} {256 0 0 0-12306 {}} {256 0 0 0-12555 {}} {256 0 0 0-12548 {}} {256 0 0 0-12305 {}} {256 0 0 0-12480 {}} {256 0 0 0-12472 {}} {256 0 0 0-12304 {}} {256 0 0 0-12412 {}} {256 0 0 0-12404 {}} {256 0 0 0-12303 {}} {256 0 0 0-12336 {}}} SUCCS {{774 0 0 0-12336 {}} {774 0 0 0-12303 {}} {774 0 0 0-12404 {}} {774 0 0 0-12412 {}} {774 0 0 0-12304 {}} {774 0 0 0-12472 {}} {774 0 0 0-12480 {}} {774 0 0 0-12305 {}} {774 0 0 0-12548 {}} {774 0 0 0-12555 {}} {774 0 0 0-12306 {}} {774 0 0 0-12615 {}} {774 0 0 0-12623 {}} {774 0 0 0-12307 {}} {774 0 0 0-12691 {}} {774 0 0 0-12698 {}} {774 0 0 0-12308 {}} {774 0 0 0-12758 {}} {774 0 0 0-12765 {}} {774 0 0 0-12309 {}} {774 0 0 0-12833 {}} {774 0 0 0-12840 {}} {774 0 0 0-12310 {}} {774 0 0 0-12900 {}} {774 0 0 0-12908 {}} {774 0 0 0-12311 {}} {774 0 0 0-12976 {}} {774 0 0 0-12983 {}} {774 0 0 0-12312 {}} {774 0 0 0-13043 {}} {774 0 0 0-13050 {}} {774 0 0 0-12313 {}} {774 0 0 0-13118 {}} {774 0 0 0-13125 {}} {774 0 0 0-12314 {}} {774 0 0 0-13185 {}} {774 0 0 0-13192 {}} {774 0 0 0-12315 {}} {774 0 0 0-13260 {}} {774 0 0 0-13267 {}} {774 0 0 0-12316 {}} {774 0 0 0-13327 {}} {774 0 0 0-13334 {}} {774 0 0 0-12317 {}} {774 0 0 0-13402 {}} {774 0 0 0-13408 {}} {774 0 0 0-12318 {}} {774 0 0 0-13465 {}} {772 0 0 0-13468 {}}} CYCLES {}}
set a(0-13469) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1182 LOC {18 0.12187495 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{258 0 0 0-13467 {}} {130 0 0 0-12318 {}}} SUCCS {{258 0 0 0-13473 {}}} CYCLES {}}
set a(0-13470) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1183 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13471 {}}} CYCLES {}}
set a(0-13471) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1184 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-13470 {}} {130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13472 {}}} CYCLES {}}
set a(0-13472) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1185 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-13471 {}} {130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13473 {}}} CYCLES {}}
set a(0-13473) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1186 LOC {18 0.12187495 18 0.8687499999999999 18 0.8687499999999999 18 0.9999998749999999 18 0.9999998749999999} PREDS {{259 0 0 0-13472 {}} {258 0 0 0-13469 {}} {130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13474 {}}} CYCLES {}}
set a(0-13474) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1187 LOC {18 0.25312495 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-13473 {}} {130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13475 {}}} CYCLES {}}
set a(0-13475) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1188 LOC {18 0.25312495 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-13474 {}} {130 0 0 0-12318 {}}} SUCCS {{259 0 0 0-13476 {}}} CYCLES {}}
set a(0-13476) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12302 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1189 LOC {18 0.25312495 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{772 0 0 0-13476 {}} {259 0 0 0-13475 {}} {130 0 0 0-12318 {}} {256 0 0 0-12330 {}}} SUCCS {{774 0 0 0-12330 {}} {772 0 0 0-13476 {}}} CYCLES {}}
set a(0-12302) {CHI {0-12330 0-12331 0-12332 0-12333 0-12334 0-12335 0-12336 0-12337 0-12338 0-12339 0-12340 0-12341 0-12342 0-12343 0-12303 0-12401 0-12402 0-12403 0-12404 0-12405 0-12406 0-12407 0-12408 0-12409 0-12410 0-12411 0-12412 0-12413 0-12414 0-12415 0-12416 0-12417 0-12418 0-12304 0-12469 0-12470 0-12471 0-12472 0-12473 0-12474 0-12475 0-12476 0-12477 0-12478 0-12479 0-12480 0-12481 0-12482 0-12483 0-12484 0-12485 0-12486 0-12487 0-12488 0-12305 0-12545 0-12546 0-12547 0-12548 0-12549 0-12550 0-12551 0-12552 0-12553 0-12554 0-12555 0-12556 0-12557 0-12558 0-12559 0-12560 0-12561 0-12306 0-12612 0-12613 0-12614 0-12615 0-12616 0-12617 0-12618 0-12619 0-12620 0-12621 0-12622 0-12623 0-12624 0-12625 0-12626 0-12627 0-12628 0-12629 0-12630 0-12631 0-12307 0-12688 0-12689 0-12690 0-12691 0-12692 0-12693 0-12694 0-12695 0-12696 0-12697 0-12698 0-12699 0-12700 0-12701 0-12702 0-12703 0-12704 0-12308 0-12755 0-12756 0-12757 0-12758 0-12759 0-12760 0-12761 0-12762 0-12763 0-12764 0-12765 0-12766 0-12767 0-12768 0-12769 0-12770 0-12771 0-12772 0-12773 0-12309 0-12830 0-12831 0-12832 0-12833 0-12834 0-12835 0-12836 0-12837 0-12838 0-12839 0-12840 0-12841 0-12842 0-12843 0-12844 0-12845 0-12846 0-12310 0-12897 0-12898 0-12899 0-12900 0-12901 0-12902 0-12903 0-12904 0-12905 0-12906 0-12907 0-12908 0-12909 0-12910 0-12911 0-12912 0-12913 0-12914 0-12915 0-12916 0-12311 0-12973 0-12974 0-12975 0-12976 0-12977 0-12978 0-12979 0-12980 0-12981 0-12982 0-12983 0-12984 0-12985 0-12986 0-12987 0-12988 0-12989 0-12312 0-13040 0-13041 0-13042 0-13043 0-13044 0-13045 0-13046 0-13047 0-13048 0-13049 0-13050 0-13051 0-13052 0-13053 0-13054 0-13055 0-13056 0-13057 0-13058 0-12313 0-13115 0-13116 0-13117 0-13118 0-13119 0-13120 0-13121 0-13122 0-13123 0-13124 0-13125 0-13126 0-13127 0-13128 0-13129 0-13130 0-13131 0-12314 0-13182 0-13183 0-13184 0-13185 0-13186 0-13187 0-13188 0-13189 0-13190 0-13191 0-13192 0-13193 0-13194 0-13195 0-13196 0-13197 0-13198 0-13199 0-13200 0-12315 0-13257 0-13258 0-13259 0-13260 0-13261 0-13262 0-13263 0-13264 0-13265 0-13266 0-13267 0-13268 0-13269 0-13270 0-13271 0-13272 0-13273 0-12316 0-13324 0-13325 0-13326 0-13327 0-13328 0-13329 0-13330 0-13331 0-13332 0-13333 0-13334 0-13335 0-13336 0-13337 0-13338 0-13339 0-13340 0-13341 0-13342 0-12317 0-13399 0-13400 0-13401 0-13402 0-13403 0-13404 0-13405 0-13406 0-13407 0-13408 0-13409 0-13410 0-13411 0-13412 0-13413 0-13414 0-12318 0-13465 0-13466 0-13467 0-13468 0-13469 0-13470 0-13471 0-13472 0-13473 0-13474 0-13475 0-13476} ITERATIONS 65 RESET_LATENCY {0 ?} CSTEPS 18 UNROLL 16 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105300 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1170 TOTAL_CYCLES_IN 11700 TOTAL_CYCLES_UNDER 93600 TOTAL_CYCLES 105300 NAME COMP_LOOP TYPE LOOP DELAY {1053010.00 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1190 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-12329 {}} {258 0 0 0-12328 {}} {258 0 0 0-12327 {}} {130 0 0 0-12326 {}} {774 0 0 0-13484 {}}} SUCCS {{772 0 0 0-12328 {}} {772 0 0 0-12329 {}} {131 0 0 0-13477 {}} {130 0 0 0-13478 {}} {130 0 0 0-13479 {}} {130 0 0 0-13480 {}} {130 0 0 0-13481 {}} {130 0 0 0-13482 {}} {130 0 0 0-13483 {}} {256 0 0 0-13484 {}}} CYCLES {}}
set a(0-13477) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1191 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-12302 {}} {774 0 0 0-13484 {}}} SUCCS {{259 0 0 0-13478 {}} {130 0 0 0-13483 {}} {256 0 0 0-13484 {}}} CYCLES {}}
set a(0-13478) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1192 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-13477 {}} {130 0 0 0-12302 {}}} SUCCS {{259 0 0 0-13479 {}} {130 0 0 0-13483 {}} {258 0 0 0-13484 {}}} CYCLES {}}
set a(0-13479) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1193 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-13478 {}} {130 0 0 0-12302 {}}} SUCCS {{259 0 0 0-13480 {}} {130 0 0 0-13483 {}}} CYCLES {}}
set a(0-13480) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1194 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-13479 {}} {130 0 0 0-12302 {}}} SUCCS {{259 0 0 0-13481 {}} {130 0 0 0-13483 {}}} CYCLES {}}
set a(0-13481) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1195 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-13480 {}} {130 0 0 0-12302 {}}} SUCCS {{259 0 0 0-13482 {}} {130 0 0 0-13483 {}}} CYCLES {}}
set a(0-13482) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1196 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-13481 {}} {130 0 0 0-12302 {}}} SUCCS {{259 0 0 0-13483 {}}} CYCLES {}}
set a(0-13483) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-12301 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1197 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-13482 {}} {130 0 0 0-13481 {}} {130 0 0 0-13480 {}} {130 0 0 0-13479 {}} {130 0 0 0-13478 {}} {130 0 0 0-13477 {}} {130 0 0 0-12302 {}}} SUCCS {{129 0 0 0-13484 {}}} CYCLES {}}
set a(0-13484) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-12301 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-13484 {}} {129 0 0 0-13483 {}} {258 0 0 0-13478 {}} {256 0 0 0-13477 {}} {256 0 0 0-12302 {}} {256 0 0 0-12326 {}}} SUCCS {{774 0 0 0-12326 {}} {774 0 0 0-12302 {}} {774 0 0 0-13477 {}} {772 0 0 0-13484 {}}} CYCLES {}}
set a(0-12301) {CHI {0-12326 0-12327 0-12328 0-12329 0-12302 0-13477 0-13478 0-13479 0-13480 0-13481 0-13482 0-13483 0-13484} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105320 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 105300 TOTAL_CYCLES 105320 NAME STAGE_LOOP TYPE LOOP DELAY {1053210.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1198 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-12325 {}} {130 0 0 0-12324 {}} {130 0 0 0-12323 {}} {130 0 0 0-12321 {}} {130 0 0 0-12320 {}} {258 0 0 0-12319 {}}} SUCCS {{772 0 0 0-12325 {}} {131 0 0 0-13485 {}} {130 0 0 0-13486 {}} {130 0 0 0-13487 {}} {130 0 0 0-13488 {}} {130 0 0 0-13489 {}} {130 0 0 0-13490 {}} {130 0 0 0-13491 {}} {130 0 0 0-13492 {}} {130 0 0 0-13493 {}} {130 0 0 0-13494 {}} {130 0 0 0-13495 {}} {130 0 0 0-13496 {}} {130 0 0 0-13497 {}} {130 0 0 0-13498 {}} {130 0 0 0-13499 {}} {130 0 0 0-13500 {}} {130 0 0 0-13501 {}} {130 0 0 0-13502 {}}} CYCLES {}}
set a(0-13485) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1199 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-12301 {}} {130 0 0 0-12324 {}}} SUCCS {} CYCLES {}}
set a(0-13486) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(13) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1200 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-12301 {}} {130 0 0 0-12324 {}}} SUCCS {{66 0 0 0-13489 {}} {66 0 0 0-13492 {}} {66 0 0 0-13495 {}} {66 0 0 0-13498 {}} {66 0 0 0-13501 {}}} CYCLES {}}
set a(0-13487) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1201 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-12301 {}} {146 0 0 0-12324 {}}} SUCCS {} CYCLES {}}
set a(0-13488) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1202 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-12301 {}} {128 0 0 0-13489 {}}} SUCCS {{259 0 0 0-13489 {}}} CYCLES {}}
set a(0-13489) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1203 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13489 {}} {259 0 0 0-13488 {}} {66 0 0 0-13486 {}} {130 0 0 0-12301 {}} {66 0 0 0-12322 {}}} SUCCS {{128 0 0 0-13488 {}} {772 0 0 0-13489 {}} {259 0 0 0-13490 {}}} CYCLES {}}
set a(0-13490) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1204 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13489 {}} {130 0 0 0-12301 {}}} SUCCS {} CYCLES {}}
set a(0-13491) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1205 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-12301 {}} {128 0 0 0-13492 {}}} SUCCS {{259 0 0 0-13492 {}}} CYCLES {}}
set a(0-13492) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1206 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13492 {}} {259 0 0 0-13491 {}} {66 0 0 0-13486 {}} {130 0 0 0-12301 {}} {66 0 0 0-12322 {}}} SUCCS {{128 0 0 0-13491 {}} {772 0 0 0-13492 {}} {259 0 0 0-13493 {}}} CYCLES {}}
set a(0-13493) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1207 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13492 {}} {130 0 0 0-12301 {}}} SUCCS {} CYCLES {}}
set a(0-13494) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1208 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-12301 {}} {128 0 0 0-13495 {}}} SUCCS {{259 0 0 0-13495 {}}} CYCLES {}}
set a(0-13495) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1209 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13495 {}} {259 0 0 0-13494 {}} {66 0 0 0-13486 {}} {130 0 0 0-12301 {}} {66 0 0 0-12322 {}} {256 0 0 0-12320 {}}} SUCCS {{774 0 0 0-12320 {}} {128 0 0 0-13494 {}} {772 0 0 0-13495 {}} {259 0 0 0-13496 {}}} CYCLES {}}
set a(0-13496) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1210 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13495 {}} {130 0 0 0-12301 {}}} SUCCS {} CYCLES {}}
set a(0-13497) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1211 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-12301 {}} {128 0 0 0-13498 {}}} SUCCS {{259 0 0 0-13498 {}}} CYCLES {}}
set a(0-13498) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1212 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13498 {}} {259 0 0 0-13497 {}} {66 0 0 0-13486 {}} {130 0 0 0-12301 {}} {66 0 0 0-12322 {}} {256 0 0 0-12319 {}}} SUCCS {{774 0 0 0-12319 {}} {128 0 0 0-13497 {}} {772 0 0 0-13498 {}} {259 0 0 0-13499 {}}} CYCLES {}}
set a(0-13499) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1213 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13498 {}} {130 0 0 0-12301 {}}} SUCCS {} CYCLES {}}
set a(0-13500) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1214 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-12301 {}} {128 0 0 0-13501 {}}} SUCCS {{259 0 0 0-13501 {}}} CYCLES {}}
set a(0-13501) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1215 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13501 {}} {259 0 0 0-13500 {}} {66 0 0 0-13486 {}} {130 0 0 0-12301 {}} {66 0 0 0-12322 {}}} SUCCS {{128 0 0 0-13500 {}} {772 0 0 0-13501 {}} {259 0 0 0-13502 {}}} CYCLES {}}
set a(0-13502) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-12300 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1216 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13501 {}} {130 0 0 0-12301 {}}} SUCCS {} CYCLES {}}
set a(0-12300) {CHI {0-12319 0-12320 0-12321 0-12322 0-12323 0-12324 0-12325 0-12301 0-13485 0-13486 0-13487 0-13488 0-13489 0-13490 0-13491 0-13492 0-13493 0-13494 0-13495 0-13496 0-13497 0-13498 0-13499 0-13500 0-13501 0-13502} ITERATIONS Infinite LATENCY {105317 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105323 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 105320 TOTAL_CYCLES 105323 NAME main TYPE LOOP DELAY {1053240.00 ns} PAR 0-12299 XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1217 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-12299) {CHI 0-12300 ITERATIONS Infinite LATENCY {105317 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {105323 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 105323 TOTAL_CYCLES 105323 NAME core:rlp TYPE LOOP DELAY {1053240.00 ns} PAR {} XREFS 1a17c5ec-90fd-4748-bbc4-3d30e0237bb0-1218 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-12299-TOTALCYCLES) {105323}
set a(0-12299-QMOD) {ccs_in(9,32) 0-12319 ccs_in(10,32) 0-12320 ccs_sync_in_wait(7) 0-12322 mgc_shift_l(1,0,4,11) {0-12327 0-12907} mgc_add(4,0,4,0,4) 0-12334 mgc_shift_l(1,0,4,6) 0-12335 mgc_mul(7,0,7,0,7) 0-12338 BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) {0-12340 0-12416 0-12485 0-12559 0-12628 0-12702 0-12770 0-12844 0-12913 0-12987 0-13055 0-13129 0-13197 0-13271 0-13339 0-13412} BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) {0-12342 0-12417 0-12487 0-12560 0-12630 0-12703 0-12772 0-12845 0-12915 0-12988 0-13057 0-13130 0-13199 0-13272 0-13341 0-13413} mgc_add(6,0,6,0,6) 0-12349 BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) {0-12353 0-12362 0-12385 0-12392 0-12426 0-12435 0-12455 0-12462 0-12499 0-12508 0-12531 0-12538 0-12569 0-12578 0-12598 0-12605 0-12642 0-12651 0-12674 0-12681 0-12712 0-12721 0-12741 0-12748 0-12784 0-12793 0-12816 0-12823 0-12854 0-12863 0-12883 0-12890 0-12927 0-12936 0-12959 0-12966 0-12997 0-13006 0-13026 0-13033 0-13069 0-13078 0-13101 0-13108 0-13139 0-13148 0-13168 0-13175 0-13211 0-13220 0-13243 0-13250 0-13281 0-13290 0-13310 0-13317 0-13353 0-13362 0-13385 0-13392 0-13422 0-13431 0-13451 0-13458} mgc_add(10,0,10,0,10) {0-12358 0-12361 0-12425 0-12431 0-12434 0-12504 0-12507 0-12568 0-12574 0-12577 0-12647 0-12650 0-12711 0-12717 0-12720 0-12789 0-12792 0-12853 0-12859 0-12862 0-12932 0-12935 0-12996 0-13002 0-13005 0-13074 0-13077 0-13138 0-13144 0-13147 0-13216 0-13219 0-13280 0-13286 0-13289 0-13358 0-13361 0-13421 0-13427 0-13430} mgc_mul(32,0,32,0,64) {0-12363 0-12364 0-12366 0-12436 0-12437 0-12439 0-12509 0-12510 0-12512 0-12579 0-12580 0-12582 0-12652 0-12653 0-12655 0-12722 0-12723 0-12725 0-12794 0-12795 0-12797 0-12864 0-12865 0-12867 0-12937 0-12938 0-12940 0-13007 0-13008 0-13010 0-13079 0-13080 0-13082 0-13149 0-13150 0-13152 0-13221 0-13222 0-13224 0-13291 0-13292 0-13294 0-13363 0-13364 0-13366 0-13411 0-13432 0-13433 0-13435} mgc_add(32,0,32,0,32) {0-12368 0-12375 0-12377 0-12387 0-12394 0-12441 0-12448 0-12450 0-12457 0-12514 0-12521 0-12523 0-12533 0-12584 0-12591 0-12593 0-12600 0-12657 0-12664 0-12666 0-12676 0-12727 0-12734 0-12736 0-12743 0-12799 0-12806 0-12808 0-12818 0-12869 0-12876 0-12878 0-12885 0-12942 0-12949 0-12951 0-12961 0-13012 0-13019 0-13021 0-13028 0-13084 0-13091 0-13093 0-13103 0-13154 0-13161 0-13163 0-13170 0-13226 0-13233 0-13235 0-13245 0-13296 0-13303 0-13305 0-13312 0-13368 0-13375 0-13377 0-13387 0-13437 0-13444 0-13446 0-13453} mgc_add(33,0,32,0,33) {0-12371 0-12444 0-12517 0-12587 0-12660 0-12730 0-12802 0-12872 0-12945 0-13015 0-13087 0-13157 0-13229 0-13299 0-13371 0-13440} mgc_mux(32,1,2) {0-12376 0-12449 0-12522 0-12592 0-12665 0-12735 0-12807 0-12877 0-12950 0-13020 0-13092 0-13162 0-13234 0-13304 0-13376 0-13445} modulo_add_9e6b06881060c48119593246171fb95f6028() {0-12380 0-12453 0-12526 0-12596 0-12669 0-12739 0-12811 0-12881 0-12954 0-13024 0-13096 0-13166 0-13238 0-13308 0-13380 0-13449} modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() {0-12390 0-12460 0-12536 0-12603 0-12679 0-12746 0-12821 0-12888 0-12964 0-13031 0-13106 0-13173 0-13248 0-13315 0-13390 0-13456} mgc_add(22,0,1,1,23) 0-12396 mgc_add(11,0,10,0,11) {0-12407 0-12465 0-12475 0-12541 0-12608 0-12618 0-12684 0-12694 0-12751 0-12761 0-12826 0-12893 0-12903 0-12969 0-12979 0-13036 0-13046 0-13111 0-13178 0-13188 0-13253 0-13263 0-13320 0-13330 0-13395 0-13461} mgc_shift_l(1,0,4,10) {0-12411 0-12479 0-12622} mgc_mul(10,0,10,0,10) {0-12415 0-12483 0-12558 0-12626 0-12701 0-12768 0-12843 0-12911 0-12986 0-13053 0-13128 0-13195 0-13270 0-13337} mgc_add(9,0,9,0,9) {0-12495 0-12551 0-12780 0-13065 0-13121 0-13349} mgc_add(8,0,8,0,8) {0-12638 0-12836 0-13207} mgc_add(7,0,7,0,7) {0-12923 0-13404} mgc_add(6,0,2,1,7) 0-13467 mgc_add(11,0,11,0,11) 0-13473 mgc_add(4,0,2,1,4) 0-13478 mgc_add(5,0,5,0,5) 0-13481 ccs_sync_out_wait(13) 0-13486 mgc_io_sync(0) {0-13489 0-13492 0-13495 0-13498 0-13501}}
set a(0-12299-PROC_NAME) {core}
set a(0-12299-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-12299}

