// Seed: 5431078
module module_0 (
    output wor id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8
);
  assign module_1.id_9 = 0;
  assign id_5 = id_8;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd53
) (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output tri id_7,
    input wire id_8[~  id_10 : ~  1],
    input tri id_9,
    output supply0 _id_10,
    input tri1 id_11
);
  assign id_4 = id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_9,
      id_9,
      id_6,
      id_11,
      id_6,
      id_3
  );
  assign id_4 = id_3;
  assign id_7 = -1'b0;
endmodule
