#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  9 16:29:54 2025
# Process ID         : 6008
# Current directory  : C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1
# Command line       : vivado.exe -log rom_to_ram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom_to_ram.tcl
# Log file           : C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1/rom_to_ram.vds
# Journal file       : C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 6710 MB
# Total Virtual      : 23568 MB
# Available Virtual  : 9727 MB
#-----------------------------------------------------------
source rom_to_ram.tcl -notrace
Command: synth_design -top rom_to_ram__Behavioral -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.215 ; gain = 467.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rom_to_ram' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:42]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1/.Xil/Vivado-6008-dvirhersh_comp/realtime/blk_mem_gen_0_stub.vhdl:6' bound to instance 'rom_inst' of component 'blk_mem_gen_0' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:73]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1/.Xil/Vivado-6008-dvirhersh_comp/realtime/blk_mem_gen_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'rom_to_ram' (0#1) [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.074 ; gain = 575.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.074 ; gain = 575.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.074 ; gain = 575.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/VHDL_PROJECTS/vivado_projects/memories/memories.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom_inst'
Finished Parsing XDC File [c:/VHDL_PROJECTS/vivado_projects/memories/memories.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom_inst'
Parsing XDC File [C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1195.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1195.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.746 ; gain = 646.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.746 ; gain = 646.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rom_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.746 ; gain = 646.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.746 ; gain = 646.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[7]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[6]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[5]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[4]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[3]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[2]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[1]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rom_data_reg[0]/Q' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/VHDL_PROJECTS/vivado_projects/memories/rtl/rom_to_ram.vhd:62]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.746 ; gain = 646.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.086 ; gain = 755.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.086 ; gain = 755.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1313.660 ; gain = 764.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |LUT1               |     1|
|4     |LUT2               |     2|
|5     |LUT3               |     2|
|6     |LUT4               |     2|
|7     |LUT5               |     3|
|8     |LUT6               |     2|
|9     |FDRE               |    10|
|10    |IBUF               |     2|
|11    |OBUF               |     8|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1530.691 ; gain = 910.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.691 ; gain = 981.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1530.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1530.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8ced0e38
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1530.691 ; gain = 1188.371
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1530.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/VHDL_PROJECTS/vivado_projects/memories/memories.runs/synth_1/rom_to_ram.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rom_to_ram_utilization_synth.rpt -pb rom_to_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 16:30:49 2025...
