;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17.7.2018. 09:25:07
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x100000	0x7FFC2000  	536903676
0x100004	0x18AD0010  	1054893
0x100008	0x18550010  	1054805
0x10000C	0x18550010  	1054805
0x100010	0x18550010  	1054805
0x100014	0x18550010  	1054805
0x100018	0x18550010  	1054805
0x10001C	0x18550010  	1054805
0x100020	0x18550010  	1054805
0x100024	0x18550010  	1054805
0x100028	0x18550010  	1054805
0x10002C	0x18550010  	1054805
0x100030	0x18550010  	1054805
0x100034	0x18550010  	1054805
0x100038	0x18550010  	1054805
0x10003C	0x18550010  	1054805
0x100040	0x18550010  	1054805
0x100044	0x18550010  	1054805
0x100048	0x18550010  	1054805
0x10004C	0x18550010  	1054805
0x100050	0x18550010  	1054805
0x100054	0x18550010  	1054805
0x100058	0x18550010  	1054805
0x10005C	0x18550010  	1054805
0x100060	0x18550010  	1054805
0x100064	0x18550010  	1054805
0x100068	0x18550010  	1054805
0x10006C	0x18550010  	1054805
0x100070	0x18550010  	1054805
0x100074	0x18550010  	1054805
0x100078	0x18550010  	1054805
0x10007C	0x18550010  	1054805
0x100080	0x18550010  	1054805
0x100084	0x18550010  	1054805
0x100088	0x18550010  	1054805
0x10008C	0x18550010  	1054805
0x100090	0x18550010  	1054805
0x100094	0x18550010  	1054805
0x100098	0x18550010  	1054805
0x10009C	0x18550010  	1054805
0x1000A0	0x18550010  	1054805
0x1000A4	0x18550010  	1054805
0x1000A8	0x18550010  	1054805
0x1000AC	0x18550010  	1054805
0x1000B0	0x18550010  	1054805
0x1000B4	0x18550010  	1054805
0x1000B8	0x18550010  	1054805
0x1000BC	0x18550010  	1054805
0x1000C0	0x18550010  	1054805
0x1000C4	0x18550010  	1054805
0x1000C8	0x18550010  	1054805
0x1000CC	0x18550010  	1054805
0x1000D0	0x18550010  	1054805
0x1000D4	0x18550010  	1054805
0x1000D8	0x18550010  	1054805
0x1000DC	0x18550010  	1054805
0x1000E0	0x18550010  	1054805
0x1000E4	0x18550010  	1054805
0x1000E8	0x18550010  	1054805
0x1000EC	0x18550010  	1054805
0x1000F0	0x18550010  	1054805
0x1000F4	0x18550010  	1054805
0x1000F8	0x18550010  	1054805
0x1000FC	0x18550010  	1054805
0x100100	0x18550010  	1054805
0x100104	0x18550010  	1054805
0x100108	0x18550010  	1054805
0x10010C	0x18550010  	1054805
0x100110	0x18550010  	1054805
0x100114	0x18550010  	1054805
0x100118	0x18550010  	1054805
0x10011C	0x18550010  	1054805
0x100120	0x18550010  	1054805
0x100124	0x18550010  	1054805
0x100128	0x18550010  	1054805
0x10012C	0x18550010  	1054805
0x100130	0x18550010  	1054805
0x100134	0x18550010  	1054805
0x100138	0x18550010  	1054805
0x10013C	0x18550010  	1054805
0x100140	0x18550010  	1054805
0x100144	0x18550010  	1054805
0x100148	0x18550010  	1054805
0x10014C	0x18550010  	1054805
0x100150	0x18550010  	1054805
0x100154	0x18550010  	1054805
0x100158	0x18550010  	1054805
0x10015C	0x18550010  	1054805
0x100160	0x18550010  	1054805
0x100164	0x18550010  	1054805
0x100168	0x18550010  	1054805
0x10016C	0x18550010  	1054805
0x100170	0x18550010  	1054805
0x100174	0x18550010  	1054805
0x100178	0x18550010  	1054805
0x10017C	0x18550010  	1054805
; end of ____SysVT
_main:
;Click_8x8_Y_CEC.c, 104 :: 		void main()
0x1018AC	0xF7FFFFEC  BL	1054856
0x1018B0	0xB081    SUB	SP, SP, #4
0x1018B2	0xF000F811  BL	1054936
0x1018B6	0xF7FFFFD1  BL	1054812
0x1018BA	0xF000F99B  BL	1055732
0x1018BE	0xF000F84B  BL	1055064
0x1018C2	0xF000F957  BL	1055604
;Click_8x8_Y_CEC.c, 106 :: 		systemInit();
0x1018C6	0xF7FFFF97  BL	_systemInit+0
;Click_8x8_Y_CEC.c, 107 :: 		applicationInit();
0x1018CA	0xF7FFFEC1  BL	_applicationInit+0
;Click_8x8_Y_CEC.c, 109 :: 		while (1)
L_main3:
;Click_8x8_Y_CEC.c, 111 :: 		applicationTask();
0x1018CE	0xF7FFFF23  BL	_applicationTask+0
;Click_8x8_Y_CEC.c, 112 :: 		}
0x1018D2	0xE7FC    B	L_main3
;Click_8x8_Y_CEC.c, 113 :: 		}
L_end_main:
L__main_end_loop:
0x1018D4	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_CEC1302.c, 45 :: 		
0x101840	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1302.c, 47 :: 		
L_loopDW:
;__Lib_System_CEC1302.c, 48 :: 		
0x101842	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_CEC1302.c, 49 :: 		
0x101846	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_CEC1302.c, 50 :: 		
0x10184A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1302.c, 51 :: 		
0x10184E	0xD1F8    BNE	L_loopDW
;__Lib_System_CEC1302.c, 53 :: 		
L_end___CC2DW:
0x101850	0xB001    ADD	SP, SP, #4
0x101852	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_CEC1302.c, 87 :: 		
0x1017BC	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1302.c, 89 :: 		
0x1017BE	0xF04F0900  MOV	R9, #0
;__Lib_System_CEC1302.c, 90 :: 		
0x1017C2	0xF04F0C00  MOV	R12, #0
;__Lib_System_CEC1302.c, 91 :: 		
0x1017C6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_CEC1302.c, 92 :: 		
0x1017CA	0xDC04    BGT	L_loopFZs
;__Lib_System_CEC1302.c, 93 :: 		
0x1017CC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_CEC1302.c, 94 :: 		
0x1017D0	0xDB01    BLT	L_loopFZs
;__Lib_System_CEC1302.c, 95 :: 		
0x1017D2	0x46D4    MOV	R12, R10
;__Lib_System_CEC1302.c, 96 :: 		
0x1017D4	0x46EA    MOV	R10, SP
;__Lib_System_CEC1302.c, 97 :: 		
L_loopFZs:
;__Lib_System_CEC1302.c, 98 :: 		
0x1017D6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_CEC1302.c, 99 :: 		
0x1017DA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1302.c, 100 :: 		
0x1017DE	0xD1FA    BNE	L_loopFZs
;__Lib_System_CEC1302.c, 101 :: 		
0x1017E0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_CEC1302.c, 102 :: 		
0x1017E4	0xDD05    BLE	L_norep
;__Lib_System_CEC1302.c, 103 :: 		
0x1017E6	0x46E2    MOV	R10, R12
;__Lib_System_CEC1302.c, 104 :: 		
0x1017E8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_CEC1302.c, 105 :: 		
0x1017EC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_CEC1302.c, 106 :: 		
0x1017F0	0xE7F1    B	L_loopFZs
;__Lib_System_CEC1302.c, 107 :: 		
L_norep:
;__Lib_System_CEC1302.c, 109 :: 		
L_end___FillZeros:
0x1017F2	0xB001    ADD	SP, SP, #4
0x1017F4	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_8x8_Y_CEC.c, 46 :: 		void systemInit()
0x1017F8	0xB081    SUB	SP, SP, #4
0x1017FA	0xF8CDE000  STR	LR, [SP, #0]
;Click_8x8_Y_CEC.c, 48 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x1017FE	0x2200    MOVS	R2, #0
0x101800	0x2102    MOVS	R1, #2
0x101802	0x2000    MOVS	R0, #0
0x101804	0xF7FFFE96  BL	_mikrobus_gpioInit+0
;Click_8x8_Y_CEC.c, 49 :: 		mikrobus_gpioInit( _MIKROBUS2, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x101808	0x2200    MOVS	R2, #0
0x10180A	0x2102    MOVS	R1, #2
0x10180C	0x2001    MOVS	R0, #1
0x10180E	0xF7FFFE91  BL	_mikrobus_gpioInit+0
;Click_8x8_Y_CEC.c, 50 :: 		mikrobus_gpioInit( _MIKROBUS3, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x101812	0x2200    MOVS	R2, #0
0x101814	0x2102    MOVS	R1, #2
0x101816	0x2002    MOVS	R0, #2
0x101818	0xF7FFFE8C  BL	_mikrobus_gpioInit+0
;Click_8x8_Y_CEC.c, 51 :: 		mikrobus_spiInit( _MIKROBUS1, &_C8X8Y_SPI_CFG[0] );
0x10181C	0x4807    LDR	R0, [PC, #28]
0x10181E	0x4601    MOV	R1, R0
0x101820	0x2000    MOVS	R0, #0
0x101822	0xF7FFFEEB  BL	_mikrobus_spiInit+0
;Click_8x8_Y_CEC.c, 52 :: 		mikrobus_spiInit( _MIKROBUS2, &_C8X8Y_SPI_CFG[0] );
0x101826	0x4805    LDR	R0, [PC, #20]
0x101828	0x4601    MOV	R1, R0
0x10182A	0x2001    MOVS	R0, #1
0x10182C	0xF7FFFEE6  BL	_mikrobus_spiInit+0
;Click_8x8_Y_CEC.c, 53 :: 		Delay_100ms();
0x101830	0xF7FFFEBC  BL	_Delay_100ms+0
;Click_8x8_Y_CEC.c, 54 :: 		}
L_end_systemInit:
0x101834	0xF8DDE000  LDR	LR, [SP, #0]
0x101838	0xB001    ADD	SP, SP, #4
0x10183A	0x4770    BX	LR
0x10183C	0x1B500010  	__C8X8Y_SPI_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;fusion_CEC1302.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x101534	0xB081    SUB	SP, SP, #4
0x101536	0xF8CDE000  STR	LR, [SP, #0]
0x10153A	0xFA5FF981  UXTB	R9, R1
0x10153E	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;fusion_CEC1302.c, 164 :: 		switch( bus )
0x101542	0xE024    B	L_mikrobus_gpioInit195
; bus end address is: 0 (R0)
;fusion_CEC1302.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit197:
0x101544	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x101548	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x10154C	0xF7FFFC02  BL	fusion_CEC1302__gpioInit_1+0
0x101550	0xE028    B	L_end_mikrobus_gpioInit
;fusion_CEC1302.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit198:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x101552	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x101556	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x10155A	0xF7FFFCDF  BL	fusion_CEC1302__gpioInit_2+0
0x10155E	0xE021    B	L_end_mikrobus_gpioInit
;fusion_CEC1302.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit199:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x101560	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x101564	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x101568	0xF7FFFA30  BL	fusion_CEC1302__gpioInit_3+0
0x10156C	0xE01A    B	L_end_mikrobus_gpioInit
;fusion_CEC1302.c, 176 :: 		case _MIKROBUS4 : return _gpioInit_4(pin, direction);
L_mikrobus_gpioInit200:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x10156E	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x101572	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x101576	0xF7FFFB0B  BL	fusion_CEC1302__gpioInit_4+0
0x10157A	0xE013    B	L_end_mikrobus_gpioInit
;fusion_CEC1302.c, 179 :: 		case _MIKROBUS5 : return _gpioInit_5(pin, direction);
L_mikrobus_gpioInit201:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x10157C	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x101580	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x101584	0xF7FFFDD6  BL	fusion_CEC1302__gpioInit_5+0
0x101588	0xE00C    B	L_end_mikrobus_gpioInit
;fusion_CEC1302.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit202:
0x10158A	0x2001    MOVS	R0, #1
0x10158C	0xE00A    B	L_end_mikrobus_gpioInit
;fusion_CEC1302.c, 185 :: 		}
L_mikrobus_gpioInit195:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x10158E	0x2800    CMP	R0, #0
0x101590	0xD0D8    BEQ	L_mikrobus_gpioInit197
0x101592	0x2801    CMP	R0, #1
0x101594	0xD0DD    BEQ	L_mikrobus_gpioInit198
0x101596	0x2802    CMP	R0, #2
0x101598	0xD0E2    BEQ	L_mikrobus_gpioInit199
0x10159A	0x2803    CMP	R0, #3
0x10159C	0xD0E7    BEQ	L_mikrobus_gpioInit200
0x10159E	0x2804    CMP	R0, #4
0x1015A0	0xD0EC    BEQ	L_mikrobus_gpioInit201
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x1015A2	0xE7F2    B	L_mikrobus_gpioInit202
;fusion_CEC1302.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x1015A4	0xF8DDE000  LDR	LR, [SP, #0]
0x1015A8	0xB001    ADD	SP, SP, #4
0x1015AA	0x4770    BX	LR
; end of _mikrobus_gpioInit
fusion_CEC1302__gpioInit_1:
;__fu_cec1302_gpio.c, 156 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x100D54	0xB081    SUB	SP, SP, #4
0x100D56	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fu_cec1302_gpio.c, 158 :: 		switch( pin )
0x100D5A	0xE0A9    B	L_fusion_CEC1302__gpioInit_10
; pin end address is: 0 (R0)
;__fu_cec1302_gpio.c, 160 :: 		case _MIKROBUS_AN_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_060_067, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_060_067, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_12:
0x100D5C	0x2901    CMP	R1, #1
0x100D5E	0xD105    BNE	L_fusion_CEC1302__gpioInit_13
; dir end address is: 4 (R1)
0x100D60	0xF2400104  MOVW	R1, #4
0x100D64	0x4865    LDR	R0, [PC, #404]
0x100D66	0xF7FFFC0D  BL	_GPIO_Digital_Input+0
0x100D6A	0xE004    B	L_fusion_CEC1302__gpioInit_14
L_fusion_CEC1302__gpioInit_13:
0x100D6C	0xF2400104  MOVW	R1, #4
0x100D70	0x4862    LDR	R0, [PC, #392]
0x100D72	0xF7FFFC15  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_14:
0x100D76	0xE0BB    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 161 :: 		case _MIKROBUS_RST_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_140_147, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_140_147, _GPIO_PINMASK_0); break;
L_fusion_CEC1302__gpioInit_15:
; dir start address is: 4 (R1)
0x100D78	0x2901    CMP	R1, #1
0x100D7A	0xD105    BNE	L_fusion_CEC1302__gpioInit_16
; dir end address is: 4 (R1)
0x100D7C	0xF2400101  MOVW	R1, #1
0x100D80	0x485F    LDR	R0, [PC, #380]
0x100D82	0xF7FFFBFF  BL	_GPIO_Digital_Input+0
0x100D86	0xE004    B	L_fusion_CEC1302__gpioInit_17
L_fusion_CEC1302__gpioInit_16:
0x100D88	0xF2400101  MOVW	R1, #1
0x100D8C	0x485C    LDR	R0, [PC, #368]
0x100D8E	0xF7FFFC07  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_17:
0x100D92	0xE0AD    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 162 :: 		case _MIKROBUS_CS_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_18:
; dir start address is: 4 (R1)
0x100D94	0x2901    CMP	R1, #1
0x100D96	0xD105    BNE	L_fusion_CEC1302__gpioInit_19
; dir end address is: 4 (R1)
0x100D98	0xF2400108  MOVW	R1, #8
0x100D9C	0x4859    LDR	R0, [PC, #356]
0x100D9E	0xF7FFFBF1  BL	_GPIO_Digital_Input+0
0x100DA2	0xE004    B	L_fusion_CEC1302__gpioInit_110
L_fusion_CEC1302__gpioInit_19:
0x100DA4	0xF2400108  MOVW	R1, #8
0x100DA8	0x4856    LDR	R0, [PC, #344]
0x100DAA	0xF7FFFBF9  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_110:
0x100DAE	0xE09F    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 163 :: 		case _MIKROBUS_SCK_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_111:
; dir start address is: 4 (R1)
0x100DB0	0x2901    CMP	R1, #1
0x100DB2	0xD105    BNE	L_fusion_CEC1302__gpioInit_112
; dir end address is: 4 (R1)
0x100DB4	0xF2400108  MOVW	R1, #8
0x100DB8	0x4853    LDR	R0, [PC, #332]
0x100DBA	0xF7FFFBE3  BL	_GPIO_Digital_Input+0
0x100DBE	0xE004    B	L_fusion_CEC1302__gpioInit_113
L_fusion_CEC1302__gpioInit_112:
0x100DC0	0xF2400108  MOVW	R1, #8
0x100DC4	0x4850    LDR	R0, [PC, #320]
0x100DC6	0xF7FFFBEB  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_113:
0x100DCA	0xE091    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 164 :: 		case _MIKROBUS_MISO_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_114:
; dir start address is: 4 (R1)
0x100DCC	0x2901    CMP	R1, #1
0x100DCE	0xD105    BNE	L_fusion_CEC1302__gpioInit_115
; dir end address is: 4 (R1)
0x100DD0	0xF2400110  MOVW	R1, #16
0x100DD4	0x484D    LDR	R0, [PC, #308]
0x100DD6	0xF7FFFBD5  BL	_GPIO_Digital_Input+0
0x100DDA	0xE004    B	L_fusion_CEC1302__gpioInit_116
L_fusion_CEC1302__gpioInit_115:
0x100DDC	0xF2400110  MOVW	R1, #16
0x100DE0	0x484A    LDR	R0, [PC, #296]
0x100DE2	0xF7FFFBDD  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_116:
0x100DE6	0xE083    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 165 :: 		case _MIKROBUS_MOSI_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_117:
; dir start address is: 4 (R1)
0x100DE8	0x2901    CMP	R1, #1
0x100DEA	0xD105    BNE	L_fusion_CEC1302__gpioInit_118
; dir end address is: 4 (R1)
0x100DEC	0xF2400110  MOVW	R1, #16
0x100DF0	0x4847    LDR	R0, [PC, #284]
0x100DF2	0xF7FFFBC7  BL	_GPIO_Digital_Input+0
0x100DF6	0xE004    B	L_fusion_CEC1302__gpioInit_119
L_fusion_CEC1302__gpioInit_118:
0x100DF8	0xF2400110  MOVW	R1, #16
0x100DFC	0x4844    LDR	R0, [PC, #272]
0x100DFE	0xF7FFFBCF  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_119:
0x100E02	0xE075    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 166 :: 		case _MIKROBUS_PWM_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_120:
; dir start address is: 4 (R1)
0x100E04	0x2901    CMP	R1, #1
0x100E06	0xD105    BNE	L_fusion_CEC1302__gpioInit_121
; dir end address is: 4 (R1)
0x100E08	0xF2400110  MOVW	R1, #16
0x100E0C	0x4841    LDR	R0, [PC, #260]
0x100E0E	0xF7FFFBB9  BL	_GPIO_Digital_Input+0
0x100E12	0xE004    B	L_fusion_CEC1302__gpioInit_122
L_fusion_CEC1302__gpioInit_121:
0x100E14	0xF2400110  MOVW	R1, #16
0x100E18	0x483E    LDR	R0, [PC, #248]
0x100E1A	0xF7FFFBC1  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_122:
0x100E1E	0xE067    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 167 :: 		case _MIKROBUS_INT_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_1); break;
L_fusion_CEC1302__gpioInit_123:
; dir start address is: 4 (R1)
0x100E20	0x2901    CMP	R1, #1
0x100E22	0xD105    BNE	L_fusion_CEC1302__gpioInit_124
; dir end address is: 4 (R1)
0x100E24	0xF2400102  MOVW	R1, #2
0x100E28	0x4836    LDR	R0, [PC, #216]
0x100E2A	0xF7FFFBAB  BL	_GPIO_Digital_Input+0
0x100E2E	0xE004    B	L_fusion_CEC1302__gpioInit_125
L_fusion_CEC1302__gpioInit_124:
0x100E30	0xF2400102  MOVW	R1, #2
0x100E34	0x4833    LDR	R0, [PC, #204]
0x100E36	0xF7FFFBB3  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_125:
0x100E3A	0xE059    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 168 :: 		case _MIKROBUS_RX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_126:
; dir start address is: 4 (R1)
0x100E3C	0x2901    CMP	R1, #1
0x100E3E	0xD105    BNE	L_fusion_CEC1302__gpioInit_127
; dir end address is: 4 (R1)
0x100E40	0xF2400104  MOVW	R1, #4
0x100E44	0x4831    LDR	R0, [PC, #196]
0x100E46	0xF7FFFB9D  BL	_GPIO_Digital_Input+0
0x100E4A	0xE004    B	L_fusion_CEC1302__gpioInit_128
L_fusion_CEC1302__gpioInit_127:
0x100E4C	0xF2400104  MOVW	R1, #4
0x100E50	0x482E    LDR	R0, [PC, #184]
0x100E52	0xF7FFFBA5  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_128:
0x100E56	0xE04B    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 169 :: 		case _MIKROBUS_TX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_129:
; dir start address is: 4 (R1)
0x100E58	0x2901    CMP	R1, #1
0x100E5A	0xD105    BNE	L_fusion_CEC1302__gpioInit_130
; dir end address is: 4 (R1)
0x100E5C	0xF2400120  MOVW	R1, #32
0x100E60	0x482A    LDR	R0, [PC, #168]
0x100E62	0xF7FFFB8F  BL	_GPIO_Digital_Input+0
0x100E66	0xE004    B	L_fusion_CEC1302__gpioInit_131
L_fusion_CEC1302__gpioInit_130:
0x100E68	0xF2400120  MOVW	R1, #32
0x100E6C	0x4827    LDR	R0, [PC, #156]
0x100E6E	0xF7FFFB97  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_131:
0x100E72	0xE03D    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 170 :: 		case _MIKROBUS_SCL_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_020_027, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_020_027, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_132:
; dir start address is: 4 (R1)
0x100E74	0x2901    CMP	R1, #1
0x100E76	0xD105    BNE	L_fusion_CEC1302__gpioInit_133
; dir end address is: 4 (R1)
0x100E78	0xF2400110  MOVW	R1, #16
0x100E7C	0x4826    LDR	R0, [PC, #152]
0x100E7E	0xF7FFFB81  BL	_GPIO_Digital_Input+0
0x100E82	0xE004    B	L_fusion_CEC1302__gpioInit_134
L_fusion_CEC1302__gpioInit_133:
0x100E84	0xF2400110  MOVW	R1, #16
0x100E88	0x4823    LDR	R0, [PC, #140]
0x100E8A	0xF7FFFB89  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_134:
0x100E8E	0xE02F    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 171 :: 		case _MIKROBUS_SDA_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_020_027, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_020_027, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_135:
; dir start address is: 4 (R1)
0x100E90	0x2901    CMP	R1, #1
0x100E92	0xD105    BNE	L_fusion_CEC1302__gpioInit_136
; dir end address is: 4 (R1)
0x100E94	0xF2400120  MOVW	R1, #32
0x100E98	0x481F    LDR	R0, [PC, #124]
0x100E9A	0xF7FFFB73  BL	_GPIO_Digital_Input+0
0x100E9E	0xE004    B	L_fusion_CEC1302__gpioInit_137
L_fusion_CEC1302__gpioInit_136:
0x100EA0	0xF2400120  MOVW	R1, #32
0x100EA4	0x481C    LDR	R0, [PC, #112]
0x100EA6	0xF7FFFB7B  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_137:
0x100EAA	0xE021    B	L_fusion_CEC1302__gpioInit_11
;__fu_cec1302_gpio.c, 172 :: 		default                 : return _MIKROBUS_ERR_PIN;
L_fusion_CEC1302__gpioInit_138:
0x100EAC	0x2001    MOVS	R0, #1
0x100EAE	0xE020    B	L_end__gpioInit_1
;__fu_cec1302_gpio.c, 173 :: 		}
L_fusion_CEC1302__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x100EB0	0x2800    CMP	R0, #0
0x100EB2	0xF43FAF53  BEQ	L_fusion_CEC1302__gpioInit_12
0x100EB6	0x2801    CMP	R0, #1
0x100EB8	0xF43FAF5E  BEQ	L_fusion_CEC1302__gpioInit_15
0x100EBC	0x2802    CMP	R0, #2
0x100EBE	0xF43FAF69  BEQ	L_fusion_CEC1302__gpioInit_18
0x100EC2	0x2803    CMP	R0, #3
0x100EC4	0xF43FAF74  BEQ	L_fusion_CEC1302__gpioInit_111
0x100EC8	0x2804    CMP	R0, #4
0x100ECA	0xF43FAF7F  BEQ	L_fusion_CEC1302__gpioInit_114
0x100ECE	0x2805    CMP	R0, #5
0x100ED0	0xF43FAF8A  BEQ	L_fusion_CEC1302__gpioInit_117
0x100ED4	0x2806    CMP	R0, #6
0x100ED6	0xF43FAF95  BEQ	L_fusion_CEC1302__gpioInit_120
0x100EDA	0x2807    CMP	R0, #7
0x100EDC	0xD0A0    BEQ	L_fusion_CEC1302__gpioInit_123
0x100EDE	0x2808    CMP	R0, #8
0x100EE0	0xD0AC    BEQ	L_fusion_CEC1302__gpioInit_126
0x100EE2	0x2809    CMP	R0, #9
0x100EE4	0xD0B8    BEQ	L_fusion_CEC1302__gpioInit_129
0x100EE6	0x280A    CMP	R0, #10
0x100EE8	0xD0C4    BEQ	L_fusion_CEC1302__gpioInit_132
0x100EEA	0x280B    CMP	R0, #11
0x100EEC	0xD0D0    BEQ	L_fusion_CEC1302__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x100EEE	0xE7DD    B	L_fusion_CEC1302__gpioInit_138
L_fusion_CEC1302__gpioInit_11:
;__fu_cec1302_gpio.c, 174 :: 		return _MIKROBUS_OK;
0x100EF0	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_gpio.c, 175 :: 		}
L_end__gpioInit_1:
0x100EF2	0xF8DDE000  LDR	LR, [SP, #0]
0x100EF6	0xB001    ADD	SP, SP, #4
0x100EF8	0x4770    BX	LR
0x100EFA	0xBF00    NOP
0x100EFC	0x10C04008  	GPIO_PORT_060_067+0
0x100F00	0x11804008  	GPIO_PORT_140_147+0
0x100F04	0x12004008  	GPIO_PORT_200_207+0
0x100F08	0x11A04008  	GPIO_PORT_150_157+0
0x100F0C	0x11C04008  	GPIO_PORT_160_167+0
0x100F10	0x10A04008  	GPIO_PORT_050_057+0
0x100F14	0x10604008  	GPIO_PORT_030_037+0
0x100F18	0x10404008  	GPIO_PORT_020_027+0
; end of fusion_CEC1302__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_CEC1302.c, 593 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x100584	0xB081    SUB	SP, SP, #4
0x100586	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_CEC1302.c, 595 :: 		
0x10058A	0x4A04    LDR	R2, [PC, #16]
0x10058C	0xB2C9    UXTB	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x10058E	0xF7FFFF39  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1302.c, 596 :: 		
L_end_GPIO_Digital_Input:
0x100592	0xF8DDE000  LDR	LR, [SP, #0]
0x100596	0xB001    ADD	SP, SP, #4
0x100598	0x4770    BX	LR
0x10059A	0xBF00    NOP
0x10059C	0x04000010  	#1049600
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_CEC1302.c, 376 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x100404	0xB081    SUB	SP, SP, #4
0x100406	0x4604    MOV	R4, R0
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 16 (R4)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO_CEC1302.c, 379 :: 		
;__Lib_GPIO_CEC1302.c, 380 :: 		
;__Lib_GPIO_CEC1302.c, 381 :: 		
;__Lib_GPIO_CEC1302.c, 389 :: 		
0x100408	0x4B3C    LDR	R3, [PC, #240]
0x10040A	0x429C    CMP	R4, R3
0x10040C	0xD803    BHI	L__GPIO_Config48
0x10040E	0x4B3C    LDR	R3, [PC, #240]
0x100410	0x429C    CMP	R4, R3
0x100412	0xD300    BCC	L__GPIO_Config47
0x100414	0xE000    B	L_GPIO_Config2
; port end address is: 16 (R4)
; pinMask end address is: 4 (R1)
; config end address is: 8 (R2)
L__GPIO_Config48:
L__GPIO_Config47:
;__Lib_GPIO_CEC1302.c, 390 :: 		
0x100416	0xE06F    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1302.c, 391 :: 		
L_GPIO_Config2:
;__Lib_GPIO_CEC1302.c, 396 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 16 (R4)
0x100418	0x4B3A    LDR	R3, [PC, #232]
0x10041A	0x429C    CMP	R4, R3
0x10041C	0xD303    BCC	L__GPIO_Config50
0x10041E	0x4B3A    LDR	R3, [PC, #232]
0x100420	0x429C    CMP	R4, R3
0x100422	0xD200    BCS	L__GPIO_Config49
; port end address is: 16 (R4)
; pinMask end address is: 4 (R1)
; config end address is: 8 (R2)
L__GPIO_Config45:
;__Lib_GPIO_CEC1302.c, 397 :: 		
0x100424	0xE068    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1302.c, 396 :: 		
L__GPIO_Config50:
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 16 (R4)
L__GPIO_Config49:
;__Lib_GPIO_CEC1302.c, 401 :: 		
0x100426	0x4B36    LDR	R3, [PC, #216]
0x100428	0x1AE3    SUB	R3, R4, R3
0x10042A	0xF003031F  AND	R3, R3, #31
0x10042E	0xB103    CBZ	R3, L_GPIO_Config6
; port end address is: 16 (R4)
; pinMask end address is: 4 (R1)
; config end address is: 8 (R2)
;__Lib_GPIO_CEC1302.c, 402 :: 		
0x100430	0xE062    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1302.c, 403 :: 		
L_GPIO_Config6:
;__Lib_GPIO_CEC1302.c, 405 :: 		
; CtrlReg start address is: 0 (R0)
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 16 (R4)
0x100432	0x4620    MOV	R0, R4
;__Lib_GPIO_CEC1302.c, 406 :: 		
0x100434	0x4B35    LDR	R3, [PC, #212]
0x100436	0x429C    CMP	R4, R3
0x100438	0xD302    BCC	L_GPIO_Config7
;__Lib_GPIO_CEC1302.c, 407 :: 		
0x10043A	0xF50464A4  ADD	R4, R4, #1312
; port end address is: 16 (R4)
; CtrlReg2 start address is: 16 (R4)
;__Lib_GPIO_CEC1302.c, 408 :: 		
; CtrlReg2 end address is: 16 (R4)
0x10043E	0xE008    B	L_GPIO_Config8
L_GPIO_Config7:
; port start address is: 16 (R4)
0x100440	0x4B31    LDR	R3, [PC, #196]
0x100442	0x429C    CMP	R4, R3
0x100444	0xD303    BCC	L_GPIO_Config9
;__Lib_GPIO_CEC1302.c, 409 :: 		
0x100446	0xF504639C  ADD	R3, R4, #1248
; port end address is: 16 (R4)
; CtrlReg2 start address is: 12 (R3)
;__Lib_GPIO_CEC1302.c, 410 :: 		
0x10044A	0x461C    MOV	R4, R3
; CtrlReg2 end address is: 12 (R3)
0x10044C	0xE001    B	L_GPIO_Config10
L_GPIO_Config9:
;__Lib_GPIO_CEC1302.c, 411 :: 		
; port start address is: 16 (R4)
0x10044E	0xF50464A0  ADD	R4, R4, #1280
; port end address is: 16 (R4)
; CtrlReg2 start address is: 16 (R4)
; CtrlReg2 end address is: 16 (R4)
;__Lib_GPIO_CEC1302.c, 412 :: 		
L_GPIO_Config10:
; CtrlReg2 start address is: 16 (R4)
; CtrlReg2 end address is: 16 (R4)
L_GPIO_Config8:
;__Lib_GPIO_CEC1302.c, 414 :: 		
; CtrlReg2 start address is: 16 (R4)
0x100452	0xF64F73FF  MOVW	R3, #65535
0x100456	0xEA020303  AND	R3, R2, R3, LSL #0
; ctrlConfig start address is: 20 (R5)
0x10045A	0x461D    MOV	R5, R3
;__Lib_GPIO_CEC1302.c, 415 :: 		
0x10045C	0x4B2C    LDR	R3, [PC, #176]
0x10045E	0xEA020303  AND	R3, R2, R3, LSL #0
; config end address is: 8 (R2)
0x100462	0x0C1B    LSRS	R3, R3, #16
; ctrl2config start address is: 8 (R2)
0x100464	0x461A    MOV	R2, R3
;__Lib_GPIO_CEC1302.c, 418 :: 		
; pinNum start address is: 32 (R8)
0x100466	0xF2400800  MOVW	R8, #0
; pinMask end address is: 4 (R1)
; CtrlReg end address is: 0 (R0)
; CtrlReg2 end address is: 16 (R4)
; ctrlConfig end address is: 20 (R5)
; ctrl2config end address is: 8 (R2)
; pinNum end address is: 32 (R8)
0x10046A	0xB2CF    UXTB	R7, R1
0x10046C	0x4629    MOV	R1, R5
0x10046E	0x4606    MOV	R6, R0
0x100470	0x4610    MOV	R0, R2
0x100472	0x4622    MOV	R2, R4
L_GPIO_Config11:
; pinNum start address is: 32 (R8)
; pinMask start address is: 28 (R7)
; CtrlReg start address is: 24 (R6)
; CtrlReg2 start address is: 8 (R2)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
; ctrl2config start address is: 0 (R0)
; ctrl2config end address is: 0 (R0)
; ctrlConfig start address is: 4 (R1)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 start address is: 8 (R2)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg start address is: 24 (R6)
; CtrlReg end address is: 24 (R6)
; pinMask start address is: 28 (R7)
; pinMask end address is: 28 (R7)
0x100474	0xF1B80F08  CMP	R8, #8
0x100478	0xD23E    BCS	L_GPIO_Config12
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
;__Lib_GPIO_CEC1302.c, 420 :: 		
; pinMask start address is: 28 (R7)
; CtrlReg start address is: 24 (R6)
; CtrlReg2 start address is: 8 (R2)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
0x10047A	0x2301    MOVS	R3, #1
0x10047C	0xB21B    SXTH	R3, R3
0x10047E	0xFA03F308  LSL	R3, R3, R8
0x100482	0xB21B    SXTH	R3, R3
; pos start address is: 16 (R4)
0x100484	0xB21C    SXTH	R4, R3
;__Lib_GPIO_CEC1302.c, 423 :: 		
0x100486	0xEA070304  AND	R3, R7, R4, LSL #0
;__Lib_GPIO_CEC1302.c, 424 :: 		
0x10048A	0x42A3    CMP	R3, R4
0x10048C	0xD131    BNE	L_GPIO_Config14
; pos end address is: 16 (R4)
;__Lib_GPIO_CEC1302.c, 428 :: 		
0x10048E	0xF4015340  AND	R3, R1, #12288
0x100492	0xB18B    CBZ	R3, L_GPIO_Config15
;__Lib_GPIO_CEC1302.c, 429 :: 		
0x100494	0xEA4F0388  LSL	R3, R8, #2
0x100498	0x18F5    ADDS	R5, R6, R3
0x10049A	0x682C    LDR	R4, [R5, #0]
0x10049C	0xF46F5340  MVN	R3, #12288
0x1004A0	0xEA040303  AND	R3, R4, R3, LSL #0
0x1004A4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1302.c, 430 :: 		
0x1004A6	0xEA4F0388  LSL	R3, R8, #2
0x1004AA	0x18F5    ADDS	R5, R6, R3
0x1004AC	0xF4015440  AND	R4, R1, #12288
0x1004B0	0x682B    LDR	R3, [R5, #0]
0x1004B2	0x4323    ORRS	R3, R4
0x1004B4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1302.c, 431 :: 		
0x1004B6	0xE01C    B	L_GPIO_Config16
L_GPIO_Config15:
;__Lib_GPIO_CEC1302.c, 432 :: 		
0x1004B8	0xEA4F0388  LSL	R3, R8, #2
0x1004BC	0x18F5    ADDS	R5, R6, R3
0x1004BE	0x682C    LDR	R4, [R5, #0]
0x1004C0	0x4B13    LDR	R3, [PC, #76]
0x1004C2	0xEA040303  AND	R3, R4, R3, LSL #0
0x1004C6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1302.c, 433 :: 		
0x1004C8	0xEA4F0388  LSL	R3, R8, #2
0x1004CC	0x18F4    ADDS	R4, R6, R3
0x1004CE	0x6823    LDR	R3, [R4, #0]
0x1004D0	0x430B    ORRS	R3, R1
0x1004D2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1302.c, 434 :: 		
0x1004D4	0xEA4F0388  LSL	R3, R8, #2
0x1004D8	0x18D5    ADDS	R5, R2, R3
0x1004DA	0x682C    LDR	R4, [R5, #0]
0x1004DC	0xF06F03FF  MVN	R3, #255
0x1004E0	0xEA040303  AND	R3, R4, R3, LSL #0
0x1004E4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1302.c, 435 :: 		
0x1004E6	0xEA4F0388  LSL	R3, R8, #2
0x1004EA	0x18D4    ADDS	R4, R2, R3
0x1004EC	0x6823    LDR	R3, [R4, #0]
0x1004EE	0x4303    ORRS	R3, R0
0x1004F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1302.c, 436 :: 		
L_GPIO_Config16:
;__Lib_GPIO_CEC1302.c, 437 :: 		
L_GPIO_Config14:
;__Lib_GPIO_CEC1302.c, 418 :: 		
0x1004F2	0xF1080801  ADD	R8, R8, #1
;__Lib_GPIO_CEC1302.c, 438 :: 		
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
; pinNum end address is: 32 (R8)
0x1004F6	0xE7BD    B	L_GPIO_Config11
L_GPIO_Config12:
;__Lib_GPIO_CEC1302.c, 439 :: 		
L_end_GPIO_Config:
0x1004F8	0xB001    ADD	SP, SP, #4
0x1004FA	0x4770    BX	LR
0x1004FC	0x12604008  	#1074270816
0x100500	0x10004008  	#1074270208
0x100504	0x10E04008  	#1074270432
0x100508	0x11004008  	#1074270464
0x10050C	0x12004008  	#1074270720
0x100510	0x0000FFFF  	#-65536
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO_CEC1302.c, 583 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1005A0	0xB081    SUB	SP, SP, #4
0x1005A2	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_CEC1302.c, 585 :: 		
0x1005A6	0x4A04    LDR	R2, [PC, #16]
0x1005A8	0xB2C9    UXTB	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1005AA	0xF7FFFF2B  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1302.c, 586 :: 		
L_end_GPIO_Digital_Output:
0x1005AE	0xF8DDE000  LDR	LR, [SP, #0]
0x1005B2	0xB001    ADD	SP, SP, #4
0x1005B4	0x4770    BX	LR
0x1005B6	0xBF00    NOP
0x1005B8	0x06000020  	#2098688
; end of _GPIO_Digital_Output
fusion_CEC1302__gpioInit_2:
;__fu_cec1302_gpio.c, 177 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x100F1C	0xB081    SUB	SP, SP, #4
0x100F1E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fu_cec1302_gpio.c, 179 :: 		switch( pin )
0x100F22	0xE0A9    B	L_fusion_CEC1302__gpioInit_239
; pin end address is: 0 (R0)
;__fu_cec1302_gpio.c, 181 :: 		case _MIKROBUS_AN_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_060_067, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_060_067, _GPIO_PINMASK_1); break;
L_fusion_CEC1302__gpioInit_241:
0x100F24	0x2901    CMP	R1, #1
0x100F26	0xD105    BNE	L_fusion_CEC1302__gpioInit_242
; dir end address is: 4 (R1)
0x100F28	0xF2400102  MOVW	R1, #2
0x100F2C	0x4865    LDR	R0, [PC, #404]
0x100F2E	0xF7FFFB29  BL	_GPIO_Digital_Input+0
0x100F32	0xE004    B	L_fusion_CEC1302__gpioInit_243
L_fusion_CEC1302__gpioInit_242:
0x100F34	0xF2400102  MOVW	R1, #2
0x100F38	0x4862    LDR	R0, [PC, #392]
0x100F3A	0xF7FFFB31  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_243:
0x100F3E	0xE0BB    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 182 :: 		case _MIKROBUS_RST_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_7); break;
L_fusion_CEC1302__gpioInit_244:
; dir start address is: 4 (R1)
0x100F40	0x2901    CMP	R1, #1
0x100F42	0xD105    BNE	L_fusion_CEC1302__gpioInit_245
; dir end address is: 4 (R1)
0x100F44	0xF2400180  MOVW	R1, #128
0x100F48	0x485F    LDR	R0, [PC, #380]
0x100F4A	0xF7FFFB1B  BL	_GPIO_Digital_Input+0
0x100F4E	0xE004    B	L_fusion_CEC1302__gpioInit_246
L_fusion_CEC1302__gpioInit_245:
0x100F50	0xF2400180  MOVW	R1, #128
0x100F54	0x485C    LDR	R0, [PC, #368]
0x100F56	0xF7FFFB23  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_246:
0x100F5A	0xE0AD    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 183 :: 		case _MIKROBUS_CS_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_140_147, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_140_147, _GPIO_PINMASK_6); break;
L_fusion_CEC1302__gpioInit_247:
; dir start address is: 4 (R1)
0x100F5C	0x2901    CMP	R1, #1
0x100F5E	0xD105    BNE	L_fusion_CEC1302__gpioInit_248
; dir end address is: 4 (R1)
0x100F60	0xF2400140  MOVW	R1, #64
0x100F64	0x4859    LDR	R0, [PC, #356]
0x100F66	0xF7FFFB0D  BL	_GPIO_Digital_Input+0
0x100F6A	0xE004    B	L_fusion_CEC1302__gpioInit_249
L_fusion_CEC1302__gpioInit_248:
0x100F6C	0xF2400140  MOVW	R1, #64
0x100F70	0x4856    LDR	R0, [PC, #344]
0x100F72	0xF7FFFB15  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_249:
0x100F76	0xE09F    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 184 :: 		case _MIKROBUS_SCK_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_250:
; dir start address is: 4 (R1)
0x100F78	0x2901    CMP	R1, #1
0x100F7A	0xD105    BNE	L_fusion_CEC1302__gpioInit_251
; dir end address is: 4 (R1)
0x100F7C	0xF2400108  MOVW	R1, #8
0x100F80	0x4853    LDR	R0, [PC, #332]
0x100F82	0xF7FFFAFF  BL	_GPIO_Digital_Input+0
0x100F86	0xE004    B	L_fusion_CEC1302__gpioInit_252
L_fusion_CEC1302__gpioInit_251:
0x100F88	0xF2400108  MOVW	R1, #8
0x100F8C	0x4850    LDR	R0, [PC, #320]
0x100F8E	0xF7FFFB07  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_252:
0x100F92	0xE091    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 185 :: 		case _MIKROBUS_MISO_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_253:
; dir start address is: 4 (R1)
0x100F94	0x2901    CMP	R1, #1
0x100F96	0xD105    BNE	L_fusion_CEC1302__gpioInit_254
; dir end address is: 4 (R1)
0x100F98	0xF2400110  MOVW	R1, #16
0x100F9C	0x484D    LDR	R0, [PC, #308]
0x100F9E	0xF7FFFAF1  BL	_GPIO_Digital_Input+0
0x100FA2	0xE004    B	L_fusion_CEC1302__gpioInit_255
L_fusion_CEC1302__gpioInit_254:
0x100FA4	0xF2400110  MOVW	R1, #16
0x100FA8	0x484A    LDR	R0, [PC, #296]
0x100FAA	0xF7FFFAF9  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_255:
0x100FAE	0xE083    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 186 :: 		case _MIKROBUS_MOSI_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_256:
; dir start address is: 4 (R1)
0x100FB0	0x2901    CMP	R1, #1
0x100FB2	0xD105    BNE	L_fusion_CEC1302__gpioInit_257
; dir end address is: 4 (R1)
0x100FB4	0xF2400110  MOVW	R1, #16
0x100FB8	0x4847    LDR	R0, [PC, #284]
0x100FBA	0xF7FFFAE3  BL	_GPIO_Digital_Input+0
0x100FBE	0xE004    B	L_fusion_CEC1302__gpioInit_258
L_fusion_CEC1302__gpioInit_257:
0x100FC0	0xF2400110  MOVW	R1, #16
0x100FC4	0x4844    LDR	R0, [PC, #272]
0x100FC6	0xF7FFFAEB  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_258:
0x100FCA	0xE075    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 187 :: 		case _MIKROBUS_PWM_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_259:
; dir start address is: 4 (R1)
0x100FCC	0x2901    CMP	R1, #1
0x100FCE	0xD105    BNE	L_fusion_CEC1302__gpioInit_260
; dir end address is: 4 (R1)
0x100FD0	0xF2400110  MOVW	R1, #16
0x100FD4	0x4841    LDR	R0, [PC, #260]
0x100FD6	0xF7FFFAD5  BL	_GPIO_Digital_Input+0
0x100FDA	0xE004    B	L_fusion_CEC1302__gpioInit_261
L_fusion_CEC1302__gpioInit_260:
0x100FDC	0xF2400110  MOVW	R1, #16
0x100FE0	0x483E    LDR	R0, [PC, #248]
0x100FE2	0xF7FFFADD  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_261:
0x100FE6	0xE067    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 188 :: 		case _MIKROBUS_INT_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_262:
; dir start address is: 4 (R1)
0x100FE8	0x2901    CMP	R1, #1
0x100FEA	0xD105    BNE	L_fusion_CEC1302__gpioInit_263
; dir end address is: 4 (R1)
0x100FEC	0xF2400110  MOVW	R1, #16
0x100FF0	0x483B    LDR	R0, [PC, #236]
0x100FF2	0xF7FFFAC7  BL	_GPIO_Digital_Input+0
0x100FF6	0xE004    B	L_fusion_CEC1302__gpioInit_264
L_fusion_CEC1302__gpioInit_263:
0x100FF8	0xF2400110  MOVW	R1, #16
0x100FFC	0x4838    LDR	R0, [PC, #224]
0x100FFE	0xF7FFFACF  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_264:
0x101002	0xE059    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 189 :: 		case _MIKROBUS_RX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_265:
; dir start address is: 4 (R1)
0x101004	0x2901    CMP	R1, #1
0x101006	0xD105    BNE	L_fusion_CEC1302__gpioInit_266
; dir end address is: 4 (R1)
0x101008	0xF2400104  MOVW	R1, #4
0x10100C	0x4831    LDR	R0, [PC, #196]
0x10100E	0xF7FFFAB9  BL	_GPIO_Digital_Input+0
0x101012	0xE004    B	L_fusion_CEC1302__gpioInit_267
L_fusion_CEC1302__gpioInit_266:
0x101014	0xF2400104  MOVW	R1, #4
0x101018	0x482E    LDR	R0, [PC, #184]
0x10101A	0xF7FFFAC1  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_267:
0x10101E	0xE04B    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 190 :: 		case _MIKROBUS_TX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_268:
; dir start address is: 4 (R1)
0x101020	0x2901    CMP	R1, #1
0x101022	0xD105    BNE	L_fusion_CEC1302__gpioInit_269
; dir end address is: 4 (R1)
0x101024	0xF2400120  MOVW	R1, #32
0x101028	0x482A    LDR	R0, [PC, #168]
0x10102A	0xF7FFFAAB  BL	_GPIO_Digital_Input+0
0x10102E	0xE004    B	L_fusion_CEC1302__gpioInit_270
L_fusion_CEC1302__gpioInit_269:
0x101030	0xF2400120  MOVW	R1, #32
0x101034	0x4827    LDR	R0, [PC, #156]
0x101036	0xF7FFFAB3  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_270:
0x10103A	0xE03D    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 191 :: 		case _MIKROBUS_SCL_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_271:
; dir start address is: 4 (R1)
0x10103C	0x2901    CMP	R1, #1
0x10103E	0xD105    BNE	L_fusion_CEC1302__gpioInit_272
; dir end address is: 4 (R1)
0x101040	0xF2400120  MOVW	R1, #32
0x101044	0x4826    LDR	R0, [PC, #152]
0x101046	0xF7FFFA9D  BL	_GPIO_Digital_Input+0
0x10104A	0xE004    B	L_fusion_CEC1302__gpioInit_273
L_fusion_CEC1302__gpioInit_272:
0x10104C	0xF2400120  MOVW	R1, #32
0x101050	0x4823    LDR	R0, [PC, #140]
0x101052	0xF7FFFAA5  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_273:
0x101056	0xE02F    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 192 :: 		case _MIKROBUS_SDA_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_6); break;
L_fusion_CEC1302__gpioInit_274:
; dir start address is: 4 (R1)
0x101058	0x2901    CMP	R1, #1
0x10105A	0xD105    BNE	L_fusion_CEC1302__gpioInit_275
; dir end address is: 4 (R1)
0x10105C	0xF2400140  MOVW	R1, #64
0x101060	0x481F    LDR	R0, [PC, #124]
0x101062	0xF7FFFA8F  BL	_GPIO_Digital_Input+0
0x101066	0xE004    B	L_fusion_CEC1302__gpioInit_276
L_fusion_CEC1302__gpioInit_275:
0x101068	0xF2400140  MOVW	R1, #64
0x10106C	0x481C    LDR	R0, [PC, #112]
0x10106E	0xF7FFFA97  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_276:
0x101072	0xE021    B	L_fusion_CEC1302__gpioInit_240
;__fu_cec1302_gpio.c, 193 :: 		default                 : return _MIKROBUS_ERR_PIN;
L_fusion_CEC1302__gpioInit_277:
0x101074	0x2001    MOVS	R0, #1
0x101076	0xE020    B	L_end__gpioInit_2
;__fu_cec1302_gpio.c, 194 :: 		}
L_fusion_CEC1302__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x101078	0x2800    CMP	R0, #0
0x10107A	0xF43FAF53  BEQ	L_fusion_CEC1302__gpioInit_241
0x10107E	0x2801    CMP	R0, #1
0x101080	0xF43FAF5E  BEQ	L_fusion_CEC1302__gpioInit_244
0x101084	0x2802    CMP	R0, #2
0x101086	0xF43FAF69  BEQ	L_fusion_CEC1302__gpioInit_247
0x10108A	0x2803    CMP	R0, #3
0x10108C	0xF43FAF74  BEQ	L_fusion_CEC1302__gpioInit_250
0x101090	0x2804    CMP	R0, #4
0x101092	0xF43FAF7F  BEQ	L_fusion_CEC1302__gpioInit_253
0x101096	0x2805    CMP	R0, #5
0x101098	0xF43FAF8A  BEQ	L_fusion_CEC1302__gpioInit_256
0x10109C	0x2806    CMP	R0, #6
0x10109E	0xF43FAF95  BEQ	L_fusion_CEC1302__gpioInit_259
0x1010A2	0x2807    CMP	R0, #7
0x1010A4	0xD0A0    BEQ	L_fusion_CEC1302__gpioInit_262
0x1010A6	0x2808    CMP	R0, #8
0x1010A8	0xD0AC    BEQ	L_fusion_CEC1302__gpioInit_265
0x1010AA	0x2809    CMP	R0, #9
0x1010AC	0xD0B8    BEQ	L_fusion_CEC1302__gpioInit_268
0x1010AE	0x280A    CMP	R0, #10
0x1010B0	0xD0C4    BEQ	L_fusion_CEC1302__gpioInit_271
0x1010B2	0x280B    CMP	R0, #11
0x1010B4	0xD0D0    BEQ	L_fusion_CEC1302__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1010B6	0xE7DD    B	L_fusion_CEC1302__gpioInit_277
L_fusion_CEC1302__gpioInit_240:
;__fu_cec1302_gpio.c, 195 :: 		return _MIKROBUS_OK;
0x1010B8	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_gpio.c, 196 :: 		}
L_end__gpioInit_2:
0x1010BA	0xF8DDE000  LDR	LR, [SP, #0]
0x1010BE	0xB001    ADD	SP, SP, #4
0x1010C0	0x4770    BX	LR
0x1010C2	0xBF00    NOP
0x1010C4	0x10C04008  	GPIO_PORT_060_067+0
0x1010C8	0x10004008  	GPIO_PORT_000_007+0
0x1010CC	0x11804008  	GPIO_PORT_140_147+0
0x1010D0	0x11A04008  	GPIO_PORT_150_157+0
0x1010D4	0x11C04008  	GPIO_PORT_160_167+0
0x1010D8	0x10A04008  	GPIO_PORT_050_057+0
0x1010DC	0x10604008  	GPIO_PORT_030_037+0
0x1010E0	0x10204008  	GPIO_PORT_010_017+0
; end of fusion_CEC1302__gpioInit_2
fusion_CEC1302__gpioInit_3:
;__fu_cec1302_gpio.c, 198 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1009CC	0xB081    SUB	SP, SP, #4
0x1009CE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fu_cec1302_gpio.c, 200 :: 		switch( pin )
0x1009D2	0xE0A9    B	L_fusion_CEC1302__gpioInit_378
; pin end address is: 0 (R0)
;__fu_cec1302_gpio.c, 202 :: 		case _MIKROBUS_AN_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_060_067, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_060_067, _GPIO_PINMASK_0); break;
L_fusion_CEC1302__gpioInit_380:
0x1009D4	0x2901    CMP	R1, #1
0x1009D6	0xD105    BNE	L_fusion_CEC1302__gpioInit_381
; dir end address is: 4 (R1)
0x1009D8	0xF2400101  MOVW	R1, #1
0x1009DC	0x4865    LDR	R0, [PC, #404]
0x1009DE	0xF7FFFDD1  BL	_GPIO_Digital_Input+0
0x1009E2	0xE004    B	L_fusion_CEC1302__gpioInit_382
L_fusion_CEC1302__gpioInit_381:
0x1009E4	0xF2400101  MOVW	R1, #1
0x1009E8	0x4862    LDR	R0, [PC, #392]
0x1009EA	0xF7FFFDD9  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_382:
0x1009EE	0xE0BB    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 203 :: 		case _MIKROBUS_RST_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_383:
; dir start address is: 4 (R1)
0x1009F0	0x2901    CMP	R1, #1
0x1009F2	0xD105    BNE	L_fusion_CEC1302__gpioInit_384
; dir end address is: 4 (R1)
0x1009F4	0xF2400108  MOVW	R1, #8
0x1009F8	0x485F    LDR	R0, [PC, #380]
0x1009FA	0xF7FFFDC3  BL	_GPIO_Digital_Input+0
0x1009FE	0xE004    B	L_fusion_CEC1302__gpioInit_385
L_fusion_CEC1302__gpioInit_384:
0x100A00	0xF2400108  MOVW	R1, #8
0x100A04	0x485C    LDR	R0, [PC, #368]
0x100A06	0xF7FFFDCB  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_385:
0x100A0A	0xE0AD    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 204 :: 		case _MIKROBUS_CS_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_0); break;
L_fusion_CEC1302__gpioInit_386:
; dir start address is: 4 (R1)
0x100A0C	0x2901    CMP	R1, #1
0x100A0E	0xD105    BNE	L_fusion_CEC1302__gpioInit_387
; dir end address is: 4 (R1)
0x100A10	0xF2400101  MOVW	R1, #1
0x100A14	0x4859    LDR	R0, [PC, #356]
0x100A16	0xF7FFFDB5  BL	_GPIO_Digital_Input+0
0x100A1A	0xE004    B	L_fusion_CEC1302__gpioInit_388
L_fusion_CEC1302__gpioInit_387:
0x100A1C	0xF2400101  MOVW	R1, #1
0x100A20	0x4856    LDR	R0, [PC, #344]
0x100A22	0xF7FFFDBD  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_388:
0x100A26	0xE09F    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 205 :: 		case _MIKROBUS_SCK_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_389:
; dir start address is: 4 (R1)
0x100A28	0x2901    CMP	R1, #1
0x100A2A	0xD105    BNE	L_fusion_CEC1302__gpioInit_390
; dir end address is: 4 (R1)
0x100A2C	0xF2400108  MOVW	R1, #8
0x100A30	0x4853    LDR	R0, [PC, #332]
0x100A32	0xF7FFFDA7  BL	_GPIO_Digital_Input+0
0x100A36	0xE004    B	L_fusion_CEC1302__gpioInit_391
L_fusion_CEC1302__gpioInit_390:
0x100A38	0xF2400108  MOVW	R1, #8
0x100A3C	0x4850    LDR	R0, [PC, #320]
0x100A3E	0xF7FFFDAF  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_391:
0x100A42	0xE091    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 206 :: 		case _MIKROBUS_MISO_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_392:
; dir start address is: 4 (R1)
0x100A44	0x2901    CMP	R1, #1
0x100A46	0xD105    BNE	L_fusion_CEC1302__gpioInit_393
; dir end address is: 4 (R1)
0x100A48	0xF2400110  MOVW	R1, #16
0x100A4C	0x484D    LDR	R0, [PC, #308]
0x100A4E	0xF7FFFD99  BL	_GPIO_Digital_Input+0
0x100A52	0xE004    B	L_fusion_CEC1302__gpioInit_394
L_fusion_CEC1302__gpioInit_393:
0x100A54	0xF2400110  MOVW	R1, #16
0x100A58	0x484A    LDR	R0, [PC, #296]
0x100A5A	0xF7FFFDA1  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_394:
0x100A5E	0xE083    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 207 :: 		case _MIKROBUS_MOSI_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_395:
; dir start address is: 4 (R1)
0x100A60	0x2901    CMP	R1, #1
0x100A62	0xD105    BNE	L_fusion_CEC1302__gpioInit_396
; dir end address is: 4 (R1)
0x100A64	0xF2400110  MOVW	R1, #16
0x100A68	0x4844    LDR	R0, [PC, #272]
0x100A6A	0xF7FFFD8B  BL	_GPIO_Digital_Input+0
0x100A6E	0xE004    B	L_fusion_CEC1302__gpioInit_397
L_fusion_CEC1302__gpioInit_396:
0x100A70	0xF2400110  MOVW	R1, #16
0x100A74	0x4841    LDR	R0, [PC, #260]
0x100A76	0xF7FFFD93  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_397:
0x100A7A	0xE075    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 208 :: 		case _MIKROBUS_PWM_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_130_137, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_130_137, _GPIO_PINMASK_6); break;
L_fusion_CEC1302__gpioInit_398:
; dir start address is: 4 (R1)
0x100A7C	0x2901    CMP	R1, #1
0x100A7E	0xD105    BNE	L_fusion_CEC1302__gpioInit_399
; dir end address is: 4 (R1)
0x100A80	0xF2400140  MOVW	R1, #64
0x100A84	0x4840    LDR	R0, [PC, #256]
0x100A86	0xF7FFFD7D  BL	_GPIO_Digital_Input+0
0x100A8A	0xE004    B	L_fusion_CEC1302__gpioInit_3100
L_fusion_CEC1302__gpioInit_399:
0x100A8C	0xF2400140  MOVW	R1, #64
0x100A90	0x483D    LDR	R0, [PC, #244]
0x100A92	0xF7FFFD85  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_3100:
0x100A96	0xE067    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 209 :: 		case _MIKROBUS_INT_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_3101:
; dir start address is: 4 (R1)
0x100A98	0x2901    CMP	R1, #1
0x100A9A	0xD105    BNE	L_fusion_CEC1302__gpioInit_3102
; dir end address is: 4 (R1)
0x100A9C	0xF2400108  MOVW	R1, #8
0x100AA0	0x4836    LDR	R0, [PC, #216]
0x100AA2	0xF7FFFD6F  BL	_GPIO_Digital_Input+0
0x100AA6	0xE004    B	L_fusion_CEC1302__gpioInit_3103
L_fusion_CEC1302__gpioInit_3102:
0x100AA8	0xF2400108  MOVW	R1, #8
0x100AAC	0x4833    LDR	R0, [PC, #204]
0x100AAE	0xF7FFFD77  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_3103:
0x100AB2	0xE059    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 210 :: 		case _MIKROBUS_RX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_3104:
; dir start address is: 4 (R1)
0x100AB4	0x2901    CMP	R1, #1
0x100AB6	0xD105    BNE	L_fusion_CEC1302__gpioInit_3105
; dir end address is: 4 (R1)
0x100AB8	0xF2400104  MOVW	R1, #4
0x100ABC	0x4831    LDR	R0, [PC, #196]
0x100ABE	0xF7FFFD61  BL	_GPIO_Digital_Input+0
0x100AC2	0xE004    B	L_fusion_CEC1302__gpioInit_3106
L_fusion_CEC1302__gpioInit_3105:
0x100AC4	0xF2400104  MOVW	R1, #4
0x100AC8	0x482E    LDR	R0, [PC, #184]
0x100ACA	0xF7FFFD69  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_3106:
0x100ACE	0xE04B    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 211 :: 		case _MIKROBUS_TX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_3107:
; dir start address is: 4 (R1)
0x100AD0	0x2901    CMP	R1, #1
0x100AD2	0xD105    BNE	L_fusion_CEC1302__gpioInit_3108
; dir end address is: 4 (R1)
0x100AD4	0xF2400120  MOVW	R1, #32
0x100AD8	0x482A    LDR	R0, [PC, #168]
0x100ADA	0xF7FFFD53  BL	_GPIO_Digital_Input+0
0x100ADE	0xE004    B	L_fusion_CEC1302__gpioInit_3109
L_fusion_CEC1302__gpioInit_3108:
0x100AE0	0xF2400120  MOVW	R1, #32
0x100AE4	0x4827    LDR	R0, [PC, #156]
0x100AE6	0xF7FFFD5B  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_3109:
0x100AEA	0xE03D    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 212 :: 		case _MIKROBUS_SCL_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_130_137, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_130_137, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_3110:
; dir start address is: 4 (R1)
0x100AEC	0x2901    CMP	R1, #1
0x100AEE	0xD105    BNE	L_fusion_CEC1302__gpioInit_3111
; dir end address is: 4 (R1)
0x100AF0	0xF2400110  MOVW	R1, #16
0x100AF4	0x4824    LDR	R0, [PC, #144]
0x100AF6	0xF7FFFD45  BL	_GPIO_Digital_Input+0
0x100AFA	0xE004    B	L_fusion_CEC1302__gpioInit_3112
L_fusion_CEC1302__gpioInit_3111:
0x100AFC	0xF2400110  MOVW	R1, #16
0x100B00	0x4821    LDR	R0, [PC, #132]
0x100B02	0xF7FFFD4D  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_3112:
0x100B06	0xE02F    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 213 :: 		case _MIKROBUS_SDA_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_7); break;
L_fusion_CEC1302__gpioInit_3113:
; dir start address is: 4 (R1)
0x100B08	0x2901    CMP	R1, #1
0x100B0A	0xD105    BNE	L_fusion_CEC1302__gpioInit_3114
; dir end address is: 4 (R1)
0x100B0C	0xF2400180  MOVW	R1, #128
0x100B10	0x481E    LDR	R0, [PC, #120]
0x100B12	0xF7FFFD37  BL	_GPIO_Digital_Input+0
0x100B16	0xE004    B	L_fusion_CEC1302__gpioInit_3115
L_fusion_CEC1302__gpioInit_3114:
0x100B18	0xF2400180  MOVW	R1, #128
0x100B1C	0x481B    LDR	R0, [PC, #108]
0x100B1E	0xF7FFFD3F  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_3115:
0x100B22	0xE021    B	L_fusion_CEC1302__gpioInit_379
;__fu_cec1302_gpio.c, 214 :: 		default                 : return _MIKROBUS_ERR_PIN;
L_fusion_CEC1302__gpioInit_3116:
0x100B24	0x2001    MOVS	R0, #1
0x100B26	0xE020    B	L_end__gpioInit_3
;__fu_cec1302_gpio.c, 215 :: 		}
L_fusion_CEC1302__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x100B28	0x2800    CMP	R0, #0
0x100B2A	0xF43FAF53  BEQ	L_fusion_CEC1302__gpioInit_380
0x100B2E	0x2801    CMP	R0, #1
0x100B30	0xF43FAF5E  BEQ	L_fusion_CEC1302__gpioInit_383
0x100B34	0x2802    CMP	R0, #2
0x100B36	0xF43FAF69  BEQ	L_fusion_CEC1302__gpioInit_386
0x100B3A	0x2803    CMP	R0, #3
0x100B3C	0xF43FAF74  BEQ	L_fusion_CEC1302__gpioInit_389
0x100B40	0x2804    CMP	R0, #4
0x100B42	0xF43FAF7F  BEQ	L_fusion_CEC1302__gpioInit_392
0x100B46	0x2805    CMP	R0, #5
0x100B48	0xF43FAF8A  BEQ	L_fusion_CEC1302__gpioInit_395
0x100B4C	0x2806    CMP	R0, #6
0x100B4E	0xF43FAF95  BEQ	L_fusion_CEC1302__gpioInit_398
0x100B52	0x2807    CMP	R0, #7
0x100B54	0xD0A0    BEQ	L_fusion_CEC1302__gpioInit_3101
0x100B56	0x2808    CMP	R0, #8
0x100B58	0xD0AC    BEQ	L_fusion_CEC1302__gpioInit_3104
0x100B5A	0x2809    CMP	R0, #9
0x100B5C	0xD0B8    BEQ	L_fusion_CEC1302__gpioInit_3107
0x100B5E	0x280A    CMP	R0, #10
0x100B60	0xD0C4    BEQ	L_fusion_CEC1302__gpioInit_3110
0x100B62	0x280B    CMP	R0, #11
0x100B64	0xD0D0    BEQ	L_fusion_CEC1302__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x100B66	0xE7DD    B	L_fusion_CEC1302__gpioInit_3116
L_fusion_CEC1302__gpioInit_379:
;__fu_cec1302_gpio.c, 216 :: 		return _MIKROBUS_OK;
0x100B68	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_gpio.c, 217 :: 		}
L_end__gpioInit_3:
0x100B6A	0xF8DDE000  LDR	LR, [SP, #0]
0x100B6E	0xB001    ADD	SP, SP, #4
0x100B70	0x4770    BX	LR
0x100B72	0xBF00    NOP
0x100B74	0x10C04008  	GPIO_PORT_060_067+0
0x100B78	0x10604008  	GPIO_PORT_030_037+0
0x100B7C	0x10A04008  	GPIO_PORT_050_057+0
0x100B80	0x11A04008  	GPIO_PORT_150_157+0
0x100B84	0x11C04008  	GPIO_PORT_160_167+0
0x100B88	0x11604008  	GPIO_PORT_130_137+0
0x100B8C	0x10204008  	GPIO_PORT_010_017+0
; end of fusion_CEC1302__gpioInit_3
fusion_CEC1302__gpioInit_4:
;__fu_cec1302_gpio.c, 219 :: 		static T_mikrobus_ret _gpioInit_4(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x100B90	0xB081    SUB	SP, SP, #4
0x100B92	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fu_cec1302_gpio.c, 221 :: 		switch( pin )
0x100B96	0xE0A9    B	L_fusion_CEC1302__gpioInit_4117
; pin end address is: 0 (R0)
;__fu_cec1302_gpio.c, 223 :: 		case _MIKROBUS_AN_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_7); break;
L_fusion_CEC1302__gpioInit_4119:
0x100B98	0x2901    CMP	R1, #1
0x100B9A	0xD105    BNE	L_fusion_CEC1302__gpioInit_4120
; dir end address is: 4 (R1)
0x100B9C	0xF2400180  MOVW	R1, #128
0x100BA0	0x4865    LDR	R0, [PC, #404]
0x100BA2	0xF7FFFCEF  BL	_GPIO_Digital_Input+0
0x100BA6	0xE004    B	L_fusion_CEC1302__gpioInit_4121
L_fusion_CEC1302__gpioInit_4120:
0x100BA8	0xF2400180  MOVW	R1, #128
0x100BAC	0x4862    LDR	R0, [PC, #392]
0x100BAE	0xF7FFFCF7  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4121:
0x100BB2	0xE0BB    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 224 :: 		case _MIKROBUS_RST_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_060_067, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_060_067, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_4122:
; dir start address is: 4 (R1)
0x100BB4	0x2901    CMP	R1, #1
0x100BB6	0xD105    BNE	L_fusion_CEC1302__gpioInit_4123
; dir end address is: 4 (R1)
0x100BB8	0xF2400108  MOVW	R1, #8
0x100BBC	0x485F    LDR	R0, [PC, #380]
0x100BBE	0xF7FFFCE1  BL	_GPIO_Digital_Input+0
0x100BC2	0xE004    B	L_fusion_CEC1302__gpioInit_4124
L_fusion_CEC1302__gpioInit_4123:
0x100BC4	0xF2400108  MOVW	R1, #8
0x100BC8	0x485C    LDR	R0, [PC, #368]
0x100BCA	0xF7FFFCE9  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4124:
0x100BCE	0xE0AD    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 225 :: 		case _MIKROBUS_CS_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_1); break;
L_fusion_CEC1302__gpioInit_4125:
; dir start address is: 4 (R1)
0x100BD0	0x2901    CMP	R1, #1
0x100BD2	0xD105    BNE	L_fusion_CEC1302__gpioInit_4126
; dir end address is: 4 (R1)
0x100BD4	0xF2400102  MOVW	R1, #2
0x100BD8	0x4859    LDR	R0, [PC, #356]
0x100BDA	0xF7FFFCD3  BL	_GPIO_Digital_Input+0
0x100BDE	0xE004    B	L_fusion_CEC1302__gpioInit_4127
L_fusion_CEC1302__gpioInit_4126:
0x100BE0	0xF2400102  MOVW	R1, #2
0x100BE4	0x4856    LDR	R0, [PC, #344]
0x100BE6	0xF7FFFCDB  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4127:
0x100BEA	0xE09F    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 226 :: 		case _MIKROBUS_SCK_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_4128:
; dir start address is: 4 (R1)
0x100BEC	0x2901    CMP	R1, #1
0x100BEE	0xD105    BNE	L_fusion_CEC1302__gpioInit_4129
; dir end address is: 4 (R1)
0x100BF0	0xF2400104  MOVW	R1, #4
0x100BF4	0x4853    LDR	R0, [PC, #332]
0x100BF6	0xF7FFFCC5  BL	_GPIO_Digital_Input+0
0x100BFA	0xE004    B	L_fusion_CEC1302__gpioInit_4130
L_fusion_CEC1302__gpioInit_4129:
0x100BFC	0xF2400104  MOVW	R1, #4
0x100C00	0x4850    LDR	R0, [PC, #320]
0x100C02	0xF7FFFCCD  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4130:
0x100C06	0xE091    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 227 :: 		case _MIKROBUS_MISO_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_4131:
; dir start address is: 4 (R1)
0x100C08	0x2901    CMP	R1, #1
0x100C0A	0xD105    BNE	L_fusion_CEC1302__gpioInit_4132
; dir end address is: 4 (R1)
0x100C0C	0xF2400110  MOVW	R1, #16
0x100C10	0x484C    LDR	R0, [PC, #304]
0x100C12	0xF7FFFCB7  BL	_GPIO_Digital_Input+0
0x100C16	0xE004    B	L_fusion_CEC1302__gpioInit_4133
L_fusion_CEC1302__gpioInit_4132:
0x100C18	0xF2400110  MOVW	R1, #16
0x100C1C	0x4849    LDR	R0, [PC, #292]
0x100C1E	0xF7FFFCBF  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4133:
0x100C22	0xE083    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 228 :: 		case _MIKROBUS_MOSI_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_060_067, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_060_067, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_4134:
; dir start address is: 4 (R1)
0x100C24	0x2901    CMP	R1, #1
0x100C26	0xD105    BNE	L_fusion_CEC1302__gpioInit_4135
; dir end address is: 4 (R1)
0x100C28	0xF2400110  MOVW	R1, #16
0x100C2C	0x4843    LDR	R0, [PC, #268]
0x100C2E	0xF7FFFCA9  BL	_GPIO_Digital_Input+0
0x100C32	0xE004    B	L_fusion_CEC1302__gpioInit_4136
L_fusion_CEC1302__gpioInit_4135:
0x100C34	0xF2400110  MOVW	R1, #16
0x100C38	0x4840    LDR	R0, [PC, #256]
0x100C3A	0xF7FFFCB1  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4136:
0x100C3E	0xE075    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 229 :: 		case _MIKROBUS_PWM_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_130_137, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_130_137, _GPIO_PINMASK_6); break;
L_fusion_CEC1302__gpioInit_4137:
; dir start address is: 4 (R1)
0x100C40	0x2901    CMP	R1, #1
0x100C42	0xD105    BNE	L_fusion_CEC1302__gpioInit_4138
; dir end address is: 4 (R1)
0x100C44	0xF2400140  MOVW	R1, #64
0x100C48	0x483F    LDR	R0, [PC, #252]
0x100C4A	0xF7FFFC9B  BL	_GPIO_Digital_Input+0
0x100C4E	0xE004    B	L_fusion_CEC1302__gpioInit_4139
L_fusion_CEC1302__gpioInit_4138:
0x100C50	0xF2400140  MOVW	R1, #64
0x100C54	0x483C    LDR	R0, [PC, #240]
0x100C56	0xF7FFFCA3  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4139:
0x100C5A	0xE067    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 230 :: 		case _MIKROBUS_INT_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_060_067, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_060_067, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_4140:
; dir start address is: 4 (R1)
0x100C5C	0x2901    CMP	R1, #1
0x100C5E	0xD105    BNE	L_fusion_CEC1302__gpioInit_4141
; dir end address is: 4 (R1)
0x100C60	0xF2400120  MOVW	R1, #32
0x100C64	0x4835    LDR	R0, [PC, #212]
0x100C66	0xF7FFFC8D  BL	_GPIO_Digital_Input+0
0x100C6A	0xE004    B	L_fusion_CEC1302__gpioInit_4142
L_fusion_CEC1302__gpioInit_4141:
0x100C6C	0xF2400120  MOVW	R1, #32
0x100C70	0x4832    LDR	R0, [PC, #200]
0x100C72	0xF7FFFC95  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4142:
0x100C76	0xE059    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 231 :: 		case _MIKROBUS_RX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_4143:
; dir start address is: 4 (R1)
0x100C78	0x2901    CMP	R1, #1
0x100C7A	0xD105    BNE	L_fusion_CEC1302__gpioInit_4144
; dir end address is: 4 (R1)
0x100C7C	0xF2400104  MOVW	R1, #4
0x100C80	0x4832    LDR	R0, [PC, #200]
0x100C82	0xF7FFFC7F  BL	_GPIO_Digital_Input+0
0x100C86	0xE004    B	L_fusion_CEC1302__gpioInit_4145
L_fusion_CEC1302__gpioInit_4144:
0x100C88	0xF2400104  MOVW	R1, #4
0x100C8C	0x482F    LDR	R0, [PC, #188]
0x100C8E	0xF7FFFC87  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4145:
0x100C92	0xE04B    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 232 :: 		case _MIKROBUS_TX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_4146:
; dir start address is: 4 (R1)
0x100C94	0x2901    CMP	R1, #1
0x100C96	0xD105    BNE	L_fusion_CEC1302__gpioInit_4147
; dir end address is: 4 (R1)
0x100C98	0xF2400120  MOVW	R1, #32
0x100C9C	0x482B    LDR	R0, [PC, #172]
0x100C9E	0xF7FFFC71  BL	_GPIO_Digital_Input+0
0x100CA2	0xE004    B	L_fusion_CEC1302__gpioInit_4148
L_fusion_CEC1302__gpioInit_4147:
0x100CA4	0xF2400120  MOVW	R1, #32
0x100CA8	0x4828    LDR	R0, [PC, #160]
0x100CAA	0xF7FFFC79  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4148:
0x100CAE	0xE03D    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 233 :: 		case _MIKROBUS_SCL_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_020_027, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_020_027, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_4149:
; dir start address is: 4 (R1)
0x100CB0	0x2901    CMP	R1, #1
0x100CB2	0xD105    BNE	L_fusion_CEC1302__gpioInit_4150
; dir end address is: 4 (R1)
0x100CB4	0xF2400104  MOVW	R1, #4
0x100CB8	0x4825    LDR	R0, [PC, #148]
0x100CBA	0xF7FFFC63  BL	_GPIO_Digital_Input+0
0x100CBE	0xE004    B	L_fusion_CEC1302__gpioInit_4151
L_fusion_CEC1302__gpioInit_4150:
0x100CC0	0xF2400104  MOVW	R1, #4
0x100CC4	0x4822    LDR	R0, [PC, #136]
0x100CC6	0xF7FFFC6B  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4151:
0x100CCA	0xE02F    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 234 :: 		case _MIKROBUS_SDA_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_020_027, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_020_027, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_4152:
; dir start address is: 4 (R1)
0x100CCC	0x2901    CMP	R1, #1
0x100CCE	0xD105    BNE	L_fusion_CEC1302__gpioInit_4153
; dir end address is: 4 (R1)
0x100CD0	0xF2400108  MOVW	R1, #8
0x100CD4	0x481E    LDR	R0, [PC, #120]
0x100CD6	0xF7FFFC55  BL	_GPIO_Digital_Input+0
0x100CDA	0xE004    B	L_fusion_CEC1302__gpioInit_4154
L_fusion_CEC1302__gpioInit_4153:
0x100CDC	0xF2400108  MOVW	R1, #8
0x100CE0	0x481B    LDR	R0, [PC, #108]
0x100CE2	0xF7FFFC5D  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_4154:
0x100CE6	0xE021    B	L_fusion_CEC1302__gpioInit_4118
;__fu_cec1302_gpio.c, 235 :: 		default                 : return _MIKROBUS_ERR_PIN;
L_fusion_CEC1302__gpioInit_4155:
0x100CE8	0x2001    MOVS	R0, #1
0x100CEA	0xE020    B	L_end__gpioInit_4
;__fu_cec1302_gpio.c, 236 :: 		}
L_fusion_CEC1302__gpioInit_4117:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x100CEC	0x2800    CMP	R0, #0
0x100CEE	0xF43FAF53  BEQ	L_fusion_CEC1302__gpioInit_4119
0x100CF2	0x2801    CMP	R0, #1
0x100CF4	0xF43FAF5E  BEQ	L_fusion_CEC1302__gpioInit_4122
0x100CF8	0x2802    CMP	R0, #2
0x100CFA	0xF43FAF69  BEQ	L_fusion_CEC1302__gpioInit_4125
0x100CFE	0x2803    CMP	R0, #3
0x100D00	0xF43FAF74  BEQ	L_fusion_CEC1302__gpioInit_4128
0x100D04	0x2804    CMP	R0, #4
0x100D06	0xF43FAF7F  BEQ	L_fusion_CEC1302__gpioInit_4131
0x100D0A	0x2805    CMP	R0, #5
0x100D0C	0xF43FAF8A  BEQ	L_fusion_CEC1302__gpioInit_4134
0x100D10	0x2806    CMP	R0, #6
0x100D12	0xF43FAF95  BEQ	L_fusion_CEC1302__gpioInit_4137
0x100D16	0x2807    CMP	R0, #7
0x100D18	0xD0A0    BEQ	L_fusion_CEC1302__gpioInit_4140
0x100D1A	0x2808    CMP	R0, #8
0x100D1C	0xD0AC    BEQ	L_fusion_CEC1302__gpioInit_4143
0x100D1E	0x2809    CMP	R0, #9
0x100D20	0xD0B8    BEQ	L_fusion_CEC1302__gpioInit_4146
0x100D22	0x280A    CMP	R0, #10
0x100D24	0xD0C4    BEQ	L_fusion_CEC1302__gpioInit_4149
0x100D26	0x280B    CMP	R0, #11
0x100D28	0xD0D0    BEQ	L_fusion_CEC1302__gpioInit_4152
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x100D2A	0xE7DD    B	L_fusion_CEC1302__gpioInit_4155
L_fusion_CEC1302__gpioInit_4118:
;__fu_cec1302_gpio.c, 237 :: 		return _MIKROBUS_OK;
0x100D2C	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_gpio.c, 238 :: 		}
L_end__gpioInit_4:
0x100D2E	0xF8DDE000  LDR	LR, [SP, #0]
0x100D32	0xB001    ADD	SP, SP, #4
0x100D34	0x4770    BX	LR
0x100D36	0xBF00    NOP
0x100D38	0x10A04008  	GPIO_PORT_050_057+0
0x100D3C	0x10C04008  	GPIO_PORT_060_067+0
0x100D40	0x10604008  	GPIO_PORT_030_037+0
0x100D44	0x11404008  	GPIO_PORT_120_127+0
0x100D48	0x11604008  	GPIO_PORT_130_137+0
0x100D4C	0x11C04008  	GPIO_PORT_160_167+0
0x100D50	0x10404008  	GPIO_PORT_020_027+0
; end of fusion_CEC1302__gpioInit_4
fusion_CEC1302__gpioInit_5:
;__fu_cec1302_gpio.c, 240 :: 		static T_mikrobus_ret _gpioInit_5(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x101134	0xB081    SUB	SP, SP, #4
0x101136	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fu_cec1302_gpio.c, 242 :: 		switch( pin )
0x10113A	0xE0A9    B	L_fusion_CEC1302__gpioInit_5156
; pin end address is: 0 (R0)
;__fu_cec1302_gpio.c, 244 :: 		case _MIKROBUS_AN_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_6); break;
L_fusion_CEC1302__gpioInit_5158:
0x10113C	0x2901    CMP	R1, #1
0x10113E	0xD105    BNE	L_fusion_CEC1302__gpioInit_5159
; dir end address is: 4 (R1)
0x101140	0xF2400140  MOVW	R1, #64
0x101144	0x4865    LDR	R0, [PC, #404]
0x101146	0xF7FFFA1D  BL	_GPIO_Digital_Input+0
0x10114A	0xE004    B	L_fusion_CEC1302__gpioInit_5160
L_fusion_CEC1302__gpioInit_5159:
0x10114C	0xF2400140  MOVW	R1, #64
0x101150	0x4862    LDR	R0, [PC, #392]
0x101152	0xF7FFFA25  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5160:
0x101156	0xE0BB    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 245 :: 		case _MIKROBUS_RST_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_5161:
; dir start address is: 4 (R1)
0x101158	0x2901    CMP	R1, #1
0x10115A	0xD105    BNE	L_fusion_CEC1302__gpioInit_5162
; dir end address is: 4 (R1)
0x10115C	0xF2400120  MOVW	R1, #32
0x101160	0x485F    LDR	R0, [PC, #380]
0x101162	0xF7FFFA0F  BL	_GPIO_Digital_Input+0
0x101166	0xE004    B	L_fusion_CEC1302__gpioInit_5163
L_fusion_CEC1302__gpioInit_5162:
0x101168	0xF2400120  MOVW	R1, #32
0x10116C	0x485C    LDR	R0, [PC, #368]
0x10116E	0xF7FFFA17  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5163:
0x101172	0xE0AD    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 246 :: 		case _MIKROBUS_CS_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_0); break;
L_fusion_CEC1302__gpioInit_5164:
; dir start address is: 4 (R1)
0x101174	0x2901    CMP	R1, #1
0x101176	0xD105    BNE	L_fusion_CEC1302__gpioInit_5165
; dir end address is: 4 (R1)
0x101178	0xF2400101  MOVW	R1, #1
0x10117C	0x4859    LDR	R0, [PC, #356]
0x10117E	0xF7FFFA01  BL	_GPIO_Digital_Input+0
0x101182	0xE004    B	L_fusion_CEC1302__gpioInit_5166
L_fusion_CEC1302__gpioInit_5165:
0x101184	0xF2400101  MOVW	R1, #1
0x101188	0x4856    LDR	R0, [PC, #344]
0x10118A	0xF7FFFA09  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5166:
0x10118E	0xE09F    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 247 :: 		case _MIKROBUS_SCK_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_5167:
; dir start address is: 4 (R1)
0x101190	0x2901    CMP	R1, #1
0x101192	0xD105    BNE	L_fusion_CEC1302__gpioInit_5168
; dir end address is: 4 (R1)
0x101194	0xF2400104  MOVW	R1, #4
0x101198	0x4852    LDR	R0, [PC, #328]
0x10119A	0xF7FFF9F3  BL	_GPIO_Digital_Input+0
0x10119E	0xE004    B	L_fusion_CEC1302__gpioInit_5169
L_fusion_CEC1302__gpioInit_5168:
0x1011A0	0xF2400104  MOVW	R1, #4
0x1011A4	0x484F    LDR	R0, [PC, #316]
0x1011A6	0xF7FFF9FB  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5169:
0x1011AA	0xE091    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 248 :: 		case _MIKROBUS_MISO_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_5170:
; dir start address is: 4 (R1)
0x1011AC	0x2901    CMP	R1, #1
0x1011AE	0xD105    BNE	L_fusion_CEC1302__gpioInit_5171
; dir end address is: 4 (R1)
0x1011B0	0xF2400110  MOVW	R1, #16
0x1011B4	0x484B    LDR	R0, [PC, #300]
0x1011B6	0xF7FFF9E5  BL	_GPIO_Digital_Input+0
0x1011BA	0xE004    B	L_fusion_CEC1302__gpioInit_5172
L_fusion_CEC1302__gpioInit_5171:
0x1011BC	0xF2400110  MOVW	R1, #16
0x1011C0	0x4848    LDR	R0, [PC, #288]
0x1011C2	0xF7FFF9ED  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5172:
0x1011C6	0xE083    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 249 :: 		case _MIKROBUS_MOSI_PIN : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_060_067, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_060_067, _GPIO_PINMASK_4); break;
L_fusion_CEC1302__gpioInit_5173:
; dir start address is: 4 (R1)
0x1011C8	0x2901    CMP	R1, #1
0x1011CA	0xD105    BNE	L_fusion_CEC1302__gpioInit_5174
; dir end address is: 4 (R1)
0x1011CC	0xF2400110  MOVW	R1, #16
0x1011D0	0x4845    LDR	R0, [PC, #276]
0x1011D2	0xF7FFF9D7  BL	_GPIO_Digital_Input+0
0x1011D6	0xE004    B	L_fusion_CEC1302__gpioInit_5175
L_fusion_CEC1302__gpioInit_5174:
0x1011D8	0xF2400110  MOVW	R1, #16
0x1011DC	0x4842    LDR	R0, [PC, #264]
0x1011DE	0xF7FFF9DF  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5175:
0x1011E2	0xE075    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 250 :: 		case _MIKROBUS_PWM_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_130_137, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_130_137, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_5176:
; dir start address is: 4 (R1)
0x1011E4	0x2901    CMP	R1, #1
0x1011E6	0xD105    BNE	L_fusion_CEC1302__gpioInit_5177
; dir end address is: 4 (R1)
0x1011E8	0xF2400108  MOVW	R1, #8
0x1011EC	0x483F    LDR	R0, [PC, #252]
0x1011EE	0xF7FFF9C9  BL	_GPIO_Digital_Input+0
0x1011F2	0xE004    B	L_fusion_CEC1302__gpioInit_5178
L_fusion_CEC1302__gpioInit_5177:
0x1011F4	0xF2400108  MOVW	R1, #8
0x1011F8	0x483C    LDR	R0, [PC, #240]
0x1011FA	0xF7FFF9D1  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5178:
0x1011FE	0xE067    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 251 :: 		case _MIKROBUS_INT_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_5179:
; dir start address is: 4 (R1)
0x101200	0x2901    CMP	R1, #1
0x101202	0xD105    BNE	L_fusion_CEC1302__gpioInit_5180
; dir end address is: 4 (R1)
0x101204	0xF2400108  MOVW	R1, #8
0x101208	0x4839    LDR	R0, [PC, #228]
0x10120A	0xF7FFF9BB  BL	_GPIO_Digital_Input+0
0x10120E	0xE004    B	L_fusion_CEC1302__gpioInit_5181
L_fusion_CEC1302__gpioInit_5180:
0x101210	0xF2400108  MOVW	R1, #8
0x101214	0x4836    LDR	R0, [PC, #216]
0x101216	0xF7FFF9C3  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5181:
0x10121A	0xE059    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 252 :: 		case _MIKROBUS_RX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_5182:
; dir start address is: 4 (R1)
0x10121C	0x2901    CMP	R1, #1
0x10121E	0xD105    BNE	L_fusion_CEC1302__gpioInit_5183
; dir end address is: 4 (R1)
0x101220	0xF2400104  MOVW	R1, #4
0x101224	0x4832    LDR	R0, [PC, #200]
0x101226	0xF7FFF9AD  BL	_GPIO_Digital_Input+0
0x10122A	0xE004    B	L_fusion_CEC1302__gpioInit_5184
L_fusion_CEC1302__gpioInit_5183:
0x10122C	0xF2400104  MOVW	R1, #4
0x101230	0x482F    LDR	R0, [PC, #188]
0x101232	0xF7FFF9B5  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5184:
0x101236	0xE04B    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 253 :: 		case _MIKROBUS_TX_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_fusion_CEC1302__gpioInit_5185:
; dir start address is: 4 (R1)
0x101238	0x2901    CMP	R1, #1
0x10123A	0xD105    BNE	L_fusion_CEC1302__gpioInit_5186
; dir end address is: 4 (R1)
0x10123C	0xF2400120  MOVW	R1, #32
0x101240	0x482B    LDR	R0, [PC, #172]
0x101242	0xF7FFF99F  BL	_GPIO_Digital_Input+0
0x101246	0xE004    B	L_fusion_CEC1302__gpioInit_5187
L_fusion_CEC1302__gpioInit_5186:
0x101248	0xF2400120  MOVW	R1, #32
0x10124C	0x4828    LDR	R0, [PC, #160]
0x10124E	0xF7FFF9A7  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5187:
0x101252	0xE03D    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 254 :: 		case _MIKROBUS_SCL_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_020_027, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_020_027, _GPIO_PINMASK_2); break;
L_fusion_CEC1302__gpioInit_5188:
; dir start address is: 4 (R1)
0x101254	0x2901    CMP	R1, #1
0x101256	0xD105    BNE	L_fusion_CEC1302__gpioInit_5189
; dir end address is: 4 (R1)
0x101258	0xF2400104  MOVW	R1, #4
0x10125C	0x4825    LDR	R0, [PC, #148]
0x10125E	0xF7FFF991  BL	_GPIO_Digital_Input+0
0x101262	0xE004    B	L_fusion_CEC1302__gpioInit_5190
L_fusion_CEC1302__gpioInit_5189:
0x101264	0xF2400104  MOVW	R1, #4
0x101268	0x4822    LDR	R0, [PC, #136]
0x10126A	0xF7FFF999  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5190:
0x10126E	0xE02F    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 255 :: 		case _MIKROBUS_SDA_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_020_027, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_020_027, _GPIO_PINMASK_3); break;
L_fusion_CEC1302__gpioInit_5191:
; dir start address is: 4 (R1)
0x101270	0x2901    CMP	R1, #1
0x101272	0xD105    BNE	L_fusion_CEC1302__gpioInit_5192
; dir end address is: 4 (R1)
0x101274	0xF2400108  MOVW	R1, #8
0x101278	0x481E    LDR	R0, [PC, #120]
0x10127A	0xF7FFF983  BL	_GPIO_Digital_Input+0
0x10127E	0xE004    B	L_fusion_CEC1302__gpioInit_5193
L_fusion_CEC1302__gpioInit_5192:
0x101280	0xF2400108  MOVW	R1, #8
0x101284	0x481B    LDR	R0, [PC, #108]
0x101286	0xF7FFF98B  BL	_GPIO_Digital_Output+0
L_fusion_CEC1302__gpioInit_5193:
0x10128A	0xE021    B	L_fusion_CEC1302__gpioInit_5157
;__fu_cec1302_gpio.c, 256 :: 		default                 : return _MIKROBUS_ERR_PIN;
L_fusion_CEC1302__gpioInit_5194:
0x10128C	0x2001    MOVS	R0, #1
0x10128E	0xE020    B	L_end__gpioInit_5
;__fu_cec1302_gpio.c, 257 :: 		}
L_fusion_CEC1302__gpioInit_5156:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x101290	0x2800    CMP	R0, #0
0x101292	0xF43FAF53  BEQ	L_fusion_CEC1302__gpioInit_5158
0x101296	0x2801    CMP	R0, #1
0x101298	0xF43FAF5E  BEQ	L_fusion_CEC1302__gpioInit_5161
0x10129C	0x2802    CMP	R0, #2
0x10129E	0xF43FAF69  BEQ	L_fusion_CEC1302__gpioInit_5164
0x1012A2	0x2803    CMP	R0, #3
0x1012A4	0xF43FAF74  BEQ	L_fusion_CEC1302__gpioInit_5167
0x1012A8	0x2804    CMP	R0, #4
0x1012AA	0xF43FAF7F  BEQ	L_fusion_CEC1302__gpioInit_5170
0x1012AE	0x2805    CMP	R0, #5
0x1012B0	0xF43FAF8A  BEQ	L_fusion_CEC1302__gpioInit_5173
0x1012B4	0x2806    CMP	R0, #6
0x1012B6	0xF43FAF95  BEQ	L_fusion_CEC1302__gpioInit_5176
0x1012BA	0x2807    CMP	R0, #7
0x1012BC	0xD0A0    BEQ	L_fusion_CEC1302__gpioInit_5179
0x1012BE	0x2808    CMP	R0, #8
0x1012C0	0xD0AC    BEQ	L_fusion_CEC1302__gpioInit_5182
0x1012C2	0x2809    CMP	R0, #9
0x1012C4	0xD0B8    BEQ	L_fusion_CEC1302__gpioInit_5185
0x1012C6	0x280A    CMP	R0, #10
0x1012C8	0xD0C4    BEQ	L_fusion_CEC1302__gpioInit_5188
0x1012CA	0x280B    CMP	R0, #11
0x1012CC	0xD0D0    BEQ	L_fusion_CEC1302__gpioInit_5191
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1012CE	0xE7DD    B	L_fusion_CEC1302__gpioInit_5194
L_fusion_CEC1302__gpioInit_5157:
;__fu_cec1302_gpio.c, 258 :: 		return _MIKROBUS_OK;
0x1012D0	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_gpio.c, 259 :: 		}
L_end__gpioInit_5:
0x1012D2	0xF8DDE000  LDR	LR, [SP, #0]
0x1012D6	0xB001    ADD	SP, SP, #4
0x1012D8	0x4770    BX	LR
0x1012DA	0xBF00    NOP
0x1012DC	0x10A04008  	GPIO_PORT_050_057+0
0x1012E0	0x11004008  	GPIO_PORT_100_107+0
0x1012E4	0x11404008  	GPIO_PORT_120_127+0
0x1012E8	0x10C04008  	GPIO_PORT_060_067+0
0x1012EC	0x11604008  	GPIO_PORT_130_137+0
0x1012F0	0x11C04008  	GPIO_PORT_160_167+0
0x1012F4	0x10404008  	GPIO_PORT_020_027+0
; end of fusion_CEC1302__gpioInit_5
_mikrobus_spiInit:
;fusion_CEC1302.c, 191 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1015FC	0xB081    SUB	SP, SP, #4
0x1015FE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;fusion_CEC1302.c, 193 :: 		switch( bus )
0x101602	0xE015    B	L_mikrobus_spiInit203
; bus end address is: 0 (R0)
;fusion_CEC1302.c, 196 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit205:
0x101604	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x101606	0xF7FFFE77  BL	fusion_CEC1302__spiInit_1+0
0x10160A	0xE01C    B	L_end_mikrobus_spiInit
;fusion_CEC1302.c, 199 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit206:
; cfg start address is: 4 (R1)
0x10160C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x10160E	0xF7FFFD69  BL	fusion_CEC1302__spiInit_2+0
0x101612	0xE018    B	L_end_mikrobus_spiInit
;fusion_CEC1302.c, 202 :: 		case _MIKROBUS3 : return _spiInit_3( cfg );
L_mikrobus_spiInit207:
; cfg start address is: 4 (R1)
0x101614	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x101616	0xF7FFFD79  BL	fusion_CEC1302__spiInit_3+0
0x10161A	0xE014    B	L_end_mikrobus_spiInit
;fusion_CEC1302.c, 205 :: 		case _MIKROBUS4 : return _spiInit_4( cfg );
L_mikrobus_spiInit208:
; cfg start address is: 4 (R1)
0x10161C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x10161E	0xF7FFF9D1  BL	fusion_CEC1302__spiInit_4+0
0x101622	0xE010    B	L_end_mikrobus_spiInit
;fusion_CEC1302.c, 208 :: 		case _MIKROBUS5 : return _spiInit_5( cfg );
L_mikrobus_spiInit209:
; cfg start address is: 4 (R1)
0x101624	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x101626	0xF7FFF985  BL	fusion_CEC1302__spiInit_5+0
0x10162A	0xE00C    B	L_end_mikrobus_spiInit
;fusion_CEC1302.c, 213 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit210:
0x10162C	0x2001    MOVS	R0, #1
0x10162E	0xE00A    B	L_end_mikrobus_spiInit
;fusion_CEC1302.c, 214 :: 		}
L_mikrobus_spiInit203:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x101630	0x2800    CMP	R0, #0
0x101632	0xD0E7    BEQ	L_mikrobus_spiInit205
0x101634	0x2801    CMP	R0, #1
0x101636	0xD0E9    BEQ	L_mikrobus_spiInit206
0x101638	0x2802    CMP	R0, #2
0x10163A	0xD0EB    BEQ	L_mikrobus_spiInit207
0x10163C	0x2803    CMP	R0, #3
0x10163E	0xD0ED    BEQ	L_mikrobus_spiInit208
0x101640	0x2804    CMP	R0, #4
0x101642	0xD0EF    BEQ	L_mikrobus_spiInit209
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x101644	0xE7F2    B	L_mikrobus_spiInit210
;fusion_CEC1302.c, 216 :: 		}
L_end_mikrobus_spiInit:
0x101646	0xF8DDE000  LDR	LR, [SP, #0]
0x10164A	0xB001    ADD	SP, SP, #4
0x10164C	0x4770    BX	LR
; end of _mikrobus_spiInit
fusion_CEC1302__spiInit_1:
;__fu_cec1302_spi.c, 45 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1012F8	0xB081    SUB	SP, SP, #4
0x1012FA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fu_cec1302_spi.c, 47 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned int)cfg[1], (unsigned char)cfg[2] );
0x1012FE	0xF2000108  ADDW	R1, R0, #8
0x101302	0x680B    LDR	R3, [R1, #0]
0x101304	0x1D01    ADDS	R1, R0, #4
0x101306	0x680A    LDR	R2, [R1, #0]
0x101308	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x10130A	0x4608    MOV	R0, R1
0x10130C	0xB291    UXTH	R1, R2
0x10130E	0xB2DA    UXTB	R2, R3
0x101310	0xF7FFF90A  BL	_SPI0_Init_Advanced+0
;__fu_cec1302_spi.c, 48 :: 		return _MIKROBUS_OK;
0x101314	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_spi.c, 49 :: 		}
L_end__spiInit_1:
0x101316	0xF8DDE000  LDR	LR, [SP, #0]
0x10131A	0xB001    ADD	SP, SP, #4
0x10131C	0x4770    BX	LR
; end of fusion_CEC1302__spiInit_1
_SPI0_Init_Advanced:
;__Lib_SPI.c, 71 :: 		
; config start address is: 8 (R2)
; lsb_first start address is: 4 (R1)
; bit_rate_Hz start address is: 0 (R0)
0x100528	0xB081    SUB	SP, SP, #4
0x10052A	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; lsb_first end address is: 4 (R1)
; bit_rate_Hz end address is: 0 (R0)
; bit_rate_Hz start address is: 0 (R0)
; lsb_first start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI.c, 72 :: 		
0x10052E	0x4C06    LDR	R4, [PC, #24]
0x100530	0x4B06    LDR	R3, [PC, #24]
0x100532	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 73 :: 		
0x100534	0x4C06    LDR	R4, [PC, #24]
0x100536	0x4B07    LDR	R3, [PC, #28]
0x100538	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 74 :: 		
; config end address is: 8 (R2)
; lsb_first end address is: 4 (R1)
; bit_rate_Hz end address is: 0 (R0)
0x10053A	0xF7FFFF09  BL	__Lib_SPI_SPIx_Init_Advanced+0
;__Lib_SPI.c, 75 :: 		
L_end_SPI0_Init_Advanced:
0x10053E	0xF8DDE000  LDR	LR, [SP, #0]
0x100542	0xB001    ADD	SP, SP, #4
0x100544	0x4770    BX	LR
0x100546	0xBF00    NOP
0x100548	0x05150010  	_SPI0_Read+0
0x10054C	0x00582000  	_SPI_Rd_Ptr+0
0x100550	0x05710010  	_SPI0_Write+0
0x100554	0x005C2000  	_SPI_Wr_Ptr+0
; end of _SPI0_Init_Advanced
__Lib_SPI_SPIx_Init_Advanced:
;__Lib_SPI.c, 16 :: 		
; config start address is: 8 (R2)
; lsb_first start address is: 4 (R1)
; bit_rate_Hz start address is: 0 (R0)
0x100350	0xB082    SUB	SP, SP, #8
0x100352	0xF8CDE000  STR	LR, [SP, #0]
0x100356	0x4683    MOV	R11, R0
0x100358	0xB2D0    UXTB	R0, R2
0x10035A	0xFA1FFC81  UXTH	R12, R1
; config end address is: 8 (R2)
; lsb_first end address is: 4 (R1)
; bit_rate_Hz end address is: 0 (R0)
; bit_rate_Hz start address is: 44 (R11)
; lsb_first start address is: 48 (R12)
; config start address is: 0 (R0)
;__Lib_SPI.c, 18 :: 		
0x10035E	0xF88D0004  STRB	R0, [SP, #4]
0x100362	0x4821    LDR	R0, [PC, #132]
0x100364	0xF7FFFFCE  BL	_GPIO_Alternate_Function_Enable+0
0x100368	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_SPI.c, 20 :: 		
0x10036C	0x4B1F    LDR	R3, [PC, #124]
0x10036E	0x681B    LDR	R3, [R3, #0]
0x100370	0xEA430400  ORR	R4, R3, R0, LSL #0
; config end address is: 0 (R0)
0x100374	0x4B1D    LDR	R3, [PC, #116]
0x100376	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 24 :: 		
0x100378	0xF1BC0F00  CMP	R12, #0
0x10037C	0xD006    BEQ	L___Lib_SPI_SPIx_Init_Advanced0
; lsb_first end address is: 48 (R12)
;__Lib_SPI.c, 25 :: 		
0x10037E	0x4B1C    LDR	R3, [PC, #112]
0x100380	0x681B    LDR	R3, [R3, #0]
0x100382	0xF0430401  ORR	R4, R3, #1
0x100386	0x4B1A    LDR	R3, [PC, #104]
0x100388	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 27 :: 		
0x10038A	0xE005    B	L___Lib_SPI_SPIx_Init_Advanced1
L___Lib_SPI_SPIx_Init_Advanced0:
;__Lib_SPI.c, 29 :: 		
0x10038C	0x4B18    LDR	R3, [PC, #96]
0x10038E	0x681B    LDR	R3, [R3, #0]
0x100390	0xF00304FE  AND	R4, R3, #254
0x100394	0x4B16    LDR	R3, [PC, #88]
0x100396	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 30 :: 		
L___Lib_SPI_SPIx_Init_Advanced1:
;__Lib_SPI.c, 32 :: 		
0x100398	0x4B16    LDR	R3, [PC, #88]
0x10039A	0xFBB3F3FB  UDIV	R3, R3, R11
; val start address is: 0 (R0)
0x10039E	0x4618    MOV	R0, R3
;__Lib_SPI.c, 34 :: 		
0x1003A0	0x2B80    CMP	R3, #128
0x1003A2	0xD20B    BCS	L___Lib_SPI_SPIx_Init_Advanced12
0x1003A4	0x2800    CMP	R0, #0
0x1003A6	0xD909    BLS	L___Lib_SPI_SPIx_Init_Advanced11
; bit_rate_Hz end address is: 44 (R11)
L___Lib_SPI_SPIx_Init_Advanced10:
;__Lib_SPI.c, 36 :: 		
0x1003A8	0x4B10    LDR	R3, [PC, #64]
0x1003AA	0x681B    LDR	R3, [R3, #0]
0x1003AC	0xF00304EF  AND	R4, R3, #239
0x1003B0	0x4B0E    LDR	R3, [PC, #56]
0x1003B2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 37 :: 		
0x1003B4	0x0844    LSRS	R4, R0, #1
; val end address is: 0 (R0)
0x1003B6	0x4B10    LDR	R3, [PC, #64]
0x1003B8	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 38 :: 		
0x1003BA	0xE00B    B	L___Lib_SPI_SPIx_Init_Advanced5
;__Lib_SPI.c, 34 :: 		
L___Lib_SPI_SPIx_Init_Advanced12:
; bit_rate_Hz start address is: 44 (R11)
L___Lib_SPI_SPIx_Init_Advanced11:
;__Lib_SPI.c, 40 :: 		
0x1003BC	0x4B0F    LDR	R3, [PC, #60]
0x1003BE	0xFBB3F5FB  UDIV	R5, R3, R11
; bit_rate_Hz end address is: 44 (R11)
;__Lib_SPI.c, 41 :: 		
0x1003C2	0x4B0A    LDR	R3, [PC, #40]
0x1003C4	0x681B    LDR	R3, [R3, #0]
0x1003C6	0xF0430410  ORR	R4, R3, #16
0x1003CA	0x4B08    LDR	R3, [PC, #32]
0x1003CC	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 42 :: 		
0x1003CE	0x086C    LSRS	R4, R5, #1
;__Lib_SPI.c, 43 :: 		
0x1003D0	0x4B09    LDR	R3, [PC, #36]
0x1003D2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 44 :: 		
L___Lib_SPI_SPIx_Init_Advanced5:
;__Lib_SPI.c, 45 :: 		
0x1003D4	0x4B0A    LDR	R3, [PC, #40]
0x1003D6	0x681B    LDR	R3, [R3, #0]
0x1003D8	0xF0430401  ORR	R4, R3, #1
0x1003DC	0x4B08    LDR	R3, [PC, #32]
0x1003DE	0x601C    STR	R4, [R3, #0]
;__Lib_SPI.c, 46 :: 		
L_end_SPIx_Init_Advanced:
0x1003E0	0xF8DDE000  LDR	LR, [SP, #0]
0x1003E4	0xB002    ADD	SP, SP, #8
0x1003E6	0x4770    BX	LR
0x1003E8	0x197C0010  	__GPIO_MODULE_SPI0_P153_P164_P054+0
0x1003EC	0x94944000  	SPI_CH1_CLOCK_CONTROL+0
0x1003F0	0x94844000  	SPI_CH1_CONTROL+0
0x1003F4	0x6C0002DC  	#48000000
0x1003F8	0x94984000  	SPI_CH1_CLOCK_GENERATOR+0
0x1003FC	0x8480001E  	#2000000
0x100400	0x94804000  	SPI_CH1_ENABLE+0
; end of __Lib_SPI_SPIx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_CEC1302.c, 565 :: 		
; module start address is: 0 (R0)
0x100304	0xB081    SUB	SP, SP, #4
0x100306	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_CEC1302.c, 570 :: 		
; i start address is: 40 (R10)
0x10030A	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x10030E	0x4681    MOV	R9, R0
;__Lib_GPIO_CEC1302.c, 571 :: 		
L_GPIO_Alternate_Function_Enable37:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x100310	0xEA4F018A  LSL	R1, R10, #2
0x100314	0xEB090101  ADD	R1, R9, R1, LSL #0
0x100318	0x6809    LDR	R1, [R1, #0]
0x10031A	0xF1B13FFF  CMP	R1, #-1
0x10031E	0xD012    BEQ	L_GPIO_Alternate_Function_Enable38
;__Lib_GPIO_CEC1302.c, 573 :: 		
0x100320	0xF1090134  ADD	R1, R9, #52
0x100324	0xEA4F038A  LSL	R3, R10, #2
0x100328	0x18C9    ADDS	R1, R1, R3
0x10032A	0x6809    LDR	R1, [R1, #0]
0x10032C	0x460A    MOV	R2, R1
0x10032E	0xEB090103  ADD	R1, R9, R3, LSL #0
0x100332	0x6809    LDR	R1, [R1, #0]
0x100334	0x4608    MOV	R0, R1
0x100336	0x4611    MOV	R1, R2
0x100338	0xF7FFFFAC  BL	__Lib_GPIO_CEC1302_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO_CEC1302.c, 574 :: 		
0x10033C	0xF10A0A01  ADD	R10, R10, #1
0x100340	0xFA1FFA8A  UXTH	R10, R10
;__Lib_GPIO_CEC1302.c, 575 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x100344	0xE7E4    B	L_GPIO_Alternate_Function_Enable37
L_GPIO_Alternate_Function_Enable38:
;__Lib_GPIO_CEC1302.c, 576 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x100346	0xF8DDE000  LDR	LR, [SP, #0]
0x10034A	0xB001    ADD	SP, SP, #4
0x10034C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_CEC1302_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_CEC1302.c, 542 :: 		
; muxconfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x100294	0xB082    SUB	SP, SP, #8
0x100296	0xF8CDE000  STR	LR, [SP, #0]
; muxconfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 0 (R0)
; muxconfig start address is: 4 (R1)
;__Lib_GPIO_CEC1302.c, 551 :: 		
0x10029A	0xF00002FF  AND	R2, R0, #255
; muxPin end address is: 0 (R0)
0x10029E	0x0913    LSRS	R3, R2, #4
;__Lib_GPIO_CEC1302.c, 552 :: 		
0x1002A0	0xF002020F  AND	R2, R2, #15
; pin start address is: 16 (R4)
0x1002A4	0x4614    MOV	R4, R2
;__Lib_GPIO_CEC1302.c, 554 :: 		
0x1002A6	0xB2D8    UXTB	R0, R3
0x1002A8	0xF7FFFF84  BL	__Lib_GPIO_CEC1302_GetPortBaseAddr+0
;__Lib_GPIO_CEC1302.c, 557 :: 		
0x1002AC	0x2201    MOVS	R2, #1
0x1002AE	0xB212    SXTH	R2, R2
0x1002B0	0x40A2    LSLS	R2, R4
; pin end address is: 16 (R4)
0x1002B2	0xF8AD2004  STRH	R2, [SP, #4]
; muxconfig end address is: 4 (R1)
0x1002B6	0x4600    MOV	R0, R0
0x1002B8	0x460A    MOV	R2, R1
0x1002BA	0xF89D1004  LDRB	R1, [SP, #4]
0x1002BE	0xF000F8A1  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1302.c, 558 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x1002C2	0xF8DDE000  LDR	LR, [SP, #0]
0x1002C6	0xB002    ADD	SP, SP, #8
0x1002C8	0x4770    BX	LR
; end of __Lib_GPIO_CEC1302_GPIO_Config_Pin_Alternate_Function
__Lib_GPIO_CEC1302_GetPortBaseAddr:
;__Lib_GPIO_CEC1302.c, 441 :: 		
; portNumber start address is: 0 (R0)
0x1001B4	0xB081    SUB	SP, SP, #4
; portNumber end address is: 0 (R0)
; portNumber start address is: 0 (R0)
;__Lib_GPIO_CEC1302.c, 442 :: 		
0x1001B6	0xE023    B	L___Lib_GPIO_CEC1302_GetPortBaseAddr17
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1302.c, 443 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr19:
;__Lib_GPIO_CEC1302.c, 445 :: 		
0x1001B8	0x4824    LDR	R0, [PC, #144]
0x1001BA	0xE045    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 448 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr20:
;__Lib_GPIO_CEC1302.c, 450 :: 		
0x1001BC	0x4824    LDR	R0, [PC, #144]
0x1001BE	0xE043    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 453 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr21:
;__Lib_GPIO_CEC1302.c, 455 :: 		
0x1001C0	0x4824    LDR	R0, [PC, #144]
0x1001C2	0xE041    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 458 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr22:
;__Lib_GPIO_CEC1302.c, 460 :: 		
0x1001C4	0x4824    LDR	R0, [PC, #144]
0x1001C6	0xE03F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 463 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr23:
;__Lib_GPIO_CEC1302.c, 465 :: 		
0x1001C8	0x4824    LDR	R0, [PC, #144]
0x1001CA	0xE03D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 468 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr24:
;__Lib_GPIO_CEC1302.c, 470 :: 		
0x1001CC	0x4824    LDR	R0, [PC, #144]
0x1001CE	0xE03B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 473 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr25:
;__Lib_GPIO_CEC1302.c, 475 :: 		
0x1001D0	0x4824    LDR	R0, [PC, #144]
0x1001D2	0xE039    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 478 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr26:
;__Lib_GPIO_CEC1302.c, 480 :: 		
0x1001D4	0x4824    LDR	R0, [PC, #144]
0x1001D6	0xE037    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 483 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr27:
;__Lib_GPIO_CEC1302.c, 485 :: 		
0x1001D8	0x4824    LDR	R0, [PC, #144]
0x1001DA	0xE035    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 488 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr28:
;__Lib_GPIO_CEC1302.c, 490 :: 		
0x1001DC	0x4824    LDR	R0, [PC, #144]
0x1001DE	0xE033    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 493 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr29:
;__Lib_GPIO_CEC1302.c, 495 :: 		
0x1001E0	0x4824    LDR	R0, [PC, #144]
0x1001E2	0xE031    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 498 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr30:
;__Lib_GPIO_CEC1302.c, 500 :: 		
0x1001E4	0x4824    LDR	R0, [PC, #144]
0x1001E6	0xE02F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 503 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr31:
;__Lib_GPIO_CEC1302.c, 505 :: 		
0x1001E8	0x4824    LDR	R0, [PC, #144]
0x1001EA	0xE02D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 508 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr32:
;__Lib_GPIO_CEC1302.c, 510 :: 		
0x1001EC	0x4824    LDR	R0, [PC, #144]
0x1001EE	0xE02B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 513 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr33:
;__Lib_GPIO_CEC1302.c, 515 :: 		
0x1001F0	0x4824    LDR	R0, [PC, #144]
0x1001F2	0xE029    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 518 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr34:
;__Lib_GPIO_CEC1302.c, 520 :: 		
0x1001F4	0x4824    LDR	R0, [PC, #144]
0x1001F6	0xE027    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 523 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr35:
;__Lib_GPIO_CEC1302.c, 525 :: 		
0x1001F8	0x4824    LDR	R0, [PC, #144]
0x1001FA	0xE025    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 528 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr36:
;__Lib_GPIO_CEC1302.c, 530 :: 		
0x1001FC	0x4824    LDR	R0, [PC, #144]
0x1001FE	0xE023    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1302.c, 533 :: 		
L___Lib_GPIO_CEC1302_GetPortBaseAddr17:
; portNumber start address is: 0 (R0)
0x100200	0x2800    CMP	R0, #0
0x100202	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr19
0x100204	0x2801    CMP	R0, #1
0x100206	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr20
0x100208	0x2802    CMP	R0, #2
0x10020A	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr21
0x10020C	0x2803    CMP	R0, #3
0x10020E	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr22
0x100210	0x2804    CMP	R0, #4
0x100212	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr23
0x100214	0x2805    CMP	R0, #5
0x100216	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr24
0x100218	0x2806    CMP	R0, #6
0x10021A	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr25
0x10021C	0x2808    CMP	R0, #8
0x10021E	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr26
0x100220	0x2809    CMP	R0, #9
0x100222	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr27
0x100224	0x280A    CMP	R0, #10
0x100226	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr28
0x100228	0x280B    CMP	R0, #11
0x10022A	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr29
0x10022C	0x280C    CMP	R0, #12
0x10022E	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr30
0x100230	0x280D    CMP	R0, #13
0x100232	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr31
0x100234	0x280E    CMP	R0, #14
0x100236	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr32
0x100238	0x2810    CMP	R0, #16
0x10023A	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr33
0x10023C	0x2811    CMP	R0, #17
0x10023E	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr34
0x100240	0x2812    CMP	R0, #18
0x100242	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr35
0x100244	0x2813    CMP	R0, #19
0x100246	0xD0D9    BEQ	L___Lib_GPIO_CEC1302_GetPortBaseAddr36
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1302.c, 534 :: 		
L_end_GetPortBaseAddr:
0x100248	0xB001    ADD	SP, SP, #4
0x10024A	0x4770    BX	LR
0x10024C	0x10004008  	GPIO_PORT_000_007+0
0x100250	0x10204008  	GPIO_PORT_010_017+0
0x100254	0x10404008  	GPIO_PORT_020_027+0
0x100258	0x10604008  	GPIO_PORT_030_037+0
0x10025C	0x10804008  	GPIO_PORT_040_047+0
0x100260	0x10A04008  	GPIO_PORT_050_057+0
0x100264	0x10C04008  	GPIO_PORT_060_067+0
0x100268	0x11004008  	GPIO_PORT_100_107+0
0x10026C	0x11204008  	GPIO_PORT_110_117+0
0x100270	0x11404008  	GPIO_PORT_120_127+0
0x100274	0x11604008  	GPIO_PORT_130_137+0
0x100278	0x11804008  	GPIO_PORT_140_147+0
0x10027C	0x11A04008  	GPIO_PORT_150_157+0
0x100280	0x11C04008  	GPIO_PORT_160_167+0
0x100284	0x12004008  	GPIO_PORT_200_207+0
0x100288	0x12204008  	GPIO_PORT_210_217+0
0x10028C	0x12404008  	GPIO_PORT_220_227+0
0x100290	0x12604008  	GPIO_PORT_230_237+0
; end of __Lib_GPIO_CEC1302_GetPortBaseAddr
fusion_CEC1302__spiInit_2:
;__fu_cec1302_spi.c, 51 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1010E4	0xB081    SUB	SP, SP, #4
0x1010E6	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fu_cec1302_spi.c, 53 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned int)cfg[1], (unsigned char)cfg[2] );
0x1010EA	0xF2000108  ADDW	R1, R0, #8
0x1010EE	0x680B    LDR	R3, [R1, #0]
0x1010F0	0x1D01    ADDS	R1, R0, #4
0x1010F2	0x680A    LDR	R2, [R1, #0]
0x1010F4	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1010F6	0x4608    MOV	R0, R1
0x1010F8	0xB291    UXTH	R1, R2
0x1010FA	0xB2DA    UXTB	R2, R3
0x1010FC	0xF7FFFA14  BL	_SPI0_Init_Advanced+0
;__fu_cec1302_spi.c, 54 :: 		return _MIKROBUS_OK;
0x101100	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_spi.c, 55 :: 		}
L_end__spiInit_2:
0x101102	0xF8DDE000  LDR	LR, [SP, #0]
0x101106	0xB001    ADD	SP, SP, #4
0x101108	0x4770    BX	LR
; end of fusion_CEC1302__spiInit_2
fusion_CEC1302__spiInit_3:
;__fu_cec1302_spi.c, 57 :: 		static T_mikrobus_ret _spiInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x10110C	0xB081    SUB	SP, SP, #4
0x10110E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fu_cec1302_spi.c, 59 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned int)cfg[1], (unsigned char)cfg[2] );
0x101112	0xF2000108  ADDW	R1, R0, #8
0x101116	0x680B    LDR	R3, [R1, #0]
0x101118	0x1D01    ADDS	R1, R0, #4
0x10111A	0x680A    LDR	R2, [R1, #0]
0x10111C	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x10111E	0x4608    MOV	R0, R1
0x101120	0xB291    UXTH	R1, R2
0x101122	0xB2DA    UXTB	R2, R3
0x101124	0xF7FFFA00  BL	_SPI0_Init_Advanced+0
;__fu_cec1302_spi.c, 60 :: 		return _MIKROBUS_OK;
0x101128	0x2000    MOVS	R0, __MIKROBUS_OK
;__fu_cec1302_spi.c, 61 :: 		}
L_end__spiInit_3:
0x10112A	0xF8DDE000  LDR	LR, [SP, #0]
0x10112E	0xB001    ADD	SP, SP, #4
0x101130	0x4770    BX	LR
; end of fusion_CEC1302__spiInit_3
fusion_CEC1302__spiInit_4:
;__fu_cec1302_spi.c, 63 :: 		static T_mikrobus_ret _spiInit_4(const uint32_t* cfg)
0x1009C4	0xB081    SUB	SP, SP, #4
;__fu_cec1302_spi.c, 65 :: 		return _MIKROBUS_ERR_BUS;
0x1009C6	0x2001    MOVS	R0, __MIKROBUS_ERR_BUS
;__fu_cec1302_spi.c, 66 :: 		}
L_end__spiInit_4:
0x1009C8	0xB001    ADD	SP, SP, #4
0x1009CA	0x4770    BX	LR
; end of fusion_CEC1302__spiInit_4
fusion_CEC1302__spiInit_5:
;__fu_cec1302_spi.c, 68 :: 		static T_mikrobus_ret _spiInit_5(const uint32_t* cfg)
0x100934	0xB081    SUB	SP, SP, #4
;__fu_cec1302_spi.c, 70 :: 		return _MIKROBUS_ERR_BUS;
0x100936	0x2001    MOVS	R0, __MIKROBUS_ERR_BUS
;__fu_cec1302_spi.c, 71 :: 		}
L_end__spiInit_5:
0x100938	0xB001    ADD	SP, SP, #4
0x10093A	0x4770    BX	LR
; end of fusion_CEC1302__spiInit_5
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
0x1015AC	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1015AE	0xF64617FE  MOVW	R7, #27134
0x1015B2	0xF2C00718  MOVT	R7, #24
0x1015B6	0xBF00    NOP
0x1015B8	0xBF00    NOP
L_Delay_100ms20:
0x1015BA	0x1E7F    SUBS	R7, R7, #1
0x1015BC	0xD1FD    BNE	L_Delay_100ms20
0x1015BE	0xBF00    NOP
0x1015C0	0xBF00    NOP
0x1015C2	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x1015C4	0xB001    ADD	SP, SP, #4
0x1015C6	0x4770    BX	LR
; end of _Delay_100ms
_applicationInit:
;Click_8x8_Y_CEC.c, 56 :: 		void applicationInit()
0x101650	0xB081    SUB	SP, SP, #4
0x101652	0xF8CDE000  STR	LR, [SP, #0]
;Click_8x8_Y_CEC.c, 58 :: 		c8x8y_spiDriverInit( (T_C8X8Y_P)&_MIKROBUS1_GPIO, (T_C8X8Y_P)&_MIKROBUS1_SPI );
0x101656	0x492A    LDR	R1, [PC, #168]
0x101658	0x482A    LDR	R0, [PC, #168]
0x10165A	0xF7FFFFB5  BL	_c8x8y_spiDriverInit+0
;Click_8x8_Y_CEC.c, 59 :: 		c8x8y_writeCmd(_C8X8Y_DECODE_MODE_REG, _C8X8Y_NO_DECODE);
0x10165E	0x2100    MOVS	R1, __C8X8Y_NO_DECODE
0x101660	0x2009    MOVS	R0, __C8X8Y_DECODE_MODE_REG
0x101662	0xF7FFFF27  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 60 :: 		c8x8y_writeCmd(_C8X8Y_INTENSITY_REG,   _C8X8Y_INTENSITY_15);
0x101666	0x2107    MOVS	R1, __C8X8Y_INTENSITY_15
0x101668	0x200A    MOVS	R0, __C8X8Y_INTENSITY_REG
0x10166A	0xF7FFFF23  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 61 :: 		c8x8y_writeCmd(_C8X8Y_SCAN_LIMIT_REG,  _C8X8Y_DISPLAY_DIGIT_0_7);
0x10166E	0x2107    MOVS	R1, __C8X8Y_DISPLAY_DIGIT_0_7
0x101670	0x200B    MOVS	R0, __C8X8Y_SCAN_LIMIT_REG
0x101672	0xF7FFFF1F  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 62 :: 		c8x8y_writeCmd(_C8X8Y_SHUTDOWN_REG,    _C8X8Y_NORMAL_OPERATION);
0x101676	0x2101    MOVS	R1, __C8X8Y_NORMAL_OPERATION
0x101678	0x200C    MOVS	R0, __C8X8Y_SHUTDOWN_REG
0x10167A	0xF7FFFF1B  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 64 :: 		c8x8y_setSpeedScroll(_C8X8Y_SPEED_MEDIUM);
0x10167E	0x2002    MOVS	R0, __C8X8Y_SPEED_MEDIUM
0x101680	0xF7FFFF10  BL	_c8x8y_setSpeedScroll+0
;Click_8x8_Y_CEC.c, 65 :: 		c8x8y_displayRefresh();
0x101684	0xF7FFFEF6  BL	_c8x8y_displayRefresh+0
;Click_8x8_Y_CEC.c, 66 :: 		Delay_100ms();
0x101688	0xF7FFFF90  BL	_Delay_100ms+0
;Click_8x8_Y_CEC.c, 68 :: 		c8x8y_spiDriverInit( (T_C8X8Y_P)&_MIKROBUS2_GPIO, (T_C8X8Y_P)&_MIKROBUS2_SPI );
0x10168C	0x491E    LDR	R1, [PC, #120]
0x10168E	0x481F    LDR	R0, [PC, #124]
0x101690	0xF7FFFF9A  BL	_c8x8y_spiDriverInit+0
;Click_8x8_Y_CEC.c, 70 :: 		c8x8y_writeCmd(_C8X8Y_DECODE_MODE_REG, _C8X8Y_NO_DECODE);
0x101694	0x2100    MOVS	R1, __C8X8Y_NO_DECODE
0x101696	0x2009    MOVS	R0, __C8X8Y_DECODE_MODE_REG
0x101698	0xF7FFFF0C  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 71 :: 		c8x8y_writeCmd(_C8X8Y_INTENSITY_REG,   _C8X8Y_INTENSITY_15);
0x10169C	0x2107    MOVS	R1, __C8X8Y_INTENSITY_15
0x10169E	0x200A    MOVS	R0, __C8X8Y_INTENSITY_REG
0x1016A0	0xF7FFFF08  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 72 :: 		c8x8y_writeCmd(_C8X8Y_SCAN_LIMIT_REG,  _C8X8Y_DISPLAY_DIGIT_0_7);
0x1016A4	0x2107    MOVS	R1, __C8X8Y_DISPLAY_DIGIT_0_7
0x1016A6	0x200B    MOVS	R0, __C8X8Y_SCAN_LIMIT_REG
0x1016A8	0xF7FFFF04  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 73 :: 		c8x8y_writeCmd(_C8X8Y_SHUTDOWN_REG,    _C8X8Y_NORMAL_OPERATION);
0x1016AC	0x2101    MOVS	R1, __C8X8Y_NORMAL_OPERATION
0x1016AE	0x200C    MOVS	R0, __C8X8Y_SHUTDOWN_REG
0x1016B0	0xF7FFFF00  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 75 :: 		c8x8y_setSpeedScroll(_C8X8Y_SPEED_MEDIUM);
0x1016B4	0x2002    MOVS	R0, __C8X8Y_SPEED_MEDIUM
0x1016B6	0xF7FFFEF5  BL	_c8x8y_setSpeedScroll+0
;Click_8x8_Y_CEC.c, 76 :: 		c8x8y_displayRefresh();
0x1016BA	0xF7FFFEDB  BL	_c8x8y_displayRefresh+0
;Click_8x8_Y_CEC.c, 77 :: 		Delay_100ms();
0x1016BE	0xF7FFFF75  BL	_Delay_100ms+0
;Click_8x8_Y_CEC.c, 79 :: 		c8x8y_spiDriverInit( (T_C8X8Y_P)&_MIKROBUS3_GPIO, (T_C8X8Y_P)&_MIKROBUS3_SPI );
0x1016C2	0x4913    LDR	R1, [PC, #76]
0x1016C4	0x4813    LDR	R0, [PC, #76]
0x1016C6	0xF7FFFF7F  BL	_c8x8y_spiDriverInit+0
;Click_8x8_Y_CEC.c, 81 :: 		c8x8y_writeCmd(_C8X8Y_DECODE_MODE_REG, _C8X8Y_NO_DECODE);
0x1016CA	0x2100    MOVS	R1, __C8X8Y_NO_DECODE
0x1016CC	0x2009    MOVS	R0, __C8X8Y_DECODE_MODE_REG
0x1016CE	0xF7FFFEF1  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 82 :: 		c8x8y_writeCmd(_C8X8Y_INTENSITY_REG,   _C8X8Y_INTENSITY_15);
0x1016D2	0x2107    MOVS	R1, __C8X8Y_INTENSITY_15
0x1016D4	0x200A    MOVS	R0, __C8X8Y_INTENSITY_REG
0x1016D6	0xF7FFFEED  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 83 :: 		c8x8y_writeCmd(_C8X8Y_SCAN_LIMIT_REG,  _C8X8Y_DISPLAY_DIGIT_0_7);
0x1016DA	0x2107    MOVS	R1, __C8X8Y_DISPLAY_DIGIT_0_7
0x1016DC	0x200B    MOVS	R0, __C8X8Y_SCAN_LIMIT_REG
0x1016DE	0xF7FFFEE9  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 84 :: 		c8x8y_writeCmd(_C8X8Y_SHUTDOWN_REG,    _C8X8Y_NORMAL_OPERATION);
0x1016E2	0x2101    MOVS	R1, __C8X8Y_NORMAL_OPERATION
0x1016E4	0x200C    MOVS	R0, __C8X8Y_SHUTDOWN_REG
0x1016E6	0xF7FFFEE5  BL	_c8x8y_writeCmd+0
;Click_8x8_Y_CEC.c, 86 :: 		c8x8y_setSpeedScroll(_C8X8Y_SPEED_MEDIUM);
0x1016EA	0x2002    MOVS	R0, __C8X8Y_SPEED_MEDIUM
0x1016EC	0xF7FFFEDA  BL	_c8x8y_setSpeedScroll+0
;Click_8x8_Y_CEC.c, 87 :: 		c8x8y_displayRefresh();
0x1016F0	0xF7FFFEC0  BL	_c8x8y_displayRefresh+0
;Click_8x8_Y_CEC.c, 88 :: 		Delay_100ms();
0x1016F4	0xF7FFFF5A  BL	_Delay_100ms+0
;Click_8x8_Y_CEC.c, 89 :: 		}
L_end_applicationInit:
0x1016F8	0xF8DDE000  LDR	LR, [SP, #0]
0x1016FC	0xB001    ADD	SP, SP, #4
0x1016FE	0x4770    BX	LR
0x101700	0x1B640010  	__MIKROBUS1_SPI+0
0x101704	0x1AA40010  	__MIKROBUS1_GPIO+0
0x101708	0x1B5C0010  	__MIKROBUS2_SPI+0
0x10170C	0x1A440010  	__MIKROBUS2_GPIO+0
0x101710	0x1B6C0010  	__MIKROBUS3_SPI+0
0x101714	0x19E40010  	__MIKROBUS3_GPIO+0
; end of _applicationInit
_c8x8y_spiDriverInit:
;__c8x8y_driver.c, 226 :: 		void c8x8y_spiDriverInit(T_C8X8Y_P gpioObj, T_C8X8Y_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x1015C8	0xB081    SUB	SP, SP, #4
0x1015CA	0xF8CDE000  STR	LR, [SP, #0]
0x1015CE	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__c8x8y_driver.c, 228 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x1015D0	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x1015D2	0xF7FFF915  BL	__c8x8y_driver_hal_spiMap+0
;__c8x8y_driver.c, 229 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x1015D6	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x1015D8	0xF7FFF8EA  BL	__c8x8y_driver_hal_gpioMap+0
;__c8x8y_driver.c, 231 :: 		hal_gpio_csSet(1);
0x1015DC	0x2001    MOVS	R0, #1
0x1015DE	0x4C05    LDR	R4, [PC, #20]
0x1015E0	0x6824    LDR	R4, [R4, #0]
0x1015E2	0x47A0    BLX	R4
;__c8x8y_driver.c, 232 :: 		_speedScroll = 0;
0x1015E4	0x2300    MOVS	R3, #0
0x1015E6	0x4A04    LDR	R2, [PC, #16]
0x1015E8	0x7013    STRB	R3, [R2, #0]
;__c8x8y_driver.c, 233 :: 		}
L_end_c8x8y_spiDriverInit:
0x1015EA	0xF8DDE000  LDR	LR, [SP, #0]
0x1015EE	0xB001    ADD	SP, SP, #4
0x1015F0	0x4770    BX	LR
0x1015F2	0xBF00    NOP
0x1015F4	0x004C2000  	__c8x8y_driver_hal_gpio_csSet+0
0x1015F8	0x00492000  	__c8x8y_driver__speedScroll+0
; end of _c8x8y_spiDriverInit
_UART1_Write:
;__Lib_UART.c, 174 :: 		
0x10093C	0xB082    SUB	SP, SP, #8
0x10093E	0xF8CDE000  STR	LR, [SP, #0]
0x100942	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_UART.c, 175 :: 		
0x100946	0xF7FFFE07  BL	__Lib_UART_RST_DLAB+0
;__Lib_UART.c, 176 :: 		
L_UART1_Write20:
0x10094A	0x4908    LDR	R1, [PC, #32]
0x10094C	0x7809    LDRB	R1, [R1, #0]
0x10094E	0xF0010120  AND	R1, R1, #32
0x100952	0xB2C9    UXTB	R1, R1
0x100954	0xB901    CBNZ	R1, L_UART1_Write21
0x100956	0xE7F8    B	L_UART1_Write20
L_UART1_Write21:
;__Lib_UART.c, 177 :: 		
0x100958	0xF89D1004  LDRB	R1, [SP, #4]
0x10095C	0xF00102FF  AND	R2, R1, #255
0x100960	0x4903    LDR	R1, [PC, #12]
0x100962	0x700A    STRB	R2, [R1, #0]
;__Lib_UART.c, 178 :: 		
L_end_UART1_Write:
0x100964	0xF8DDE000  LDR	LR, [SP, #0]
0x100968	0xB002    ADD	SP, SP, #8
0x10096A	0x4770    BX	LR
0x10096C	0x1C05400F  	UART_LINE_STS+0
0x100970	0x1C00400F  	UART_TX_DATA+0
; end of _UART1_Write
__Lib_UART_RST_DLAB:
;__Lib_UART.c, 39 :: 		
0x100558	0xB081    SUB	SP, SP, #4
;__Lib_UART.c, 40 :: 		
0x10055A	0x4804    LDR	R0, [PC, #16]
0x10055C	0x7800    LDRB	R0, [R0, #0]
0x10055E	0xF000017F  AND	R1, R0, #127
0x100562	0x4802    LDR	R0, [PC, #8]
0x100564	0x7001    STRB	R1, [R0, #0]
;__Lib_UART.c, 41 :: 		
L_end_RST_DLAB:
0x100566	0xB001    ADD	SP, SP, #4
0x100568	0x4770    BX	LR
0x10056A	0xBF00    NOP
0x10056C	0x1C03400F  	UART_LINE_CR+0
; end of __Lib_UART_RST_DLAB
fusion_CEC1302__setAN_1:
;__fu_cec1302_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value)         { GPIO_OUTPUT_060_067.B2 = value; }
; value start address is: 0 (R0)
0x10090C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10090E	0x4A03    LDR	R2, [PC, #12]
0x100910	0x7811    LDRB	R1, [R2, #0]
0x100912	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x100916	0x7011    STRB	R1, [R2, #0]
L_end__setAN_1:
0x100918	0xB001    ADD	SP, SP, #4
0x10091A	0x4770    BX	LR
0x10091C	0x12864008  	GPIO_OUTPUT_060_067+0
; end of fusion_CEC1302__setAN_1
fusion_CEC1302__setRST_1:
;__fu_cec1302_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value)         { GPIO_OUTPUT_140_147.B0 = value; }
; value start address is: 0 (R0)
0x100920	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100922	0x4A03    LDR	R2, [PC, #12]
0x100924	0x7811    LDRB	R1, [R2, #0]
0x100926	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0x10092A	0x7011    STRB	R1, [R2, #0]
L_end__setRST_1:
0x10092C	0xB001    ADD	SP, SP, #4
0x10092E	0x4770    BX	LR
0x100930	0x128C4008  	GPIO_OUTPUT_140_147+0
; end of fusion_CEC1302__setRST_1
fusion_CEC1302__setCS_1:
;__fu_cec1302_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value)         { GPIO_OUTPUT_200_207.B3 = value; }
; value start address is: 0 (R0)
0x10099C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10099E	0x4A03    LDR	R2, [PC, #12]
0x1009A0	0x7811    LDRB	R1, [R2, #0]
0x1009A2	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x1009A6	0x7011    STRB	R1, [R2, #0]
L_end__setCS_1:
0x1009A8	0xB001    ADD	SP, SP, #4
0x1009AA	0x4770    BX	LR
0x1009AC	0x12904008  	GPIO_OUTPUT_200_207+0
; end of fusion_CEC1302__setCS_1
fusion_CEC1302__setSCK_1:
;__fu_cec1302_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value)         { GPIO_OUTPUT_150_157.B3 = value; }
; value start address is: 0 (R0)
0x1009B0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1009B2	0x4A03    LDR	R2, [PC, #12]
0x1009B4	0x7811    LDRB	R1, [R2, #0]
0x1009B6	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x1009BA	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_1:
0x1009BC	0xB001    ADD	SP, SP, #4
0x1009BE	0x4770    BX	LR
0x1009C0	0x128D4008  	GPIO_OUTPUT_150_157+0
; end of fusion_CEC1302__setSCK_1
fusion_CEC1302__setMISO_1:
;__fu_cec1302_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value)         { GPIO_OUTPUT_160_167.B4 = value; }
; value start address is: 0 (R0)
0x100974	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100976	0x4A03    LDR	R2, [PC, #12]
0x100978	0x7811    LDRB	R1, [R2, #0]
0x10097A	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x10097E	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_1:
0x100980	0xB001    ADD	SP, SP, #4
0x100982	0x4770    BX	LR
0x100984	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setMISO_1
fusion_CEC1302__setMOSI_1:
;__fu_cec1302_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value)         { GPIO_OUTPUT_050_057.B4 = value; }
; value start address is: 0 (R0)
0x100988	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10098A	0x4A03    LDR	R2, [PC, #12]
0x10098C	0x7811    LDRB	R1, [R2, #0]
0x10098E	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x100992	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_1:
0x100994	0xB001    ADD	SP, SP, #4
0x100996	0x4770    BX	LR
0x100998	0x12854008  	GPIO_OUTPUT_050_057+0
; end of fusion_CEC1302__setMOSI_1
fusion_CEC1302__setPWM_1:
;__fu_cec1302_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value)         { GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
0x101438	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10143A	0x4A03    LDR	R2, [PC, #12]
0x10143C	0x7811    LDRB	R1, [R2, #0]
0x10143E	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x101442	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_1:
0x101444	0xB001    ADD	SP, SP, #4
0x101446	0x4770    BX	LR
0x101448	0x12834008  	GPIO_OUTPUT_030_037+0
; end of fusion_CEC1302__setPWM_1
fusion_CEC1302__setINT_1:
;__fu_cec1302_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value)         { GPIO_OUTPUT_200_207.B1 = value; }
; value start address is: 0 (R0)
0x10144C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10144E	0x4A03    LDR	R2, [PC, #12]
0x101450	0x7811    LDRB	R1, [R2, #0]
0x101452	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0x101456	0x7011    STRB	R1, [R2, #0]
L_end__setINT_1:
0x101458	0xB001    ADD	SP, SP, #4
0x10145A	0x4770    BX	LR
0x10145C	0x12904008  	GPIO_OUTPUT_200_207+0
; end of fusion_CEC1302__setINT_1
fusion_CEC1302__setRX_1:
;__fu_cec1302_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value)         { GPIO_OUTPUT_160_167.B2 = value; }
; value start address is: 0 (R0)
0x101460	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x101462	0x4A03    LDR	R2, [PC, #12]
0x101464	0x7811    LDRB	R1, [R2, #0]
0x101466	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x10146A	0x7011    STRB	R1, [R2, #0]
L_end__setRX_1:
0x10146C	0xB001    ADD	SP, SP, #4
0x10146E	0x4770    BX	LR
0x101470	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setRX_1
fusion_CEC1302__setTX_1:
;__fu_cec1302_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
0x1013FC	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1013FE	0x4A03    LDR	R2, [PC, #12]
0x101400	0x7811    LDRB	R1, [R2, #0]
0x101402	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x101406	0x7011    STRB	R1, [R2, #0]
L_end__setTX_1:
0x101408	0xB001    ADD	SP, SP, #4
0x10140A	0x4770    BX	LR
0x10140C	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setTX_1
fusion_CEC1302__setSCL_1:
;__fu_cec1302_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value)         { GPIO_OUTPUT_020_027.B4 = value; }
; value start address is: 0 (R0)
0x101410	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x101412	0x4A03    LDR	R2, [PC, #12]
0x101414	0x7811    LDRB	R1, [R2, #0]
0x101416	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x10141A	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_1:
0x10141C	0xB001    ADD	SP, SP, #4
0x10141E	0x4770    BX	LR
0x101420	0x12824008  	GPIO_OUTPUT_020_027+0
; end of fusion_CEC1302__setSCL_1
fusion_CEC1302__setSDA_1:
;__fu_cec1302_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value)         { GPIO_OUTPUT_020_027.B5 = value; }
; value start address is: 0 (R0)
0x1013E8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1013EA	0x4A03    LDR	R2, [PC, #12]
0x1013EC	0x7811    LDRB	R1, [R2, #0]
0x1013EE	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x1013F2	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_1:
0x1013F4	0xB001    ADD	SP, SP, #4
0x1013F6	0x4770    BX	LR
0x1013F8	0x12824008  	GPIO_OUTPUT_020_027+0
; end of fusion_CEC1302__setSDA_1
fusion_CEC1302__setAN_2:
;__fu_cec1302_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)         { GPIO_OUTPUT_060_067.B1 = value; }
; value start address is: 0 (R0)
0x101424	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x101426	0x4A03    LDR	R2, [PC, #12]
0x101428	0x7811    LDRB	R1, [R2, #0]
0x10142A	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0x10142E	0x7011    STRB	R1, [R2, #0]
L_end__setAN_2:
0x101430	0xB001    ADD	SP, SP, #4
0x101432	0x4770    BX	LR
0x101434	0x12864008  	GPIO_OUTPUT_060_067+0
; end of fusion_CEC1302__setAN_2
fusion_CEC1302__setRST_2:
;__fu_cec1302_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)         { GPIO_OUTPUT_000_007.B7 = value; }
; value start address is: 0 (R0)
0x10135C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10135E	0x4A03    LDR	R2, [PC, #12]
0x101360	0x7811    LDRB	R1, [R2, #0]
0x101362	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0x101366	0x7011    STRB	R1, [R2, #0]
L_end__setRST_2:
0x101368	0xB001    ADD	SP, SP, #4
0x10136A	0x4770    BX	LR
0x10136C	0x12804008  	GPIO_OUTPUT_000_007+0
; end of fusion_CEC1302__setRST_2
fusion_CEC1302__setCS_2:
;__fu_cec1302_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)         { GPIO_OUTPUT_140_147.B6 = value; }
; value start address is: 0 (R0)
0x101370	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x101372	0x4A03    LDR	R2, [PC, #12]
0x101374	0x7811    LDRB	R1, [R2, #0]
0x101376	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0x10137A	0x7011    STRB	R1, [R2, #0]
L_end__setCS_2:
0x10137C	0xB001    ADD	SP, SP, #4
0x10137E	0x4770    BX	LR
0x101380	0x128C4008  	GPIO_OUTPUT_140_147+0
; end of fusion_CEC1302__setCS_2
fusion_CEC1302__setSCK_2:
;__fu_cec1302_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)         { GPIO_OUTPUT_150_157.B3 = value; }
; value start address is: 0 (R0)
0x101348	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10134A	0x4A03    LDR	R2, [PC, #12]
0x10134C	0x7811    LDRB	R1, [R2, #0]
0x10134E	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x101352	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_2:
0x101354	0xB001    ADD	SP, SP, #4
0x101356	0x4770    BX	LR
0x101358	0x128D4008  	GPIO_OUTPUT_150_157+0
; end of fusion_CEC1302__setSCK_2
fusion_CEC1302__setMISO_2:
;__fu_cec1302_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)         { GPIO_OUTPUT_160_167.B4 = value; }
; value start address is: 0 (R0)
0x101320	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x101322	0x4A03    LDR	R2, [PC, #12]
0x101324	0x7811    LDRB	R1, [R2, #0]
0x101326	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x10132A	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_2:
0x10132C	0xB001    ADD	SP, SP, #4
0x10132E	0x4770    BX	LR
0x101330	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setMISO_2
fusion_CEC1302__setMOSI_2:
;__fu_cec1302_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)         { GPIO_OUTPUT_050_057.B4 = value; }
; value start address is: 0 (R0)
0x101334	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x101336	0x4A03    LDR	R2, [PC, #12]
0x101338	0x7811    LDRB	R1, [R2, #0]
0x10133A	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x10133E	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_2:
0x101340	0xB001    ADD	SP, SP, #4
0x101342	0x4770    BX	LR
0x101344	0x12854008  	GPIO_OUTPUT_050_057+0
; end of fusion_CEC1302__setMOSI_2
fusion_CEC1302__setPWM_2:
;__fu_cec1302_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)         { GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
0x1013C0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1013C2	0x4A03    LDR	R2, [PC, #12]
0x1013C4	0x7811    LDRB	R1, [R2, #0]
0x1013C6	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x1013CA	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_2:
0x1013CC	0xB001    ADD	SP, SP, #4
0x1013CE	0x4770    BX	LR
0x1013D0	0x12834008  	GPIO_OUTPUT_030_037+0
; end of fusion_CEC1302__setPWM_2
fusion_CEC1302__setINT_2:
;__fu_cec1302_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)         { GPIO_OUTPUT_010_017.B4 = value; }
; value start address is: 0 (R0)
0x1013D4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1013D6	0x4A03    LDR	R2, [PC, #12]
0x1013D8	0x7811    LDRB	R1, [R2, #0]
0x1013DA	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x1013DE	0x7011    STRB	R1, [R2, #0]
L_end__setINT_2:
0x1013E0	0xB001    ADD	SP, SP, #4
0x1013E2	0x4770    BX	LR
0x1013E4	0x12814008  	GPIO_OUTPUT_010_017+0
; end of fusion_CEC1302__setINT_2
fusion_CEC1302__setRX_2:
;__fu_cec1302_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)         { GPIO_OUTPUT_160_167.B2 = value; }
; value start address is: 0 (R0)
0x1013AC	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1013AE	0x4A03    LDR	R2, [PC, #12]
0x1013B0	0x7811    LDRB	R1, [R2, #0]
0x1013B2	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x1013B6	0x7011    STRB	R1, [R2, #0]
L_end__setRX_2:
0x1013B8	0xB001    ADD	SP, SP, #4
0x1013BA	0x4770    BX	LR
0x1013BC	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setRX_2
fusion_CEC1302__setTX_2:
;__fu_cec1302_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
0x101384	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x101386	0x4A03    LDR	R2, [PC, #12]
0x101388	0x7811    LDRB	R1, [R2, #0]
0x10138A	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x10138E	0x7011    STRB	R1, [R2, #0]
L_end__setTX_2:
0x101390	0xB001    ADD	SP, SP, #4
0x101392	0x4770    BX	LR
0x101394	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setTX_2
fusion_CEC1302__setSCL_2:
;__fu_cec1302_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)         { GPIO_OUTPUT_010_017.B5 = value; }
; value start address is: 0 (R0)
0x101398	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10139A	0x4A03    LDR	R2, [PC, #12]
0x10139C	0x7811    LDRB	R1, [R2, #0]
0x10139E	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x1013A2	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_2:
0x1013A4	0xB001    ADD	SP, SP, #4
0x1013A6	0x4770    BX	LR
0x1013A8	0x12814008  	GPIO_OUTPUT_010_017+0
; end of fusion_CEC1302__setSCL_2
fusion_CEC1302__setSDA_2:
;__fu_cec1302_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)         { GPIO_OUTPUT_010_017.B6 = value; }
; value start address is: 0 (R0)
0x1006E8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1006EA	0x4A03    LDR	R2, [PC, #12]
0x1006EC	0x7811    LDRB	R1, [R2, #0]
0x1006EE	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0x1006F2	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_2:
0x1006F4	0xB001    ADD	SP, SP, #4
0x1006F6	0x4770    BX	LR
0x1006F8	0x12814008  	GPIO_OUTPUT_010_017+0
; end of fusion_CEC1302__setSDA_2
fusion_CEC1302__setAN_3:
;__fu_cec1302_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)         { GPIO_OUTPUT_060_067.B0 = value; }
; value start address is: 0 (R0)
0x100710	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100712	0x4A03    LDR	R2, [PC, #12]
0x100714	0x7811    LDRB	R1, [R2, #0]
0x100716	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0x10071A	0x7011    STRB	R1, [R2, #0]
L_end__setAN_3:
0x10071C	0xB001    ADD	SP, SP, #4
0x10071E	0x4770    BX	LR
0x100720	0x12864008  	GPIO_OUTPUT_060_067+0
; end of fusion_CEC1302__setAN_3
fusion_CEC1302__setRST_3:
;__fu_cec1302_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)         { GPIO_OUTPUT_030_037.B3 = value; }
; value start address is: 0 (R0)
0x100738	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10073A	0x4A03    LDR	R2, [PC, #12]
0x10073C	0x7811    LDRB	R1, [R2, #0]
0x10073E	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x100742	0x7011    STRB	R1, [R2, #0]
L_end__setRST_3:
0x100744	0xB001    ADD	SP, SP, #4
0x100746	0x4770    BX	LR
0x100748	0x12834008  	GPIO_OUTPUT_030_037+0
; end of fusion_CEC1302__setRST_3
fusion_CEC1302__setCS_3:
;__fu_cec1302_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)         { GPIO_OUTPUT_050_057.B0 = value; }
; value start address is: 0 (R0)
0x1006C0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1006C2	0x4A03    LDR	R2, [PC, #12]
0x1006C4	0x7811    LDRB	R1, [R2, #0]
0x1006C6	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0x1006CA	0x7011    STRB	R1, [R2, #0]
L_end__setCS_3:
0x1006CC	0xB001    ADD	SP, SP, #4
0x1006CE	0x4770    BX	LR
0x1006D0	0x12854008  	GPIO_OUTPUT_050_057+0
; end of fusion_CEC1302__setCS_3
fusion_CEC1302__setSCK_3:
;__fu_cec1302_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)         { GPIO_OUTPUT_150_157.B3 = value; }
; value start address is: 0 (R0)
0x1006D4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1006D6	0x4A03    LDR	R2, [PC, #12]
0x1006D8	0x7811    LDRB	R1, [R2, #0]
0x1006DA	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x1006DE	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_3:
0x1006E0	0xB001    ADD	SP, SP, #4
0x1006E2	0x4770    BX	LR
0x1006E4	0x128D4008  	GPIO_OUTPUT_150_157+0
; end of fusion_CEC1302__setSCK_3
fusion_CEC1302__setMISO_3:
;__fu_cec1302_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)         { GPIO_OUTPUT_160_167.B4 = value; }
; value start address is: 0 (R0)
0x1006AC	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1006AE	0x4A03    LDR	R2, [PC, #12]
0x1006B0	0x7811    LDRB	R1, [R2, #0]
0x1006B2	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x1006B6	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_3:
0x1006B8	0xB001    ADD	SP, SP, #4
0x1006BA	0x4770    BX	LR
0x1006BC	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setMISO_3
fusion_CEC1302__setMOSI_3:
;__fu_cec1302_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)         { GPIO_OUTPUT_050_057.B4 = value; }
; value start address is: 0 (R0)
0x100684	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100686	0x4A03    LDR	R2, [PC, #12]
0x100688	0x7811    LDRB	R1, [R2, #0]
0x10068A	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x10068E	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_3:
0x100690	0xB001    ADD	SP, SP, #4
0x100692	0x4770    BX	LR
0x100694	0x12854008  	GPIO_OUTPUT_050_057+0
; end of fusion_CEC1302__setMOSI_3
fusion_CEC1302__setPWM_3:
;__fu_cec1302_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)         { GPIO_OUTPUT_130_137.B6 = value; }
; value start address is: 0 (R0)
0x100698	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10069A	0x4A03    LDR	R2, [PC, #12]
0x10069C	0x7811    LDRB	R1, [R2, #0]
0x10069E	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0x1006A2	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_3:
0x1006A4	0xB001    ADD	SP, SP, #4
0x1006A6	0x4770    BX	LR
0x1006A8	0x128B4008  	GPIO_OUTPUT_130_137+0
; end of fusion_CEC1302__setPWM_3
fusion_CEC1302__setINT_3:
;__fu_cec1302_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)         { GPIO_OUTPUT_050_057.B3 = value; }
; value start address is: 0 (R0)
0x100724	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100726	0x4A03    LDR	R2, [PC, #12]
0x100728	0x7811    LDRB	R1, [R2, #0]
0x10072A	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x10072E	0x7011    STRB	R1, [R2, #0]
L_end__setINT_3:
0x100730	0xB001    ADD	SP, SP, #4
0x100732	0x4770    BX	LR
0x100734	0x12854008  	GPIO_OUTPUT_050_057+0
; end of fusion_CEC1302__setINT_3
fusion_CEC1302__setRX_3:
;__fu_cec1302_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)         { GPIO_OUTPUT_160_167.B2 = value; }
; value start address is: 0 (R0)
0x1006FC	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1006FE	0x4A03    LDR	R2, [PC, #12]
0x100700	0x7811    LDRB	R1, [R2, #0]
0x100702	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x100706	0x7011    STRB	R1, [R2, #0]
L_end__setRX_3:
0x100708	0xB001    ADD	SP, SP, #4
0x10070A	0x4770    BX	LR
0x10070C	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setRX_3
fusion_CEC1302__setTX_3:
;__fu_cec1302_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
0x100670	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100672	0x4A03    LDR	R2, [PC, #12]
0x100674	0x7811    LDRB	R1, [R2, #0]
0x100676	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x10067A	0x7011    STRB	R1, [R2, #0]
L_end__setTX_3:
0x10067C	0xB001    ADD	SP, SP, #4
0x10067E	0x4770    BX	LR
0x100680	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setTX_3
fusion_CEC1302__setSCL_3:
;__fu_cec1302_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)         { GPIO_OUTPUT_130_137.B4 = value; }
; value start address is: 0 (R0)
0x1005D0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1005D2	0x4A03    LDR	R2, [PC, #12]
0x1005D4	0x7811    LDRB	R1, [R2, #0]
0x1005D6	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x1005DA	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_3:
0x1005DC	0xB001    ADD	SP, SP, #4
0x1005DE	0x4770    BX	LR
0x1005E0	0x128B4008  	GPIO_OUTPUT_130_137+0
; end of fusion_CEC1302__setSCL_3
fusion_CEC1302__setSDA_3:
;__fu_cec1302_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)         { GPIO_OUTPUT_010_017.B7 = value; }
; value start address is: 0 (R0)
0x1005BC	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1005BE	0x4A03    LDR	R2, [PC, #12]
0x1005C0	0x7811    LDRB	R1, [R2, #0]
0x1005C2	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0x1005C6	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_3:
0x1005C8	0xB001    ADD	SP, SP, #4
0x1005CA	0x4770    BX	LR
0x1005CC	0x12814008  	GPIO_OUTPUT_010_017+0
; end of fusion_CEC1302__setSDA_3
fusion_CEC1302__setAN_4:
;__fu_cec1302_gpio.c, 118 :: 		static void _setAN_4  (uint8_t value)         { GPIO_OUTPUT_050_057.B7 = value; }
; value start address is: 0 (R0)
0x1005E4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1005E6	0x4A03    LDR	R2, [PC, #12]
0x1005E8	0x7811    LDRB	R1, [R2, #0]
0x1005EA	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0x1005EE	0x7011    STRB	R1, [R2, #0]
L_end__setAN_4:
0x1005F0	0xB001    ADD	SP, SP, #4
0x1005F2	0x4770    BX	LR
0x1005F4	0x12854008  	GPIO_OUTPUT_050_057+0
; end of fusion_CEC1302__setAN_4
fusion_CEC1302__setRST_4:
;__fu_cec1302_gpio.c, 119 :: 		static void _setRST_4 (uint8_t value)         { GPIO_OUTPUT_060_067.B3 = value; }
; value start address is: 0 (R0)
0x1005F8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1005FA	0x4A03    LDR	R2, [PC, #12]
0x1005FC	0x7811    LDRB	R1, [R2, #0]
0x1005FE	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x100602	0x7011    STRB	R1, [R2, #0]
L_end__setRST_4:
0x100604	0xB001    ADD	SP, SP, #4
0x100606	0x4770    BX	LR
0x100608	0x12864008  	GPIO_OUTPUT_060_067+0
; end of fusion_CEC1302__setRST_4
fusion_CEC1302__setCS_4:
;__fu_cec1302_gpio.c, 120 :: 		static void _setCS_4  (uint8_t value)         { GPIO_OUTPUT_030_037.B1 = value; }
; value start address is: 0 (R0)
0x100648	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10064A	0x4A03    LDR	R2, [PC, #12]
0x10064C	0x7811    LDRB	R1, [R2, #0]
0x10064E	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0x100652	0x7011    STRB	R1, [R2, #0]
L_end__setCS_4:
0x100654	0xB001    ADD	SP, SP, #4
0x100656	0x4770    BX	LR
0x100658	0x12834008  	GPIO_OUTPUT_030_037+0
; end of fusion_CEC1302__setCS_4
fusion_CEC1302__setSCK_4:
;__fu_cec1302_gpio.c, 121 :: 		static void _setSCK_4 (uint8_t value)         { GPIO_OUTPUT_120_127.B2 = value; }
; value start address is: 0 (R0)
0x10065C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10065E	0x4A03    LDR	R2, [PC, #12]
0x100660	0x7811    LDRB	R1, [R2, #0]
0x100662	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x100666	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_4:
0x100668	0xB001    ADD	SP, SP, #4
0x10066A	0x4770    BX	LR
0x10066C	0x128A4008  	GPIO_OUTPUT_120_127+0
; end of fusion_CEC1302__setSCK_4
fusion_CEC1302__setMISO_4:
;__fu_cec1302_gpio.c, 122 :: 		static void _setMISO_4(uint8_t value)         { GPIO_OUTPUT_120_127.B4 = value; }
; value start address is: 0 (R0)
0x100634	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100636	0x4A03    LDR	R2, [PC, #12]
0x100638	0x7811    LDRB	R1, [R2, #0]
0x10063A	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x10063E	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_4:
0x100640	0xB001    ADD	SP, SP, #4
0x100642	0x4770    BX	LR
0x100644	0x128A4008  	GPIO_OUTPUT_120_127+0
; end of fusion_CEC1302__setMISO_4
fusion_CEC1302__setMOSI_4:
;__fu_cec1302_gpio.c, 123 :: 		static void _setMOSI_4(uint8_t value)         { GPIO_OUTPUT_060_067.B4 = value; }
; value start address is: 0 (R0)
0x10060C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10060E	0x4A03    LDR	R2, [PC, #12]
0x100610	0x7811    LDRB	R1, [R2, #0]
0x100612	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x100616	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_4:
0x100618	0xB001    ADD	SP, SP, #4
0x10061A	0x4770    BX	LR
0x10061C	0x12864008  	GPIO_OUTPUT_060_067+0
; end of fusion_CEC1302__setMOSI_4
fusion_CEC1302__setPWM_4:
;__fu_cec1302_gpio.c, 124 :: 		static void _setPWM_4 (uint8_t value)         { GPIO_OUTPUT_130_137.B6 = value; }
; value start address is: 0 (R0)
0x100620	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100622	0x4A03    LDR	R2, [PC, #12]
0x100624	0x7811    LDRB	R1, [R2, #0]
0x100626	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0x10062A	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_4:
0x10062C	0xB001    ADD	SP, SP, #4
0x10062E	0x4770    BX	LR
0x100630	0x128B4008  	GPIO_OUTPUT_130_137+0
; end of fusion_CEC1302__setPWM_4
fusion_CEC1302__setINT_4:
;__fu_cec1302_gpio.c, 125 :: 		static void _setINT_4 (uint8_t value)         { GPIO_OUTPUT_060_067.B5 = value; }
; value start address is: 0 (R0)
0x100880	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100882	0x4A03    LDR	R2, [PC, #12]
0x100884	0x7811    LDRB	R1, [R2, #0]
0x100886	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x10088A	0x7011    STRB	R1, [R2, #0]
L_end__setINT_4:
0x10088C	0xB001    ADD	SP, SP, #4
0x10088E	0x4770    BX	LR
0x100890	0x12864008  	GPIO_OUTPUT_060_067+0
; end of fusion_CEC1302__setINT_4
fusion_CEC1302__setRX_4:
;__fu_cec1302_gpio.c, 126 :: 		static void _setRX_4  (uint8_t value)         { GPIO_OUTPUT_160_167.B2 = value; }
; value start address is: 0 (R0)
0x100894	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100896	0x4A03    LDR	R2, [PC, #12]
0x100898	0x7811    LDRB	R1, [R2, #0]
0x10089A	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x10089E	0x7011    STRB	R1, [R2, #0]
L_end__setRX_4:
0x1008A0	0xB001    ADD	SP, SP, #4
0x1008A2	0x4770    BX	LR
0x1008A4	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setRX_4
fusion_CEC1302__setTX_4:
;__fu_cec1302_gpio.c, 127 :: 		static void _setTX_4  (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
0x10086C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10086E	0x4A03    LDR	R2, [PC, #12]
0x100870	0x7811    LDRB	R1, [R2, #0]
0x100872	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x100876	0x7011    STRB	R1, [R2, #0]
L_end__setTX_4:
0x100878	0xB001    ADD	SP, SP, #4
0x10087A	0x4770    BX	LR
0x10087C	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setTX_4
fusion_CEC1302__setSCL_4:
;__fu_cec1302_gpio.c, 128 :: 		static void _setSCL_4 (uint8_t value)         { GPIO_OUTPUT_020_027.B2 = value; }
; value start address is: 0 (R0)
0x100844	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100846	0x4A03    LDR	R2, [PC, #12]
0x100848	0x7811    LDRB	R1, [R2, #0]
0x10084A	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x10084E	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_4:
0x100850	0xB001    ADD	SP, SP, #4
0x100852	0x4770    BX	LR
0x100854	0x12824008  	GPIO_OUTPUT_020_027+0
; end of fusion_CEC1302__setSCL_4
fusion_CEC1302__setSDA_4:
;__fu_cec1302_gpio.c, 129 :: 		static void _setSDA_4 (uint8_t value)         { GPIO_OUTPUT_020_027.B3 = value; }
; value start address is: 0 (R0)
0x100858	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10085A	0x4A03    LDR	R2, [PC, #12]
0x10085C	0x7811    LDRB	R1, [R2, #0]
0x10085E	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x100862	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_4:
0x100864	0xB001    ADD	SP, SP, #4
0x100866	0x4770    BX	LR
0x100868	0x12824008  	GPIO_OUTPUT_020_027+0
; end of fusion_CEC1302__setSDA_4
fusion_CEC1302__setAN_5:
;__fu_cec1302_gpio.c, 143 :: 		static void _setAN_5  (uint8_t value)         { GPIO_OUTPUT_050_057.B6 = value; }
; value start address is: 0 (R0)
0x1008E4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1008E6	0x4A03    LDR	R2, [PC, #12]
0x1008E8	0x7811    LDRB	R1, [R2, #0]
0x1008EA	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0x1008EE	0x7011    STRB	R1, [R2, #0]
L_end__setAN_5:
0x1008F0	0xB001    ADD	SP, SP, #4
0x1008F2	0x4770    BX	LR
0x1008F4	0x12854008  	GPIO_OUTPUT_050_057+0
; end of fusion_CEC1302__setAN_5
fusion_CEC1302__setRST_5:
;__fu_cec1302_gpio.c, 144 :: 		static void _setRST_5 (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
0x1008F8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1008FA	0x4A03    LDR	R2, [PC, #12]
0x1008FC	0x7811    LDRB	R1, [R2, #0]
0x1008FE	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x100902	0x7011    STRB	R1, [R2, #0]
L_end__setRST_5:
0x100904	0xB001    ADD	SP, SP, #4
0x100906	0x4770    BX	LR
0x100908	0x12884008  	GPIO_OUTPUT_100_107+0
; end of fusion_CEC1302__setRST_5
fusion_CEC1302__setCS_5:
;__fu_cec1302_gpio.c, 145 :: 		static void _setCS_5  (uint8_t value)         { GPIO_OUTPUT_120_127.B0 = value; }
; value start address is: 0 (R0)
0x1008D0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1008D2	0x4A03    LDR	R2, [PC, #12]
0x1008D4	0x7811    LDRB	R1, [R2, #0]
0x1008D6	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0x1008DA	0x7011    STRB	R1, [R2, #0]
L_end__setCS_5:
0x1008DC	0xB001    ADD	SP, SP, #4
0x1008DE	0x4770    BX	LR
0x1008E0	0x128A4008  	GPIO_OUTPUT_120_127+0
; end of fusion_CEC1302__setCS_5
fusion_CEC1302__setSCK_5:
;__fu_cec1302_gpio.c, 146 :: 		static void _setSCK_5 (uint8_t value)         { GPIO_OUTPUT_120_127.B2 = value; }
; value start address is: 0 (R0)
0x1008A8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1008AA	0x4A03    LDR	R2, [PC, #12]
0x1008AC	0x7811    LDRB	R1, [R2, #0]
0x1008AE	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x1008B2	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_5:
0x1008B4	0xB001    ADD	SP, SP, #4
0x1008B6	0x4770    BX	LR
0x1008B8	0x128A4008  	GPIO_OUTPUT_120_127+0
; end of fusion_CEC1302__setSCK_5
fusion_CEC1302__setMISO_5:
;__fu_cec1302_gpio.c, 147 :: 		static void _setMISO_5(uint8_t value)         { GPIO_OUTPUT_120_127.B4 = value; }
; value start address is: 0 (R0)
0x1008BC	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1008BE	0x4A03    LDR	R2, [PC, #12]
0x1008C0	0x7811    LDRB	R1, [R2, #0]
0x1008C2	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x1008C6	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_5:
0x1008C8	0xB001    ADD	SP, SP, #4
0x1008CA	0x4770    BX	LR
0x1008CC	0x128A4008  	GPIO_OUTPUT_120_127+0
; end of fusion_CEC1302__setMISO_5
fusion_CEC1302__setMOSI_5:
;__fu_cec1302_gpio.c, 148 :: 		static void _setMOSI_5(uint8_t value)         { GPIO_OUTPUT_060_067.B4 = value; }
; value start address is: 0 (R0)
0x100788	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10078A	0x4A03    LDR	R2, [PC, #12]
0x10078C	0x7811    LDRB	R1, [R2, #0]
0x10078E	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0x100792	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_5:
0x100794	0xB001    ADD	SP, SP, #4
0x100796	0x4770    BX	LR
0x100798	0x12864008  	GPIO_OUTPUT_060_067+0
; end of fusion_CEC1302__setMOSI_5
fusion_CEC1302__setPWM_5:
;__fu_cec1302_gpio.c, 149 :: 		static void _setPWM_5 (uint8_t value)         { GPIO_OUTPUT_130_137.B3 = value; }
; value start address is: 0 (R0)
0x10079C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10079E	0x4A03    LDR	R2, [PC, #12]
0x1007A0	0x7811    LDRB	R1, [R2, #0]
0x1007A2	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x1007A6	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_5:
0x1007A8	0xB001    ADD	SP, SP, #4
0x1007AA	0x4770    BX	LR
0x1007AC	0x128B4008  	GPIO_OUTPUT_130_137+0
; end of fusion_CEC1302__setPWM_5
fusion_CEC1302__setINT_5:
;__fu_cec1302_gpio.c, 150 :: 		static void _setINT_5 (uint8_t value)         { GPIO_OUTPUT_160_167.B3 = value; }
; value start address is: 0 (R0)
0x100774	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100776	0x4A03    LDR	R2, [PC, #12]
0x100778	0x7811    LDRB	R1, [R2, #0]
0x10077A	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x10077E	0x7011    STRB	R1, [R2, #0]
L_end__setINT_5:
0x100780	0xB001    ADD	SP, SP, #4
0x100782	0x4770    BX	LR
0x100784	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setINT_5
fusion_CEC1302__setRX_5:
;__fu_cec1302_gpio.c, 151 :: 		static void _setRX_5  (uint8_t value)         { GPIO_OUTPUT_160_167.B2 = value; }
; value start address is: 0 (R0)
0x10074C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10074E	0x4A03    LDR	R2, [PC, #12]
0x100750	0x7811    LDRB	R1, [R2, #0]
0x100752	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x100756	0x7011    STRB	R1, [R2, #0]
L_end__setRX_5:
0x100758	0xB001    ADD	SP, SP, #4
0x10075A	0x4770    BX	LR
0x10075C	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setRX_5
fusion_CEC1302__setTX_5:
;__fu_cec1302_gpio.c, 152 :: 		static void _setTX_5  (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
0x100760	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100762	0x4A03    LDR	R2, [PC, #12]
0x100764	0x7811    LDRB	R1, [R2, #0]
0x100766	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0x10076A	0x7011    STRB	R1, [R2, #0]
L_end__setTX_5:
0x10076C	0xB001    ADD	SP, SP, #4
0x10076E	0x4770    BX	LR
0x100770	0x128E4008  	GPIO_OUTPUT_160_167+0
; end of fusion_CEC1302__setTX_5
fusion_CEC1302__setSCL_5:
;__fu_cec1302_gpio.c, 153 :: 		static void _setSCL_5 (uint8_t value)         { GPIO_OUTPUT_020_027.B2 = value; }
; value start address is: 0 (R0)
0x10081C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10081E	0x4A03    LDR	R2, [PC, #12]
0x100820	0x7811    LDRB	R1, [R2, #0]
0x100822	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0x100826	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_5:
0x100828	0xB001    ADD	SP, SP, #4
0x10082A	0x4770    BX	LR
0x10082C	0x12824008  	GPIO_OUTPUT_020_027+0
; end of fusion_CEC1302__setSCL_5
fusion_CEC1302__setSDA_5:
;__fu_cec1302_gpio.c, 154 :: 		static void _setSDA_5 (uint8_t value)         { GPIO_OUTPUT_020_027.B3 = value; }
; value start address is: 0 (R0)
0x100830	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x100832	0x4A03    LDR	R2, [PC, #12]
0x100834	0x7811    LDRB	R1, [R2, #0]
0x100836	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0x10083A	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_5:
0x10083C	0xB001    ADD	SP, SP, #4
0x10083E	0x4770    BX	LR
0x100840	0x12824008  	GPIO_OUTPUT_020_027+0
; end of fusion_CEC1302__setSDA_5
__c8x8y_driver_hal_spiMap:
;__hal_cec.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
0x100800	0xB081    SUB	SP, SP, #4
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_cec.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0x100802	0x6802    LDR	R2, [R0, #0]
0x100804	0x4903    LDR	R1, [PC, #12]
0x100806	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0x100808	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x10080A	0x680A    LDR	R2, [R1, #0]
0x10080C	0x4902    LDR	R1, [PC, #8]
0x10080E	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 39 :: 		}
L_end_hal_spiMap:
0x100810	0xB001    ADD	SP, SP, #4
0x100812	0x4770    BX	LR
0x100814	0x00502000  	__c8x8y_driver_fp_spiWrite+0
0x100818	0x00542000  	__c8x8y_driver_fp_spiRead+0
; end of __c8x8y_driver_hal_spiMap
__c8x8y_driver_hal_gpioMap:
;__c8x8y_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
0x1007B0	0xB081    SUB	SP, SP, #4
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c8x8y_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1007B2	0xF2000108  ADDW	R1, R0, #8
; gpioObj end address is: 0 (R0)
0x1007B6	0x680A    LDR	R2, [R1, #0]
0x1007B8	0x4901    LDR	R1, [PC, #4]
0x1007BA	0x600A    STR	R2, [R1, #0]
;__c8x8y_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1007BC	0xB001    ADD	SP, SP, #4
0x1007BE	0x4770    BX	LR
0x1007C0	0x004C2000  	__c8x8y_driver_hal_gpio_csSet+0
; end of __c8x8y_driver_hal_gpioMap
_c8x8y_writeCmd:
;__c8x8y_driver.c, 272 :: 		void c8x8y_writeCmd(uint8_t command, uint8_t _data)
0x1014B4	0xB083    SUB	SP, SP, #12
0x1014B6	0xF8CDE000  STR	LR, [SP, #0]
0x1014BA	0xF88D0004  STRB	R0, [SP, #4]
0x1014BE	0xF88D1008  STRB	R1, [SP, #8]
;__c8x8y_driver.c, 274 :: 		hal_gpio_csSet( 0 );
0x1014C2	0x2000    MOVS	R0, #0
0x1014C4	0x4C0A    LDR	R4, [PC, #40]
0x1014C6	0x6824    LDR	R4, [R4, #0]
0x1014C8	0x47A0    BLX	R4
;__c8x8y_driver.c, 275 :: 		hal_spiWrite(&command,1);
0x1014CA	0xAA01    ADD	R2, SP, #4
0x1014CC	0x2101    MOVS	R1, #1
0x1014CE	0x4610    MOV	R0, R2
0x1014D0	0xF7FFF978  BL	__c8x8y_driver_hal_spiWrite+0
;__c8x8y_driver.c, 276 :: 		hal_spiWrite(&_data,1);
0x1014D4	0xAA02    ADD	R2, SP, #8
0x1014D6	0x2101    MOVS	R1, #1
0x1014D8	0x4610    MOV	R0, R2
0x1014DA	0xF7FFF973  BL	__c8x8y_driver_hal_spiWrite+0
;__c8x8y_driver.c, 277 :: 		hal_gpio_csSet( 1 );
0x1014DE	0x2001    MOVS	R0, #1
0x1014E0	0x4C03    LDR	R4, [PC, #12]
0x1014E2	0x6824    LDR	R4, [R4, #0]
0x1014E4	0x47A0    BLX	R4
;__c8x8y_driver.c, 278 :: 		}
L_end_c8x8y_writeCmd:
0x1014E6	0xF8DDE000  LDR	LR, [SP, #0]
0x1014EA	0xB003    ADD	SP, SP, #12
0x1014EC	0x4770    BX	LR
0x1014EE	0xBF00    NOP
0x1014F0	0x004C2000  	__c8x8y_driver_hal_gpio_csSet+0
; end of _c8x8y_writeCmd
__c8x8y_driver_hal_spiWrite:
;__hal_cec.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x1007C4	0xB083    SUB	SP, SP, #12
0x1007C6	0xF8CDE000  STR	LR, [SP, #0]
0x1007CA	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_cec.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x1007CC	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x1007CE	0xB290    UXTH	R0, R2
;__hal_cec.c, 44 :: 		while( nBytes-- )
L___c8x8y_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x1007D0	0xB283    UXTH	R3, R0
0x1007D2	0x1E42    SUBS	R2, R0, #1
0x1007D4	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x1007D6	0xB16B    CBZ	R3, L___c8x8y_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_cec.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x1007D8	0x780A    LDRB	R2, [R1, #0]
0x1007DA	0xB2D4    UXTB	R4, R2
0x1007DC	0xF8AD0004  STRH	R0, [SP, #4]
0x1007E0	0x9102    STR	R1, [SP, #8]
0x1007E2	0xB2A0    UXTH	R0, R4
0x1007E4	0x4C05    LDR	R4, [PC, #20]
0x1007E6	0x6824    LDR	R4, [R4, #0]
0x1007E8	0x47A0    BLX	R4
0x1007EA	0x9902    LDR	R1, [SP, #8]
0x1007EC	0xF8BD0004  LDRH	R0, [SP, #4]
0x1007F0	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x1007F2	0xE7ED    B	L___c8x8y_driver_hal_spiWrite0
L___c8x8y_driver_hal_spiWrite1:
;__hal_cec.c, 46 :: 		}
L_end_hal_spiWrite:
0x1007F4	0xF8DDE000  LDR	LR, [SP, #0]
0x1007F8	0xB003    ADD	SP, SP, #12
0x1007FA	0x4770    BX	LR
0x1007FC	0x00502000  	__c8x8y_driver_fp_spiWrite+0
; end of __c8x8y_driver_hal_spiWrite
_SPI0_Write:
;__Lib_SPI.c, 68 :: 		
; data1 start address is: 0 (R0)
0x100570	0xB081    SUB	SP, SP, #4
0x100572	0xF8CDE000  STR	LR, [SP, #0]
; data1 end address is: 0 (R0)
; data1 start address is: 0 (R0)
;__Lib_SPI.c, 69 :: 		
; data1 end address is: 0 (R0)
0x100576	0xF7FFFFCD  BL	_SPI0_Read+0
;__Lib_SPI.c, 70 :: 		
L_end_SPI0_Write:
0x10057A	0xF8DDE000  LDR	LR, [SP, #0]
0x10057E	0xB001    ADD	SP, SP, #4
0x100580	0x4770    BX	LR
; end of _SPI0_Write
_SPI0_Read:
;__Lib_SPI.c, 65 :: 		
; data_out start address is: 0 (R0)
0x100514	0xB081    SUB	SP, SP, #4
0x100516	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI.c, 66 :: 		
; data_out end address is: 0 (R0)
0x10051A	0xF7FFFED7  BL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 67 :: 		
L_end_SPI0_Read:
0x10051E	0xF8DDE000  LDR	LR, [SP, #0]
0x100522	0xB001    ADD	SP, SP, #4
0x100524	0x4770    BX	LR
; end of _SPI0_Read
__Lib_SPI_SPIx_Read:
;__Lib_SPI.c, 48 :: 		
; data1 start address is: 0 (R0)
0x1002CC	0xB081    SUB	SP, SP, #4
; data1 end address is: 0 (R0)
; data1 start address is: 0 (R0)
;__Lib_SPI.c, 51 :: 		
0x1002CE	0x490A    LDR	R1, [PC, #40]
0x1002D0	0x6809    LDR	R1, [R1, #0]
0x1002D2	0xF0010104  AND	R1, R1, #4
;__Lib_SPI.c, 53 :: 		
L___Lib_SPI_SPIx_Read6:
;__Lib_SPI.c, 55 :: 		
0x1002D6	0x4908    LDR	R1, [PC, #32]
0x1002D8	0x6809    LDR	R1, [R1, #0]
0x1002DA	0xF0010102  AND	R1, R1, #2
;__Lib_SPI.c, 57 :: 		
L___Lib_SPI_SPIx_Read7:
;__Lib_SPI.c, 58 :: 		
0x1002DE	0x4907    LDR	R1, [PC, #28]
0x1002E0	0x6008    STR	R0, [R1, #0]
; data1 end address is: 0 (R0)
;__Lib_SPI.c, 60 :: 		
L___Lib_SPI_SPIx_Read8:
0x1002E2	0x4905    LDR	R1, [PC, #20]
0x1002E4	0x6809    LDR	R1, [R1, #0]
0x1002E6	0xF0010102  AND	R1, R1, #2
0x1002EA	0xB901    CBNZ	R1, L___Lib_SPI_SPIx_Read9
0x1002EC	0xE7F9    B	L___Lib_SPI_SPIx_Read8
L___Lib_SPI_SPIx_Read9:
;__Lib_SPI.c, 61 :: 		
0x1002EE	0x4904    LDR	R1, [PC, #16]
; pom start address is: 0 (R0)
0x1002F0	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI.c, 63 :: 		
; pom end address is: 0 (R0)
;__Lib_SPI.c, 64 :: 		
L_end_SPIx_Read:
0x1002F2	0xB001    ADD	SP, SP, #4
0x1002F4	0x4770    BX	LR
0x1002F6	0xBF00    NOP
0x1002F8	0x94884000  	SPI_CH1_STATUS+0
0x1002FC	0x948C4000  	SPI_CH1_TX_DATA+0
0x100300	0x94904000  	SPI_CH1_RX_DATA+0
; end of __Lib_SPI_SPIx_Read
_c8x8y_setSpeedScroll:
;__c8x8y_driver.c, 291 :: 		void c8x8y_setSpeedScroll(uint8_t speed)
; speed start address is: 0 (R0)
0x1014A4	0xB081    SUB	SP, SP, #4
; speed end address is: 0 (R0)
; speed start address is: 0 (R0)
;__c8x8y_driver.c, 293 :: 		_speedScroll = speed;
0x1014A6	0x4902    LDR	R1, [PC, #8]
0x1014A8	0x7008    STRB	R0, [R1, #0]
; speed end address is: 0 (R0)
;__c8x8y_driver.c, 294 :: 		}
L_end_c8x8y_setSpeedScroll:
0x1014AA	0xB001    ADD	SP, SP, #4
0x1014AC	0x4770    BX	LR
0x1014AE	0xBF00    NOP
0x1014B0	0x00492000  	__c8x8y_driver__speedScroll+0
; end of _c8x8y_setSpeedScroll
_c8x8y_displayRefresh:
;__c8x8y_driver.c, 280 :: 		void c8x8y_displayRefresh()
0x101474	0xB082    SUB	SP, SP, #8
0x101476	0xF8CDE000  STR	LR, [SP, #0]
;__c8x8y_driver.c, 284 :: 		for( cnt = 1; cnt < 9; cnt++)
; cnt start address is: 4 (R1)
0x10147A	0x2101    MOVS	R1, #1
; cnt end address is: 4 (R1)
L_c8x8y_displayRefresh15:
; cnt start address is: 4 (R1)
0x10147C	0x2909    CMP	R1, #9
0x10147E	0xD20A    BCS	L_c8x8y_displayRefresh16
;__c8x8y_driver.c, 286 :: 		c8x8y_writeCmd(cnt,0x00);
0x101480	0xF88D1004  STRB	R1, [SP, #4]
0x101484	0xB2C8    UXTB	R0, R1
0x101486	0x2100    MOVS	R1, #0
0x101488	0xF000F814  BL	_c8x8y_writeCmd+0
0x10148C	0xF89D1004  LDRB	R1, [SP, #4]
;__c8x8y_driver.c, 284 :: 		for( cnt = 1; cnt < 9; cnt++)
0x101490	0x1C49    ADDS	R1, R1, #1
0x101492	0xB2C9    UXTB	R1, R1
;__c8x8y_driver.c, 287 :: 		}
; cnt end address is: 4 (R1)
0x101494	0xE7F2    B	L_c8x8y_displayRefresh15
L_c8x8y_displayRefresh16:
;__c8x8y_driver.c, 288 :: 		Delay_100ms();
0x101496	0xF000F889  BL	_Delay_100ms+0
;__c8x8y_driver.c, 289 :: 		}
L_end_c8x8y_displayRefresh:
0x10149A	0xF8DDE000  LDR	LR, [SP, #0]
0x10149E	0xB002    ADD	SP, SP, #8
0x1014A0	0x4770    BX	LR
; end of _c8x8y_displayRefresh
_applicationTask:
;Click_8x8_Y_CEC.c, 91 :: 		void applicationTask()
0x101718	0xB081    SUB	SP, SP, #4
0x10171A	0xF8CDE000  STR	LR, [SP, #0]
;Click_8x8_Y_CEC.c, 93 :: 		if(i > 48) i = 0;
0x10171E	0x481F    LDR	R0, [PC, #124]
0x101720	0x7800    LDRB	R0, [R0, #0]
0x101722	0x2830    CMP	R0, #48
0x101724	0xD902    BLS	L_applicationTask0
0x101726	0x2100    MOVS	R1, #0
0x101728	0x481C    LDR	R0, [PC, #112]
0x10172A	0x7001    STRB	R1, [R0, #0]
L_applicationTask0:
;Click_8x8_Y_CEC.c, 94 :: 		c8x8y_spiDriverInit( (T_C8X8Y_P)&_MIKROBUS1_GPIO, (T_C8X8Y_P)&_MIKROBUS1_SPI );
0x10172C	0x491C    LDR	R1, [PC, #112]
0x10172E	0x481D    LDR	R0, [PC, #116]
0x101730	0xF7FFFF4A  BL	_c8x8y_spiDriverInit+0
;Click_8x8_Y_CEC.c, 95 :: 		c8x8y_displayImage(&demoImg[i]);
0x101734	0x4819    LDR	R0, [PC, #100]
0x101736	0x7801    LDRB	R1, [R0, #0]
0x101738	0x481B    LDR	R0, [PC, #108]
0x10173A	0x1840    ADDS	R0, R0, R1
0x10173C	0xF7FFFEDA  BL	_c8x8y_displayImage+0
;Click_8x8_Y_CEC.c, 96 :: 		c8x8y_spiDriverInit( (T_C8X8Y_P)&_MIKROBUS2_GPIO, (T_C8X8Y_P)&_MIKROBUS2_SPI );
0x101740	0x491A    LDR	R1, [PC, #104]
0x101742	0x481B    LDR	R0, [PC, #108]
0x101744	0xF7FFFF40  BL	_c8x8y_spiDriverInit+0
;Click_8x8_Y_CEC.c, 97 :: 		c8x8y_displayImage(&demoImg[8+i]);
0x101748	0x4814    LDR	R0, [PC, #80]
0x10174A	0x7800    LDRB	R0, [R0, #0]
0x10174C	0xF2000108  ADDW	R1, R0, #8
0x101750	0xB209    SXTH	R1, R1
0x101752	0x4815    LDR	R0, [PC, #84]
0x101754	0x1840    ADDS	R0, R0, R1
0x101756	0xF7FFFECD  BL	_c8x8y_displayImage+0
;Click_8x8_Y_CEC.c, 98 :: 		c8x8y_spiDriverInit( (T_C8X8Y_P)&_MIKROBUS3_GPIO, (T_C8X8Y_P)&_MIKROBUS3_SPI );
0x10175A	0x4916    LDR	R1, [PC, #88]
0x10175C	0x4816    LDR	R0, [PC, #88]
0x10175E	0xF7FFFF33  BL	_c8x8y_spiDriverInit+0
;Click_8x8_Y_CEC.c, 99 :: 		c8x8y_displayImage(&demoImg[16+i]);
0x101762	0x480E    LDR	R0, [PC, #56]
0x101764	0x7800    LDRB	R0, [R0, #0]
0x101766	0xF2000110  ADDW	R1, R0, #16
0x10176A	0xB209    SXTH	R1, R1
0x10176C	0x480E    LDR	R0, [PC, #56]
0x10176E	0x1840    ADDS	R0, R0, R1
0x101770	0xF7FFFEC0  BL	_c8x8y_displayImage+0
;Click_8x8_Y_CEC.c, 100 :: 		i++;
0x101774	0x4909    LDR	R1, [PC, #36]
0x101776	0x7808    LDRB	R0, [R1, #0]
0x101778	0x1C40    ADDS	R0, R0, #1
0x10177A	0x7008    STRB	R0, [R1, #0]
;Click_8x8_Y_CEC.c, 101 :: 		Delay_ms( 100 );
0x10177C	0xF64617FE  MOVW	R7, #27134
0x101780	0xF2C00718  MOVT	R7, #24
0x101784	0xBF00    NOP
0x101786	0xBF00    NOP
L_applicationTask1:
0x101788	0x1E7F    SUBS	R7, R7, #1
0x10178A	0xD1FD    BNE	L_applicationTask1
0x10178C	0xBF00    NOP
0x10178E	0xBF00    NOP
0x101790	0xBF00    NOP
;Click_8x8_Y_CEC.c, 102 :: 		}
L_end_applicationTask:
0x101792	0xF8DDE000  LDR	LR, [SP, #0]
0x101796	0xB001    ADD	SP, SP, #4
0x101798	0x4770    BX	LR
0x10179A	0xBF00    NOP
0x10179C	0x00002000  	_i+0
0x1017A0	0x1B640010  	__MIKROBUS1_SPI+0
0x1017A4	0x1AA40010  	__MIKROBUS1_GPIO+0
0x1017A8	0x00012000  	_demoImg+0
0x1017AC	0x1B5C0010  	__MIKROBUS2_SPI+0
0x1017B0	0x1A440010  	__MIKROBUS2_GPIO+0
0x1017B4	0x1B6C0010  	__MIKROBUS3_SPI+0
0x1017B8	0x19E40010  	__MIKROBUS3_GPIO+0
; end of _applicationTask
_c8x8y_displayImage:
;__c8x8y_driver.c, 346 :: 		void c8x8y_displayImage(uint8_t *pImage)
; pImage start address is: 0 (R0)
0x1014F4	0xB083    SUB	SP, SP, #12
0x1014F6	0xF8CDE000  STR	LR, [SP, #0]
; pImage end address is: 0 (R0)
; pImage start address is: 0 (R0)
;__c8x8y_driver.c, 350 :: 		uint8_t position = 8;
; position start address is: 12 (R3)
0x1014FA	0x2308    MOVS	R3, #8
;__c8x8y_driver.c, 352 :: 		for(cnt = 0; cnt < 8; cnt++)
; cnt start address is: 8 (R2)
0x1014FC	0x2200    MOVS	R2, #0
; position end address is: 12 (R3)
; cnt end address is: 8 (R2)
L_c8x8y_displayImage32:
; cnt start address is: 8 (R2)
; position start address is: 12 (R3)
; pImage start address is: 0 (R0)
; pImage end address is: 0 (R0)
0x1014FE	0x2A08    CMP	R2, #8
0x101500	0xD213    BCS	L_c8x8y_displayImage33
; pImage end address is: 0 (R0)
;__c8x8y_driver.c, 354 :: 		line = pImage[cnt];
; pImage start address is: 0 (R0)
0x101502	0x1881    ADDS	R1, R0, R2
;__c8x8y_driver.c, 355 :: 		c8x8y_writeCmd(position,line);
0x101504	0x9001    STR	R0, [SP, #4]
0x101506	0xF88D3008  STRB	R3, [SP, #8]
0x10150A	0xF88D2009  STRB	R2, [SP, #9]
0x10150E	0x7809    LDRB	R1, [R1, #0]
0x101510	0xB2D8    UXTB	R0, R3
0x101512	0xF7FFFFCF  BL	_c8x8y_writeCmd+0
0x101516	0xF89D2009  LDRB	R2, [SP, #9]
0x10151A	0xF89D3008  LDRB	R3, [SP, #8]
0x10151E	0x9801    LDR	R0, [SP, #4]
;__c8x8y_driver.c, 356 :: 		position--;
0x101520	0x1E5B    SUBS	R3, R3, #1
0x101522	0xB2DB    UXTB	R3, R3
;__c8x8y_driver.c, 352 :: 		for(cnt = 0; cnt < 8; cnt++)
0x101524	0x1C52    ADDS	R2, R2, #1
0x101526	0xB2D2    UXTB	R2, R2
;__c8x8y_driver.c, 357 :: 		}
; pImage end address is: 0 (R0)
; position end address is: 12 (R3)
; cnt end address is: 8 (R2)
0x101528	0xE7E9    B	L_c8x8y_displayImage32
L_c8x8y_displayImage33:
;__c8x8y_driver.c, 358 :: 		}
L_end_c8x8y_displayImage:
0x10152A	0xF8DDE000  LDR	LR, [SP, #0]
0x10152E	0xB003    ADD	SP, SP, #12
0x101530	0x4770    BX	LR
; end of _c8x8y_displayImage
__Lib_System_CEC1302_InitialSetUpRCCRCC2:
;__Lib_System_CEC1302.c, 385 :: 		
0x1018D8	0xB081    SUB	SP, SP, #4
0x1018DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_CEC1302.c, 388 :: 		
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
0x1018DE	0x4A17    LDR	R2, [PC, #92]
;__Lib_System_CEC1302.c, 389 :: 		
; ulVBAT_CLOCK_EN start address is: 12 (R3)
0x1018E0	0x4B17    LDR	R3, [PC, #92]
;__Lib_System_CEC1302.c, 393 :: 		
0x1018E2	0x4818    LDR	R0, [PC, #96]
0x1018E4	0x6800    LDR	R0, [R0, #0]
0x1018E6	0xF0400102  ORR	R1, R0, #2
0x1018EA	0x4816    LDR	R0, [PC, #88]
0x1018EC	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1302.c, 395 :: 		
0x1018EE	0x2A01    CMP	R2, #1
0x1018F0	0xD006    BEQ	L___Lib_System_CEC1302_InitialSetUpRCCRCC244
0x1018F2	0x2A04    CMP	R2, #4
0x1018F4	0xD004    BEQ	L___Lib_System_CEC1302_InitialSetUpRCCRCC243
;__Lib_System_CEC1302.c, 396 :: 		
0x1018F6	0x2A10    CMP	R2, #16
0x1018F8	0xD002    BEQ	L___Lib_System_CEC1302_InitialSetUpRCCRCC242
0x1018FA	0x2A30    CMP	R2, #48
0x1018FC	0xD000    BEQ	L___Lib_System_CEC1302_InitialSetUpRCCRCC241
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
0x1018FE	0xE002    B	L___Lib_System_CEC1302_InitialSetUpRCCRCC233
;__Lib_System_CEC1302.c, 395 :: 		
L___Lib_System_CEC1302_InitialSetUpRCCRCC244:
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
L___Lib_System_CEC1302_InitialSetUpRCCRCC243:
;__Lib_System_CEC1302.c, 396 :: 		
L___Lib_System_CEC1302_InitialSetUpRCCRCC242:
L___Lib_System_CEC1302_InitialSetUpRCCRCC241:
;__Lib_System_CEC1302.c, 397 :: 		
0x101900	0x4811    LDR	R0, [PC, #68]
0x101902	0x6002    STR	R2, [R0, #0]
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
;__Lib_System_CEC1302.c, 398 :: 		
0x101904	0xE002    B	L___Lib_System_CEC1302_InitialSetUpRCCRCC234
L___Lib_System_CEC1302_InitialSetUpRCCRCC233:
;__Lib_System_CEC1302.c, 399 :: 		
0x101906	0x2101    MOVS	R1, #1
0x101908	0x480F    LDR	R0, [PC, #60]
0x10190A	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1302.c, 400 :: 		
L___Lib_System_CEC1302_InitialSetUpRCCRCC234:
;__Lib_System_CEC1302.c, 402 :: 		
0x10190C	0xF0030002  AND	R0, R3, #2
0x101910	0xB178    CBZ	R0, L___Lib_System_CEC1302_InitialSetUpRCCRCC235
;__Lib_System_CEC1302.c, 404 :: 		
0x101912	0x480E    LDR	R0, [PC, #56]
0x101914	0x6003    STR	R3, [R0, #0]
; ulVBAT_CLOCK_EN end address is: 12 (R3)
;__Lib_System_CEC1302.c, 405 :: 		
0x101916	0xF7FFFE49  BL	_Delay_100ms+0
;__Lib_System_CEC1302.c, 406 :: 		
L___Lib_System_CEC1302_InitialSetUpRCCRCC236:
0x10191A	0x480D    LDR	R0, [PC, #52]
0x10191C	0x7801    LDRB	R1, [R0, #0]
0x10191E	0xF3C10000  UBFX	R0, R1, BitPos(DET32K_IN_bit+0), #1
0x101922	0xB900    CBNZ	R0, L___Lib_System_CEC1302_InitialSetUpRCCRCC237
0x101924	0xE7F9    B	L___Lib_System_CEC1302_InitialSetUpRCCRCC236
L___Lib_System_CEC1302_InitialSetUpRCCRCC237:
;__Lib_System_CEC1302.c, 407 :: 		
L___Lib_System_CEC1302_InitialSetUpRCCRCC238:
0x101926	0x480B    LDR	R0, [PC, #44]
0x101928	0x6800    LDR	R0, [R0, #0]
0x10192A	0xF4007080  AND	R0, R0, #256
0x10192E	0xB900    CBNZ	R0, L___Lib_System_CEC1302_InitialSetUpRCCRCC239
0x101930	0xE7F9    B	L___Lib_System_CEC1302_InitialSetUpRCCRCC238
L___Lib_System_CEC1302_InitialSetUpRCCRCC239:
;__Lib_System_CEC1302.c, 408 :: 		
L___Lib_System_CEC1302_InitialSetUpRCCRCC235:
;__Lib_System_CEC1302.c, 409 :: 		
L_end_InitialSetUpRCCRCC2:
0x101932	0xF8DDE000  LDR	LR, [SP, #0]
0x101936	0xB001    ADD	SP, SP, #4
0x101938	0x4770    BX	LR
0x10193A	0xBF00    NOP
0x10193C	0x00010000  	#1
0x101940	0x00000000  	#0
0x101944	0xE008E000  	NVIC_ACTLR+0
0x101948	0x01204008  	PCR_PROC_CLK_CNTRL+0
0x10194C	0xA4084000  	VBAT_CLOCK_EN+0
0x101950	0xA4004000  	DET32K_IN_bit+0
0x101954	0x01304008  	PCR_CHIP_OSC_ID+0
; end of __Lib_System_CEC1302_InitialSetUpRCCRCC2
__Lib_System_CEC1302_InitialSetUpFosc:
;__Lib_System_CEC1302.c, 371 :: 		
0x101958	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1302.c, 372 :: 		
0x10195A	0x4904    LDR	R1, [PC, #16]
0x10195C	0x4804    LDR	R0, [PC, #16]
0x10195E	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1302.c, 373 :: 		
0x101960	0x4904    LDR	R1, [PC, #16]
0x101962	0x4805    LDR	R0, [PC, #20]
0x101964	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1302.c, 374 :: 		
L_end_InitialSetUpFosc:
0x101966	0xB001    ADD	SP, SP, #4
0x101968	0x4770    BX	LR
0x10196A	0xBF00    NOP
0x10196C	0xBB800000  	#48000
0x101970	0x00602000  	___System_CLOCK_IN_KHZ+0
0x101974	0x00000000  	#0
0x101978	0x00642000  	__VOLTAGE_RANGE+0
; end of __Lib_System_CEC1302_InitialSetUpFosc
___GenExcept:
;__Lib_System_CEC1302.c, 316 :: 		
0x101854	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1302.c, 317 :: 		
L___GenExcept27:
0x101856	0xE7FE    B	L___GenExcept27
;__Lib_System_CEC1302.c, 318 :: 		
L_end___GenExcept:
0x101858	0xB001    ADD	SP, SP, #4
0x10185A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_CEC1302.c, 349 :: 		
0x10185C	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1302.c, 352 :: 		
0x10185E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_CEC1302.c, 353 :: 		
0x101862	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_CEC1302.c, 355 :: 		
0x101866	0x6801    LDR	R1, [R0, #0]
;__Lib_System_CEC1302.c, 357 :: 		
0x101868	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_CEC1302.c, 359 :: 		
0x10186C	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1302.c, 361 :: 		
0x10186E	0xBF00    NOP
;__Lib_System_CEC1302.c, 362 :: 		
0x101870	0xBF00    NOP
;__Lib_System_CEC1302.c, 363 :: 		
0x101872	0xBF00    NOP
;__Lib_System_CEC1302.c, 364 :: 		
0x101874	0xBF00    NOP
;__Lib_System_CEC1302.c, 366 :: 		
0x101876	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_CEC1302.c, 367 :: 		
0x10187A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_CEC1302.c, 368 :: 		
0x10187E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_CEC1302.c, 369 :: 		
L_end___EnableFPU:
0x101882	0xB001    ADD	SP, SP, #4
0x101884	0x4770    BX	LR
; end of ___EnableFPU
___SetUpSPandVectTable:
;__Lib_System_CEC1302.c, 376 :: 		
0x101888	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1302.c, 378 :: 		
0x10188A	0xF8DF0010  LDR	R0, [PC, #16]
;__Lib_System_CEC1302.c, 379 :: 		
0x10188E	0xF8DF1010  LDR	R1, [PC, #16]
;__Lib_System_CEC1302.c, 380 :: 		
0x101892	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1302.c, 381 :: 		
0x101894	0xF8D0D000  LDR	SP, [R0, #0]
;__Lib_System_CEC1302.c, 382 :: 		
0x101898	0xF000B804  B	#8
0x10189C	0x00000010  	#1048576
0x1018A0	0xED08E000  	#-536810232
0x1018A4	0xBF00    NOP
;__Lib_System_CEC1302.c, 383 :: 		
L_end___SetUpSPandVectTable:
0x1018A6	0xB001    ADD	SP, SP, #4
0x1018A8	0x4770    BX	LR
; end of ___SetUpSPandVectTable
0x101B74	0xB500    PUSH	(R14)
0x101B76	0xF8DFB014  LDR	R11, [PC, #20]
0x101B7A	0xF8DFA014  LDR	R10, [PC, #20]
0x101B7E	0xF8DFC014  LDR	R12, [PC, #20]
0x101B82	0xF7FFFE5D  BL	1054784
0x101B86	0xBD00    POP	(R15)
0x101B88	0x4770    BX	LR
0x101B8A	0xBF00    NOP
0x101B8C	0x00002000  	#536870912
0x101B90	0x00492000  	#536870985
0x101B94	0x1B040010  	#1055492
0x101BF4	0xB500    PUSH	(R14)
0x101BF6	0xF8DFB010  LDR	R11, [PC, #16]
0x101BFA	0xF8DFA010  LDR	R10, [PC, #16]
0x101BFE	0xF7FFFDDD  BL	1054652
0x101C02	0xBD00    POP	(R15)
0x101C04	0x4770    BX	LR
0x101C06	0xBF00    NOP
0x101C08	0x00002000  	#536870912
0x101C0C	0x00682000  	#536871016
;__Lib_GPIO_CEC1302.c,299 :: __GPIO_MODULE_SPI0_P153_P164_P054 [104]
0x10197C	0x000000D3 ;__GPIO_MODULE_SPI0_P153_P164_P054+0
0x101980	0x000000E4 ;__GPIO_MODULE_SPI0_P153_P164_P054+4
0x101984	0x00000054 ;__GPIO_MODULE_SPI0_P153_P164_P054+8
0x101988	0xFFFFFFFF ;__GPIO_MODULE_SPI0_P153_P164_P054+12
0x10198C	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+16
0x101990	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+20
0x101994	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+24
0x101998	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+28
0x10199C	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+32
0x1019A0	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+36
0x1019A4	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+40
0x1019A8	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+44
0x1019AC	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+48
0x1019B0	0x00001000 ;__GPIO_MODULE_SPI0_P153_P164_P054+52
0x1019B4	0x00001000 ;__GPIO_MODULE_SPI0_P153_P164_P054+56
0x1019B8	0x00001000 ;__GPIO_MODULE_SPI0_P153_P164_P054+60
0x1019BC	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+64
0x1019C0	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+68
0x1019C4	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+72
0x1019C8	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+76
0x1019CC	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+80
0x1019D0	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+84
0x1019D4	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+88
0x1019D8	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+92
0x1019DC	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+96
0x1019E0	0x00000000 ;__GPIO_MODULE_SPI0_P153_P164_P054+100
; end of __GPIO_MODULE_SPI0_P153_P164_P054
;fusion_CEC1302.c,79 :: __MIKROBUS3_GPIO [96]
0x1019E4	0x00100711 ;__MIKROBUS3_GPIO+0
0x1019E8	0x00100739 ;__MIKROBUS3_GPIO+4
0x1019EC	0x001006C1 ;__MIKROBUS3_GPIO+8
0x1019F0	0x001006D5 ;__MIKROBUS3_GPIO+12
0x1019F4	0x001006AD ;__MIKROBUS3_GPIO+16
0x1019F8	0x00100685 ;__MIKROBUS3_GPIO+20
0x1019FC	0x00100699 ;__MIKROBUS3_GPIO+24
0x101A00	0x00100725 ;__MIKROBUS3_GPIO+28
0x101A04	0x001006FD ;__MIKROBUS3_GPIO+32
0x101A08	0x00100671 ;__MIKROBUS3_GPIO+36
0x101A0C	0x001005D1 ;__MIKROBUS3_GPIO+40
0x101A10	0x001005BD ;__MIKROBUS3_GPIO+44
0x101A14	0xFFFFFFFF ;__MIKROBUS3_GPIO+48
0x101A18	0xFFFFFFFF ;__MIKROBUS3_GPIO+52
0x101A1C	0xFFFFFFFF ;__MIKROBUS3_GPIO+56
0x101A20	0xFFFFFFFF ;__MIKROBUS3_GPIO+60
0x101A24	0xFFFFFFFF ;__MIKROBUS3_GPIO+64
0x101A28	0xFFFFFFFF ;__MIKROBUS3_GPIO+68
0x101A2C	0xFFFFFFFF ;__MIKROBUS3_GPIO+72
0x101A30	0xFFFFFFFF ;__MIKROBUS3_GPIO+76
0x101A34	0xFFFFFFFF ;__MIKROBUS3_GPIO+80
0x101A38	0xFFFFFFFF ;__MIKROBUS3_GPIO+84
0x101A3C	0xFFFFFFFF ;__MIKROBUS3_GPIO+88
0x101A40	0xFFFFFFFF ;__MIKROBUS3_GPIO+92
; end of __MIKROBUS3_GPIO
;fusion_CEC1302.c,63 :: __MIKROBUS2_GPIO [96]
0x101A44	0x00101425 ;__MIKROBUS2_GPIO+0
0x101A48	0x0010135D ;__MIKROBUS2_GPIO+4
0x101A4C	0x00101371 ;__MIKROBUS2_GPIO+8
0x101A50	0x00101349 ;__MIKROBUS2_GPIO+12
0x101A54	0x00101321 ;__MIKROBUS2_GPIO+16
0x101A58	0x00101335 ;__MIKROBUS2_GPIO+20
0x101A5C	0x001013C1 ;__MIKROBUS2_GPIO+24
0x101A60	0x001013D5 ;__MIKROBUS2_GPIO+28
0x101A64	0x001013AD ;__MIKROBUS2_GPIO+32
0x101A68	0x00101385 ;__MIKROBUS2_GPIO+36
0x101A6C	0x00101399 ;__MIKROBUS2_GPIO+40
0x101A70	0x001006E9 ;__MIKROBUS2_GPIO+44
0x101A74	0xFFFFFFFF ;__MIKROBUS2_GPIO+48
0x101A78	0xFFFFFFFF ;__MIKROBUS2_GPIO+52
0x101A7C	0xFFFFFFFF ;__MIKROBUS2_GPIO+56
0x101A80	0xFFFFFFFF ;__MIKROBUS2_GPIO+60
0x101A84	0xFFFFFFFF ;__MIKROBUS2_GPIO+64
0x101A88	0xFFFFFFFF ;__MIKROBUS2_GPIO+68
0x101A8C	0xFFFFFFFF ;__MIKROBUS2_GPIO+72
0x101A90	0xFFFFFFFF ;__MIKROBUS2_GPIO+76
0x101A94	0xFFFFFFFF ;__MIKROBUS2_GPIO+80
0x101A98	0xFFFFFFFF ;__MIKROBUS2_GPIO+84
0x101A9C	0xFFFFFFFF ;__MIKROBUS2_GPIO+88
0x101AA0	0xFFFFFFFF ;__MIKROBUS2_GPIO+92
; end of __MIKROBUS2_GPIO
;fusion_CEC1302.c,47 :: __MIKROBUS1_GPIO [96]
0x101AA4	0x0010090D ;__MIKROBUS1_GPIO+0
0x101AA8	0x00100921 ;__MIKROBUS1_GPIO+4
0x101AAC	0x0010099D ;__MIKROBUS1_GPIO+8
0x101AB0	0x001009B1 ;__MIKROBUS1_GPIO+12
0x101AB4	0x00100975 ;__MIKROBUS1_GPIO+16
0x101AB8	0x00100989 ;__MIKROBUS1_GPIO+20
0x101ABC	0x00101439 ;__MIKROBUS1_GPIO+24
0x101AC0	0x0010144D ;__MIKROBUS1_GPIO+28
0x101AC4	0x00101461 ;__MIKROBUS1_GPIO+32
0x101AC8	0x001013FD ;__MIKROBUS1_GPIO+36
0x101ACC	0x00101411 ;__MIKROBUS1_GPIO+40
0x101AD0	0x001013E9 ;__MIKROBUS1_GPIO+44
0x101AD4	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x101AD8	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x101ADC	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x101AE0	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x101AE4	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x101AE8	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x101AEC	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x101AF0	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x101AF4	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x101AF8	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x101AFC	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x101B00	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_4 [73]
; Containing: ?ICS_i [1]
;             ?ICS_demoImg [72]
0x101B04	0x00000000 ;_initBlock_4+0 : ?ICS_i at 0x101B04 : ?ICS_demoImg at 0x101B05
0x101B08	0x00000000 ;_initBlock_4+4
0x101B0C	0x00000000 ;_initBlock_4+8
0x101B10	0x00000000 ;_initBlock_4+12
0x101B14	0x00000000 ;_initBlock_4+16
0x101B18	0x00000000 ;_initBlock_4+20
0x101B1C	0x361C0800 ;_initBlock_4+24
0x101B20	0x361C0822 ;_initBlock_4+28
0x101B24	0x361C0822 ;_initBlock_4+32
0x101B28	0x361C0822 ;_initBlock_4+36
0x101B2C	0x361C0822 ;_initBlock_4+40
0x101B30	0x361C0822 ;_initBlock_4+44
0x101B34	0x00000022 ;_initBlock_4+48
0x101B38	0x00000000 ;_initBlock_4+52
0x101B3C	0x00000000 ;_initBlock_4+56
0x101B40	0x00000000 ;_initBlock_4+60
0x101B44	0x00000000 ;_initBlock_4+64
0x101B48	0x00000000 ;_initBlock_4+68
0x101B4C	0x00 ;_initBlock_4+72
; end of _initBlock_4
;Click_8x8_Y_CEC.c,3 :: __C8X8Y_SPI_CFG [12]
0x101B50	0x000F4240 ;__C8X8Y_SPI_CFG+0
0x101B54	0x00000000 ;__C8X8Y_SPI_CFG+4
0x101B58	0x00000000 ;__C8X8Y_SPI_CFG+8
; end of __C8X8Y_SPI_CFG
;fusion_CEC1302.c,21 :: __MIKROBUS2_SPI [8]
0x101B5C	0x00100571 ;__MIKROBUS2_SPI+0
0x101B60	0x00100515 ;__MIKROBUS2_SPI+4
; end of __MIKROBUS2_SPI
;fusion_CEC1302.c,15 :: __MIKROBUS1_SPI [8]
0x101B64	0x00100571 ;__MIKROBUS1_SPI+0
0x101B68	0x00100515 ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
;fusion_CEC1302.c,27 :: __MIKROBUS3_SPI [8]
0x101B6C	0x00100571 ;__MIKROBUS3_SPI+0
0x101B70	0x00100515 ;__MIKROBUS3_SPI+4
; end of __MIKROBUS3_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x1001B4     [224]    __Lib_GPIO_CEC1302_GetPortBaseAddr
0x100294      [54]    __Lib_GPIO_CEC1302_GPIO_Config_Pin_Alternate_Function
0x1002CC      [56]    __Lib_SPI_SPIx_Read
0x100304      [74]    _GPIO_Alternate_Function_Enable
0x100350     [180]    __Lib_SPI_SPIx_Init_Advanced
0x100404     [272]    _GPIO_Config
0x100514      [18]    _SPI0_Read
0x100528      [48]    _SPI0_Init_Advanced
0x100558      [24]    __Lib_UART_RST_DLAB
0x100570      [18]    _SPI0_Write
0x100584      [28]    _GPIO_Digital_Input
0x1005A0      [28]    _GPIO_Digital_Output
0x1005BC      [20]    fusion_CEC1302__setSDA_3
0x1005D0      [20]    fusion_CEC1302__setSCL_3
0x1005E4      [20]    fusion_CEC1302__setAN_4
0x1005F8      [20]    fusion_CEC1302__setRST_4
0x10060C      [20]    fusion_CEC1302__setMOSI_4
0x100620      [20]    fusion_CEC1302__setPWM_4
0x100634      [20]    fusion_CEC1302__setMISO_4
0x100648      [20]    fusion_CEC1302__setCS_4
0x10065C      [20]    fusion_CEC1302__setSCK_4
0x100670      [20]    fusion_CEC1302__setTX_3
0x100684      [20]    fusion_CEC1302__setMOSI_3
0x100698      [20]    fusion_CEC1302__setPWM_3
0x1006AC      [20]    fusion_CEC1302__setMISO_3
0x1006C0      [20]    fusion_CEC1302__setCS_3
0x1006D4      [20]    fusion_CEC1302__setSCK_3
0x1006E8      [20]    fusion_CEC1302__setSDA_2
0x1006FC      [20]    fusion_CEC1302__setRX_3
0x100710      [20]    fusion_CEC1302__setAN_3
0x100724      [20]    fusion_CEC1302__setINT_3
0x100738      [20]    fusion_CEC1302__setRST_3
0x10074C      [20]    fusion_CEC1302__setRX_5
0x100760      [20]    fusion_CEC1302__setTX_5
0x100774      [20]    fusion_CEC1302__setINT_5
0x100788      [20]    fusion_CEC1302__setMOSI_5
0x10079C      [20]    fusion_CEC1302__setPWM_5
0x1007B0      [20]    __c8x8y_driver_hal_gpioMap
0x1007C4      [60]    __c8x8y_driver_hal_spiWrite
0x100800      [28]    __c8x8y_driver_hal_spiMap
0x10081C      [20]    fusion_CEC1302__setSCL_5
0x100830      [20]    fusion_CEC1302__setSDA_5
0x100844      [20]    fusion_CEC1302__setSCL_4
0x100858      [20]    fusion_CEC1302__setSDA_4
0x10086C      [20]    fusion_CEC1302__setTX_4
0x100880      [20]    fusion_CEC1302__setINT_4
0x100894      [20]    fusion_CEC1302__setRX_4
0x1008A8      [20]    fusion_CEC1302__setSCK_5
0x1008BC      [20]    fusion_CEC1302__setMISO_5
0x1008D0      [20]    fusion_CEC1302__setCS_5
0x1008E4      [20]    fusion_CEC1302__setAN_5
0x1008F8      [20]    fusion_CEC1302__setRST_5
0x10090C      [20]    fusion_CEC1302__setAN_1
0x100920      [20]    fusion_CEC1302__setRST_1
0x100934       [8]    fusion_CEC1302__spiInit_5
0x10093C      [56]    _UART1_Write
0x100974      [20]    fusion_CEC1302__setMISO_1
0x100988      [20]    fusion_CEC1302__setMOSI_1
0x10099C      [20]    fusion_CEC1302__setCS_1
0x1009B0      [20]    fusion_CEC1302__setSCK_1
0x1009C4       [8]    fusion_CEC1302__spiInit_4
0x1009CC     [452]    fusion_CEC1302__gpioInit_3
0x100B90     [452]    fusion_CEC1302__gpioInit_4
0x100D54     [456]    fusion_CEC1302__gpioInit_1
0x100F1C     [456]    fusion_CEC1302__gpioInit_2
0x1010E4      [38]    fusion_CEC1302__spiInit_2
0x10110C      [38]    fusion_CEC1302__spiInit_3
0x101134     [452]    fusion_CEC1302__gpioInit_5
0x1012F8      [38]    fusion_CEC1302__spiInit_1
0x101320      [20]    fusion_CEC1302__setMISO_2
0x101334      [20]    fusion_CEC1302__setMOSI_2
0x101348      [20]    fusion_CEC1302__setSCK_2
0x10135C      [20]    fusion_CEC1302__setRST_2
0x101370      [20]    fusion_CEC1302__setCS_2
0x101384      [20]    fusion_CEC1302__setTX_2
0x101398      [20]    fusion_CEC1302__setSCL_2
0x1013AC      [20]    fusion_CEC1302__setRX_2
0x1013C0      [20]    fusion_CEC1302__setPWM_2
0x1013D4      [20]    fusion_CEC1302__setINT_2
0x1013E8      [20]    fusion_CEC1302__setSDA_1
0x1013FC      [20]    fusion_CEC1302__setTX_1
0x101410      [20]    fusion_CEC1302__setSCL_1
0x101424      [20]    fusion_CEC1302__setAN_2
0x101438      [20]    fusion_CEC1302__setPWM_1
0x10144C      [20]    fusion_CEC1302__setINT_1
0x101460      [20]    fusion_CEC1302__setRX_1
0x101474      [46]    _c8x8y_displayRefresh
0x1014A4      [16]    _c8x8y_setSpeedScroll
0x1014B4      [64]    _c8x8y_writeCmd
0x1014F4      [62]    _c8x8y_displayImage
0x101534     [120]    _mikrobus_gpioInit
0x1015AC      [28]    _Delay_100ms
0x1015C8      [52]    _c8x8y_spiDriverInit
0x1015FC      [82]    _mikrobus_spiInit
0x101650     [200]    _applicationInit
0x101718     [164]    _applicationTask
0x1017BC      [58]    ___FillZeros
0x1017F8      [72]    _systemInit
0x101840      [20]    ___CC2DW
0x101854       [8]    ___GenExcept
0x10185C      [42]    ___EnableFPU
0x101888      [34]    ___SetUpSPandVectTable
0x1018AC      [42]    _main
0x1018D8     [128]    __Lib_System_CEC1302_InitialSetUpRCCRCC2
0x101958      [36]    __Lib_System_CEC1302_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000       [1]    _i
0x20000001      [72]    _demoImg
0x20000049       [1]    __c8x8y_driver__speedScroll
0x2000004C       [4]    __c8x8y_driver_hal_gpio_csSet
0x20000050       [4]    __c8x8y_driver_fp_spiWrite
0x20000054       [4]    __c8x8y_driver_fp_spiRead
0x20000058       [4]    _SPI_Rd_Ptr
0x2000005C       [4]    _SPI_Wr_Ptr
0x20000060       [4]    ___System_CLOCK_IN_KHZ
0x20000064       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x10197C     [104]    __GPIO_MODULE_SPI0_P153_P164_P054
0x1019E4      [96]    __MIKROBUS3_GPIO
0x101A44      [96]    __MIKROBUS2_GPIO
0x101AA4      [96]    __MIKROBUS1_GPIO
0x101B04       [1]    ?ICS_i
0x101B05      [72]    ?ICS_demoImg
0x101B50      [12]    __C8X8Y_SPI_CFG
0x101B5C       [8]    __MIKROBUS2_SPI
0x101B64       [8]    __MIKROBUS1_SPI
0x101B6C       [8]    __MIKROBUS3_SPI
