// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception3564[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception3604[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<303>;
	.reg .b16 	%rs<256>;
	.reg .b32 	%r<3076>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<365>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r291, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd45, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r300, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r300, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd46, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r292, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r2, %r1, 192;
	mov.u32 	%r301, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r302, %r2, %r301;
	add.s32 	%r303, %r302, %r5;
	mul.wide.u32 	%rd53, %r303, 4;
	add.s64 	%rd6, %rd46, %rd53;
	mov.u32 	%r304, 1;
	st.global.u32 	[%rd6], %r304;
	setp.gt.u32 	%p5, %r292, 1023;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r293, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r293, %r292;
	setp.gt.s32 	%p7, %r293, 2047;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r294, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r293, %r292;
	mad.lo.s32 	%r305, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r306, %r305, %r305, 4;
	setp.gt.u32 	%p9, %r306, 89478484;
	setp.gt.u32 	%p10, %r294, 1023;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r295, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r295, %r294;
	setp.lt.s32 	%p13, %r295, 2048;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r307, %r295, %r294;
	mul.hi.s32 	%r308, %r6, 715827883;
	shr.u32 	%r309, %r308, 31;
	add.s32 	%r310, %r308, %r309;
	setp.eq.s32 	%p15, %r307, %r310;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r296, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r296, 0;
	@%p16 bra 	$L__BB0_13;
// %bb.9:                               // %L260
	ld.param.u32 	%r297, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r297, %r296;
	setp.gt.s32 	%p18, %r297, 2048;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB0_13;
// %bb.10:                              // %L270
	ld.param.u32 	%r298, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r297, %r296;
	and.b32  	%r311, %r7, 31;
	setp.ne.s32 	%p20, %r311, 0;
	setp.lt.s32 	%p21, %r298, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_13;
// %bb.11:                              // %L276
	ld.param.u32 	%r299, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p23, %r299, %r298;
	setp.gt.s32 	%p24, %r299, 4096;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_13;
// %bb.12:                              // %L286
	sub.s32 	%r312, %r299, %r298;
	and.b32  	%r313, %r312, 31;
	setp.eq.s32 	%p26, %r313, 0;
	setp.eq.s32 	%p27, %r312, %r7;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_13;
$L__BB0_171:                            // %pass162
	and.b32  	%r156, %r301, 3;
	shr.u32 	%r157, %r301, 2;
	mul.lo.s32 	%r314, %r156, %r157;
	and.b32  	%r315, %r314, 7;
	cvt.rn.f32.s32 	%f205, %r315;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p29, %f788, 0f40000000;
	setp.gtu.f32 	%p302, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p29 bra 	$L__BB0_183;
// %bb.172:
	@%p302 bra 	$L__BB0_179;
	bra.uni 	$L__BB0_173;
$L__BB0_179:
	mov.b32 	%r159, %f788;
	and.b32  	%r316, %r159, 8388607;
	or.b32  	%r3071, %r316, 1065353216;
	mov.b32 	%f783, %r3071;
	add.s32 	%r317, %r159, -1073741824;
	and.b32  	%r3072, %r317, -8388608;
	setp.eq.s32 	%p36, %r3072, 0;
	@%p36 bra 	$L__BB0_182;
// %bb.180:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_181:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r318, %r3072, 192937984;
	add.s32 	%r319, %r3071, %r318;
	mov.b32 	%f217, %r319;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3072, %r3072, %r318;
	mov.b32 	%r3071, %f783;
	setp.ne.s32 	%p37, %r3072, 0;
	setp.ne.s32 	%p38, %r3071, 0;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	$L__BB0_181;
$L__BB0_182:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p40, %r159, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p40;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_183;
$L__BB0_173:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r158, %f172;
	setp.lt.u32 	%p31, %r158, 1073741824;
	@%p31 bra 	$L__BB0_178;
// %bb.174:
	setp.lt.u32 	%p32, %r158, -2147483647;
	@%p32 bra 	$L__BB0_176;
// %bb.175:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p35, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p35;
	bra.uni 	$L__BB0_178;
$L__BB0_176:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p33, %f172, 0f40800000;
	@%p33 bra 	$L__BB0_178;
// %bb.177:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p34, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p34;
$L__BB0_178:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_183:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p41, %f226, 0f7F800000;
	mov.b32 	%r320, %f169;
	and.b32  	%r166, %r320, -2147483648;
	@%p41 bra 	$L__BB0_185;
// %bb.184:
	mov.b32 	%r321, %f784;
	or.b32  	%r322, %r166, %r321;
	mov.b32 	%f784, %r322;
$L__BB0_185:                            // %__nv_fmodf.exit
	shl.b32 	%r169, %r301, 1;
	and.b32  	%r170, %r169, 2;
	mul.lo.s32 	%r337, %r170, %r157;
	cvt.rn.f32.s32 	%f259, %r337;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p49, %f734, 0f40000000;
	@%p49 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p50, %f734, 0f4B800000;
	@%p50 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f734;
	and.b32  	%r338, %r9, 8388607;
	or.b32  	%r3030, %r338, 1065353216;
	mov.b32 	%f733, %r3030;
	add.s32 	%r339, %r9, -1073741824;
	and.b32  	%r3031, %r339, -8388608;
	setp.eq.s32 	%p56, %r3031, 0;
	@%p56 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2022.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r340, %r3031, 192937984;
	add.s32 	%r341, %r3030, %r340;
	mov.b32 	%f271, %r341;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3031, %r3031, %r340;
	mov.b32 	%r3030, %f733;
	setp.ne.s32 	%p57, %r3031, 0;
	setp.ne.s32 	%p58, %r3030, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2024
	setp.gt.u32 	%p60, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2001
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p51, %r8, 1073741824;
	@%p51 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p52, %r8, -2147483647;
	@%p52 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p55, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p55;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p53, %f2, 0f40800000;
	@%p53 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2005
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p54, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p54;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2008
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2027
	or.b32  	%r171, %r170, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p61, %f280, 0f7F800000;
	@%p61 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r342, %f186;
	and.b32  	%r343, %r342, -2147483648;
	mov.b32 	%r344, %f734;
	or.b32  	%r345, %r343, %r344;
	mov.b32 	%f734, %r345;
$L__BB0_27:                             // %__nv_fmodf.exit2028
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p69, %r171, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p69 bra 	$L__BB0_43;
// %bb.28:                              // %L525
	mul.lo.s32 	%r354, %r171, %r157;
	mul.hi.u32 	%r355, %r354, -1431655765;
	shr.u32 	%r356, %r355, 4;
	mul.lo.s32 	%r357, %r356, 24;
	sub.s32 	%r358, %r354, %r357;
	cvt.rn.f32.s32 	%f311, %r358;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p70, %f738, 0f40000000;
	@%p70 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p71, %f738, 0f4B800000;
	@%p71 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r17, %f738;
	and.b32  	%r359, %r17, 8388607;
	or.b32  	%r3032, %r359, 1065353216;
	mov.b32 	%f737, %r3032;
	add.s32 	%r360, %r17, -1073741824;
	and.b32  	%r3033, %r360, -8388608;
	setp.eq.s32 	%p77, %r3033, 0;
	@%p77 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i2053.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i2053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r361, %r3033, 192937984;
	add.s32 	%r362, %r3032, %r361;
	mov.b32 	%f323, %r362;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3033, %r3033, %r361;
	mov.b32 	%r3032, %f737;
	setp.ne.s32 	%p78, %r3033, 0;
	setp.ne.s32 	%p79, %r3032, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i2055
	setp.gt.u32 	%p81, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i2032
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p72, %r16, 1073741824;
	@%p72 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p73, %r16, -2147483647;
	@%p73 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p76, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p76;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p74, %f21, 0f40800000;
	@%p74 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i2036
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p75, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p75;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i2039
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i2058
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p82, %f332, 0f7F800000;
	@%p82 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r363, %f18;
	and.b32  	%r364, %r363, -2147483648;
	mov.b32 	%r365, %f738;
	or.b32  	%r366, %r364, %r365;
	mov.b32 	%f738, %r366;
$L__BB0_42:                             // %__nv_fmodf.exit2059
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r367, %f333;
	and.b32  	%r368, %r367, -2147483648;
	or.b32  	%r369, %r368, 1056964608;
	mov.b32 	%f334, %r369;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p83, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p83;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p84, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p84;
	cvt.rzi.s32.f32 	%r370, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r371, %r370, 1;
	setp.eq.b32 	%p85, %r371, 1;
	selp.f32 	%f352, %f350, %f351, %p85;
	selp.f32 	%f353, %f351, %f350, %p85;
	and.b32  	%r372, %r370, 2;
	setp.eq.s32 	%p86, %r372, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p86;
	add.s32 	%r373, %r370, 1;
	and.b32  	%r374, %r373, 2;
	setp.eq.s32 	%p87, %r374, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p87;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p88, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p88;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p89, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p89;
$L__BB0_43:                             // %L559
	and.b32  	%r26, %r157, 3;
	setp.eq.s32 	%p90, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p90 bra 	$L__BB0_59;
// %bb.44:                              // %L597
	mul.lo.s32 	%r381, %r170, %r26;
	cvt.u16.u32 	%rs11, %r381;
	mul.lo.s16 	%rs12, %rs11, 171;
	shr.u16 	%rs13, %rs12, 9;
	mul.lo.s16 	%rs14, %rs13, 3;
	sub.s16 	%rs15, %rs11, %rs14;
	and.b16  	%rs16, %rs15, 255;
	cvt.rn.f32.u16 	%f364, %rs16;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p91, %f744, 0f40000000;
	@%p91 bra 	$L__BB0_56;
// %bb.45:
	setp.gtu.f32 	%p92, %f744, 0f4B800000;
	@%p92 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_46;
$L__BB0_52:
	mov.b32 	%r28, %f744;
	and.b32  	%r382, %r28, 8388607;
	or.b32  	%r3034, %r382, 1065353216;
	mov.b32 	%f743, %r3034;
	add.s32 	%r383, %r28, -1073741824;
	and.b32  	%r3035, %r383, -8388608;
	setp.eq.s32 	%p98, %r3035, 0;
	@%p98 bra 	$L__BB0_55;
// %bb.53:                              // %__nv_fmaf_rn.exit4.i.i.i2084.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_54:                             // %__nv_fmaf_rn.exit4.i.i.i2084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r384, %r3035, 192937984;
	add.s32 	%r385, %r3034, %r384;
	mov.b32 	%f376, %r385;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3035, %r3035, %r384;
	mov.b32 	%r3034, %f743;
	setp.ne.s32 	%p99, %r3035, 0;
	setp.ne.s32 	%p100, %r3034, 0;
	and.pred  	%p101, %p99, %p100;
	@%p101 bra 	$L__BB0_54;
$L__BB0_55:                             // %__internal_fmodf_slowpath_mod.exit.i.i2086
	setp.gt.u32 	%p102, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p102;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_56;
$L__BB0_46:                             // %__nv_fast_fdividef.exit.i.i.i2063
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p93, %r27, 1073741824;
	@%p93 bra 	$L__BB0_51;
// %bb.47:
	setp.lt.u32 	%p94, %r27, -2147483647;
	@%p94 bra 	$L__BB0_49;
// %bb.48:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p97, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p97;
	bra.uni 	$L__BB0_51;
$L__BB0_49:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p95, %f42, 0f40800000;
	@%p95 bra 	$L__BB0_51;
// %bb.50:                              // %__nv_fmaf_rn.exit.i.i.i2067
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p96, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p96;
$L__BB0_51:                             // %__internal_fmodf_fastpath_quot.exit.i.i2070
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_56:                             // %__internal_fmodf_kernel.exit.i2089
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p103, %f385, 0f7F800000;
	@%p103 bra 	$L__BB0_58;
// %bb.57:
	mov.b32 	%r386, %f39;
	and.b32  	%r387, %r386, -2147483648;
	mov.b32 	%r388, %f744;
	or.b32  	%r389, %r387, %r388;
	mov.b32 	%f744, %r389;
$L__BB0_58:                             // %__nv_fmodf.exit2090
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r390, %f386;
	and.b32  	%r391, %r390, -2147483648;
	or.b32  	%r392, %r391, 1056964608;
	mov.b32 	%f387, %r392;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p104, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p104;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p105, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p105;
	cvt.rzi.s32.f32 	%r393, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r394, %r393, 1;
	setp.eq.b32 	%p106, %r394, 1;
	selp.f32 	%f405, %f403, %f404, %p106;
	selp.f32 	%f406, %f404, %f403, %p106;
	and.b32  	%r395, %r393, 2;
	setp.eq.s32 	%p107, %r395, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p107;
	add.s32 	%r396, %r393, 1;
	and.b32  	%r397, %r396, 2;
	setp.eq.s32 	%p108, %r397, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p108;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p109, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p109;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p110, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p110;
$L__BB0_59:                             // %L631
	or.pred  	%p113, %p69, %p90;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p113 bra 	$L__BB0_75;
// %bb.60:                              // %L639
	mul.lo.s32 	%r398, %r171, %r26;
	mul.hi.u32 	%r399, %r398, -1431655765;
	shr.u32 	%r400, %r399, 1;
	mul.lo.s32 	%r401, %r400, 3;
	sub.s32 	%r402, %r398, %r401;
	cvt.rn.f32.s32 	%f417, %r402;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p114, %f750, 0f40000000;
	@%p114 bra 	$L__BB0_72;
// %bb.61:
	setp.gtu.f32 	%p115, %f750, 0f4B800000;
	@%p115 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_62;
$L__BB0_68:
	mov.b32 	%r36, %f750;
	and.b32  	%r403, %r36, 8388607;
	or.b32  	%r3036, %r403, 1065353216;
	mov.b32 	%f749, %r3036;
	add.s32 	%r404, %r36, -1073741824;
	and.b32  	%r3037, %r404, -8388608;
	setp.eq.s32 	%p121, %r3037, 0;
	@%p121 bra 	$L__BB0_71;
// %bb.69:                              // %__nv_fmaf_rn.exit4.i.i.i2115.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_70:                             // %__nv_fmaf_rn.exit4.i.i.i2115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r405, %r3037, 192937984;
	add.s32 	%r406, %r3036, %r405;
	mov.b32 	%f429, %r406;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3037, %r3037, %r405;
	mov.b32 	%r3036, %f749;
	setp.ne.s32 	%p122, %r3037, 0;
	setp.ne.s32 	%p123, %r3036, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_70;
$L__BB0_71:                             // %__internal_fmodf_slowpath_mod.exit.i.i2117
	setp.gt.u32 	%p125, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_72;
$L__BB0_62:                             // %__nv_fast_fdividef.exit.i.i.i2094
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p116, %r35, 1073741824;
	@%p116 bra 	$L__BB0_67;
// %bb.63:
	setp.lt.u32 	%p117, %r35, -2147483647;
	@%p117 bra 	$L__BB0_65;
// %bb.64:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p120, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p120;
	bra.uni 	$L__BB0_67;
$L__BB0_65:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p118, %f63, 0f40800000;
	@%p118 bra 	$L__BB0_67;
// %bb.66:                              // %__nv_fmaf_rn.exit.i.i.i2098
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p119, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p119;
$L__BB0_67:                             // %__internal_fmodf_fastpath_quot.exit.i.i2101
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_72:                             // %__internal_fmodf_kernel.exit.i2120
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p126, %f438, 0f7F800000;
	@%p126 bra 	$L__BB0_74;
// %bb.73:
	mov.b32 	%r407, %f60;
	and.b32  	%r408, %r407, -2147483648;
	mov.b32 	%r409, %f750;
	or.b32  	%r410, %r408, %r409;
	mov.b32 	%f750, %r410;
$L__BB0_74:                             // %__nv_fmodf.exit2121
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r411, %f439;
	and.b32  	%r412, %r411, -2147483648;
	or.b32  	%r413, %r412, 1056964608;
	mov.b32 	%f440, %r413;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p127, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p127;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p128, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p128;
	cvt.rzi.s32.f32 	%r414, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r415, %r414, 1;
	setp.eq.b32 	%p129, %r415, 1;
	selp.f32 	%f458, %f456, %f457, %p129;
	selp.f32 	%f459, %f457, %f456, %p129;
	and.b32  	%r416, %r414, 2;
	setp.eq.s32 	%p130, %r416, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p130;
	add.s32 	%r417, %r414, 1;
	and.b32  	%r418, %r417, 2;
	setp.eq.s32 	%p131, %r418, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p131;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p132, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p132;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p133, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p133;
$L__BB0_75:                             // %L673
	and.b32  	%r43, %r301, 2;
	setp.eq.s32 	%p134, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p134 bra 	$L__BB0_77;
// %bb.76:                              // %L682
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_77:                             // %L684
	@%p29 bra 	$L__BB0_193;
// %bb.78:
	@%p302 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_79;
$L__BB0_189:
	mov.b32 	%r173, %f788;
	and.b32  	%r425, %r173, 8388607;
	or.b32  	%r3073, %r425, 1065353216;
	mov.b32 	%f787, %r3073;
	add.s32 	%r426, %r173, -1073741824;
	and.b32  	%r3074, %r426, -8388608;
	setp.eq.s32 	%p142, %r3074, 0;
	@%p142 bra 	$L__BB0_192;
// %bb.190:                             // %__nv_fmaf_rn.exit4.i.i.i2146.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_191:                            // %__nv_fmaf_rn.exit4.i.i.i2146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r427, %r3074, 192937984;
	add.s32 	%r428, %r3073, %r427;
	mov.b32 	%f479, %r428;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3074, %r3074, %r427;
	mov.b32 	%r3073, %f787;
	setp.ne.s32 	%p143, %r3074, 0;
	setp.ne.s32 	%p144, %r3073, 0;
	and.pred  	%p145, %p143, %p144;
	@%p145 bra 	$L__BB0_191;
$L__BB0_192:                            // %__internal_fmodf_slowpath_mod.exit.i.i2148
	setp.gt.u32 	%p146, %r173, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p146;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_193;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i2125
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r172, %f189;
	setp.lt.u32 	%p137, %r172, 1073741824;
	@%p137 bra 	$L__BB0_188;
// %bb.80:
	setp.lt.u32 	%p138, %r172, -2147483647;
	@%p138 bra 	$L__BB0_186;
// %bb.81:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p141, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p141;
	bra.uni 	$L__BB0_188;
$L__BB0_186:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p139, %f189, 0f40800000;
	@%p139 bra 	$L__BB0_188;
// %bb.187:                             // %__nv_fmaf_rn.exit.i.i.i2129
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p140, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p140;
$L__BB0_188:                            // %__internal_fmodf_fastpath_quot.exit.i.i2132
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_193:                            // %__internal_fmodf_kernel.exit.i2151
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p147, %f488, 0f7F800000;
	@%p147 bra 	$L__BB0_195;
// %bb.194:
	mov.b32 	%r429, %f788;
	or.b32  	%r430, %r166, %r429;
	mov.b32 	%f788, %r430;
$L__BB0_195:                            // %__nv_fmodf.exit2152
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p155, %f760, 0f40000000;
	@%p155 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p156, %f760, 0f4B800000;
	@%p156 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r47, %f760;
	and.b32  	%r445, %r47, 8388607;
	or.b32  	%r3038, %r445, 1065353216;
	mov.b32 	%f759, %r3038;
	add.s32 	%r446, %r47, -1073741824;
	and.b32  	%r3039, %r446, -8388608;
	setp.eq.s32 	%p162, %r3039, 0;
	@%p162 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i2177.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i2177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r447, %r3039, 192937984;
	add.s32 	%r448, %r3038, %r447;
	mov.b32 	%f532, %r448;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3039, %r3039, %r447;
	mov.b32 	%r3038, %f759;
	setp.ne.s32 	%p163, %r3039, 0;
	setp.ne.s32 	%p164, %r3038, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i2179
	setp.gt.u32 	%p166, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i2156
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p157, %r46, 1073741824;
	@%p157 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p158, %r46, -2147483647;
	@%p158 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p161;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i2160
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p160;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i2163
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i2182
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p167, %f541, 0f7F800000;
	@%p167 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r449, %f203;
	and.b32  	%r450, %r449, -2147483648;
	mov.b32 	%r451, %f760;
	or.b32  	%r452, %r450, %r451;
	mov.b32 	%f760, %r452;
$L__BB0_95:                             // %__nv_fmodf.exit2183
	cvt.rn.f32.s32 	%f572, %r157;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p175, %f764, 0f40000000;
	@%p175 bra 	$L__BB0_107;
// %bb.96:
	setp.gtu.f32 	%p176, %f764, 0f4B800000;
	@%p176 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_97;
$L__BB0_103:
	mov.b32 	%r55, %f764;
	and.b32  	%r461, %r55, 8388607;
	or.b32  	%r3040, %r461, 1065353216;
	mov.b32 	%f763, %r3040;
	add.s32 	%r462, %r55, -1073741824;
	and.b32  	%r3041, %r462, -8388608;
	setp.eq.s32 	%p182, %r3041, 0;
	@%p182 bra 	$L__BB0_106;
// %bb.104:                             // %__nv_fmaf_rn.exit4.i.i.i2208.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_105:                            // %__nv_fmaf_rn.exit4.i.i.i2208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r463, %r3041, 192937984;
	add.s32 	%r464, %r3040, %r463;
	mov.b32 	%f584, %r464;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3041, %r3041, %r463;
	mov.b32 	%r3040, %f763;
	setp.ne.s32 	%p183, %r3041, 0;
	setp.ne.s32 	%p184, %r3040, 0;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_105;
$L__BB0_106:                            // %__internal_fmodf_slowpath_mod.exit.i.i2210
	setp.gt.u32 	%p186, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p186;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_107;
$L__BB0_97:                             // %__nv_fast_fdividef.exit.i.i.i2187
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p177, %r54, 1073741824;
	@%p177 bra 	$L__BB0_102;
// %bb.98:
	setp.lt.u32 	%p178, %r54, -2147483647;
	@%p178 bra 	$L__BB0_100;
// %bb.99:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p181, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p181;
	bra.uni 	$L__BB0_102;
$L__BB0_100:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p179, %f107, 0f40800000;
	@%p179 bra 	$L__BB0_102;
// %bb.101:                             // %__nv_fmaf_rn.exit.i.i.i2191
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p180, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p180;
$L__BB0_102:                            // %__internal_fmodf_fastpath_quot.exit.i.i2194
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_107:                            // %__internal_fmodf_kernel.exit.i2213
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p187, %f593, 0f7F800000;
	@%p187 bra 	$L__BB0_109;
// %bb.108:
	mov.b32 	%r465, %f104;
	and.b32  	%r466, %r465, -2147483648;
	mov.b32 	%r467, %f764;
	or.b32  	%r468, %r466, %r467;
	mov.b32 	%f764, %r468;
$L__BB0_109:                            // %__nv_fmodf.exit2214
	and.b32  	%r65, %r301, 1;
	shr.u32 	%r66, %r301, 4;
	setp.ne.s32 	%p195, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p195 bra 	$L__BB0_125;
// %bb.110:                             // %L889
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p196, %f768, 0f40000000;
	@%p196 bra 	$L__BB0_122;
// %bb.111:
	setp.gtu.f32 	%p197, %f768, 0f4B800000;
	@%p197 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_112;
$L__BB0_118:
	mov.b32 	%r68, %f768;
	and.b32  	%r483, %r68, 8388607;
	or.b32  	%r3042, %r483, 1065353216;
	mov.b32 	%f767, %r3042;
	add.s32 	%r484, %r68, -1073741824;
	and.b32  	%r3043, %r484, -8388608;
	setp.eq.s32 	%p203, %r3043, 0;
	@%p203 bra 	$L__BB0_121;
// %bb.119:                             // %__nv_fmaf_rn.exit4.i.i.i2239.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_120:                            // %__nv_fmaf_rn.exit4.i.i.i2239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r485, %r3043, 192937984;
	add.s32 	%r486, %r3042, %r485;
	mov.b32 	%f638, %r486;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3043, %r3043, %r485;
	mov.b32 	%r3042, %f767;
	setp.ne.s32 	%p204, %r3043, 0;
	setp.ne.s32 	%p205, %r3042, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_120;
$L__BB0_121:                            // %__internal_fmodf_slowpath_mod.exit.i.i2241
	setp.gt.u32 	%p207, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_122;
$L__BB0_112:                            // %__nv_fast_fdividef.exit.i.i.i2218
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p198, %r67, 1073741824;
	@%p198 bra 	$L__BB0_117;
// %bb.113:
	setp.lt.u32 	%p199, %r67, -2147483647;
	@%p199 bra 	$L__BB0_115;
// %bb.114:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p202, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p202;
	bra.uni 	$L__BB0_117;
$L__BB0_115:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p200, %f124, 0f40800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:                             // %__nv_fmaf_rn.exit.i.i.i2222
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p201, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p201;
$L__BB0_117:                            // %__internal_fmodf_fastpath_quot.exit.i.i2225
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_122:                            // %__internal_fmodf_kernel.exit.i2244
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p208, %f647, 0f7F800000;
	@%p208 bra 	$L__BB0_124;
// %bb.123:
	mov.b32 	%r487, %f121;
	and.b32  	%r488, %r487, -2147483648;
	mov.b32 	%r489, %f768;
	or.b32  	%r490, %r488, %r489;
	mov.b32 	%f768, %r490;
$L__BB0_124:                            // %__nv_fmodf.exit2245
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r491, %f648;
	and.b32  	%r492, %r491, -2147483648;
	or.b32  	%r493, %r492, 1056964608;
	mov.b32 	%f649, %r493;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p209, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p209;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p210, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p210;
	cvt.rzi.s32.f32 	%r494, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r495, %r494, 1;
	setp.eq.b32 	%p211, %r495, 1;
	selp.f32 	%f667, %f665, %f666, %p211;
	selp.f32 	%f668, %f666, %f665, %p211;
	and.b32  	%r496, %r494, 2;
	setp.eq.s32 	%p212, %r496, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p212;
	add.s32 	%r497, %r494, 1;
	and.b32  	%r498, %r497, 2;
	setp.eq.s32 	%p213, %r498, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p213;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p214, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p214;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p215, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p215;
$L__BB0_125:                            // %L928
	and.b32  	%r64, %r157, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p195 bra 	$L__BB0_141;
// %bb.126:                             // %L931
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p217, %f774, 0f40000000;
	@%p217 bra 	$L__BB0_138;
// %bb.127:
	setp.gtu.f32 	%p218, %f774, 0f4B800000;
	@%p218 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_128;
$L__BB0_134:
	mov.b32 	%r76, %f774;
	and.b32  	%r499, %r76, 8388607;
	or.b32  	%r3044, %r499, 1065353216;
	mov.b32 	%f773, %r3044;
	add.s32 	%r500, %r76, -1073741824;
	and.b32  	%r3045, %r500, -8388608;
	setp.eq.s32 	%p224, %r3045, 0;
	@%p224 bra 	$L__BB0_137;
// %bb.135:                             // %__nv_fmaf_rn.exit4.i.i.i2270.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_136:                            // %__nv_fmaf_rn.exit4.i.i.i2270
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r501, %r3045, 192937984;
	add.s32 	%r502, %r3044, %r501;
	mov.b32 	%f691, %r502;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3045, %r3045, %r501;
	mov.b32 	%r3044, %f773;
	setp.ne.s32 	%p225, %r3045, 0;
	setp.ne.s32 	%p226, %r3044, 0;
	and.pred  	%p227, %p225, %p226;
	@%p227 bra 	$L__BB0_136;
$L__BB0_137:                            // %__internal_fmodf_slowpath_mod.exit.i.i2272
	setp.gt.u32 	%p228, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p228;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_138;
$L__BB0_128:                            // %__nv_fast_fdividef.exit.i.i.i2249
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p219, %r75, 1073741824;
	@%p219 bra 	$L__BB0_133;
// %bb.129:
	setp.lt.u32 	%p220, %r75, -2147483647;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p223, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p223;
	bra.uni 	$L__BB0_133;
$L__BB0_131:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p221, %f145, 0f40800000;
	@%p221 bra 	$L__BB0_133;
// %bb.132:                             // %__nv_fmaf_rn.exit.i.i.i2253
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p222, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p222;
$L__BB0_133:                            // %__internal_fmodf_fastpath_quot.exit.i.i2256
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_138:                            // %__internal_fmodf_kernel.exit.i2275
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p229, %f700, 0f7F800000;
	@%p229 bra 	$L__BB0_140;
// %bb.139:
	mov.b32 	%r503, %f142;
	and.b32  	%r504, %r503, -2147483648;
	mov.b32 	%r505, %f774;
	or.b32  	%r506, %r504, %r505;
	mov.b32 	%f774, %r506;
$L__BB0_140:                            // %__nv_fmodf.exit2276
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r507, %f701;
	and.b32  	%r508, %r507, -2147483648;
	or.b32  	%r509, %r508, 1056964608;
	mov.b32 	%f702, %r509;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p230, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p230;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p231, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p231;
	cvt.rzi.s32.f32 	%r510, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r511, %r510, 1;
	setp.eq.b32 	%p232, %r511, 1;
	selp.f32 	%f720, %f718, %f719, %p232;
	selp.f32 	%f721, %f719, %f718, %p232;
	and.b32  	%r512, %r510, 2;
	setp.eq.s32 	%p233, %r512, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p233;
	add.s32 	%r513, %r510, 1;
	and.b32  	%r514, %r513, 2;
	setp.eq.s32 	%p234, %r514, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p234;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p235, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p235;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p236, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p236;
$L__BB0_141:                            // %L965
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p134 bra 	$L__BB0_143;
// %bb.142:                             // %L974
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_143:                            // %L976
	setp.gt.u32 	%p238, %r301, 15;
	mov.u32 	%r182, 999999999;
	@%p238 bra 	$L__BB0_197;
// %bb.144:                             // %L1006
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r522, %r301, 6, %r4;
	cvt.u16.u32 	%rs17, %r522;
	and.b16  	%rs18, %rs17, 255;
	mul.lo.s16 	%rs19, %rs18, 171;
	shr.u16 	%rs20, %rs19, 14;
	mul.lo.s16 	%rs21, %rs20, 96;
	sub.s16 	%rs22, %rs17, %rs21;
	cvt.u32.u16 	%r523, %rs22;
	and.b32  	%r524, %r523, 255;
	mul.wide.u32 	%rd54, %r524, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u32 	%r525, [%rd55];
	shl.b32 	%r526, %r525, 16;
	cvt.s32.s16 	%r85, %r525;
	shr.s32 	%r86, %r525, 16;
	or.b32  	%r527, %r526, 65535;
	setp.lt.u32 	%p239, %r527, 589823;
	setp.lt.u32 	%p240, %r525, 786432;
	and.pred  	%p241, %p239, %p240;
	@%p241 bra 	$L__BB0_196;
	bra.uni 	$L__BB0_145;
$L__BB0_196:                            // %L1246
	mul.lo.s32 	%r531, %r86, 290;
	mad.lo.s32 	%r182, %r85, 33, %r531;
$L__BB0_197:                            // %pass533
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r329, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r330, %r329, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r437, %f489;
	or.b32  	%r331, %r330, 1056964608;
	mov.b32 	%r346, %f282;
	and.b32  	%r438, %r437, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r331;
	and.b32  	%r347, %r346, -2147483648;
	or.b32  	%r439, %r438, 1056964608;
	mov.b32 	%r453, %f542;
	mov.b32 	%r475, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r348, %r347, 1056964608;
	mov.b32 	%f490, %r439;
	and.b32  	%r454, %r453, -2147483648;
	and.b32  	%r476, %r475, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p42, %f231, 0f4B000000;
	mov.b32 	%f283, %r348;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r455, %r454, 1056964608;
	or.b32  	%r477, %r476, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p42;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p43, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p148, %f493, 0f4B000000;
	mov.b32 	%f543, %r455;
	mov.b32 	%f596, %r477;
	selp.f32 	%f234, %f233, %f232, %p43;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p62, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p148;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p149, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p62;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p63, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p149;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p168, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p188, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p63;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p168;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p169, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p188;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p189, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p169;
	selp.f32 	%f602, %f601, %f600, %p189;
	cvt.rzi.s32.f32 	%r332, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r333, %r332, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r440, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p44, %r333, 1;
	cvt.rzi.s32.f32 	%r349, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r441, %r440, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p44;
	and.b32  	%r334, %r332, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r350, %r349, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p150, %r441, 1;
	cvt.rzi.s32.f32 	%r456, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r478, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p45, %r334, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r335, %r332, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p64, %r350, 1;
	selp.f32 	%f508, %f506, %f507, %p150;
	and.b32  	%r442, %r440, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r457, %r456, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r479, %r478, 1;
	selp.f32 	%f247, %f245, %f244, %p44;
	selp.f32 	%f249, %f246, %f248, %p45;
	and.b32  	%r336, %r335, 2;
	setp.eq.f32 	%p47, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p64;
	and.b32  	%r351, %r349, 2;
	setp.eq.s32 	%p151, %r442, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r443, %r440, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p170, %r457, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p190, %r479, 1;
	setp.eq.s32 	%p46, %r336, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p47;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p65, %r351, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r352, %r349, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p150;
	selp.f32 	%f511, %f508, %f510, %p151;
	and.b32  	%r444, %r443, 2;
	setp.eq.f32 	%p153, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p170;
	and.b32  	%r458, %r456, 2;
	selp.f32 	%f614, %f612, %f613, %p190;
	and.b32  	%r480, %r478, 2;
	selp.f32 	%f252, %f247, %f251, %p46;
	setp.gt.f32 	%p48, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p64;
	selp.f32 	%f304, %f301, %f303, %p65;
	and.b32  	%r353, %r352, 2;
	setp.eq.f32 	%p67, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p152, %r444, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p153;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p171, %r458, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r459, %r456, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p191, %r480, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r481, %r478, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p48;
	setp.eq.s32 	%p66, %r353, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p67;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p152;
	setp.gt.f32 	%p154, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p170;
	selp.f32 	%f564, %f561, %f563, %p171;
	and.b32  	%r460, %r459, 2;
	setp.eq.f32 	%p173, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p190;
	selp.f32 	%f617, %f614, %f616, %p191;
	and.b32  	%r482, %r481, 2;
	setp.eq.f32 	%p193, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r325, %f258;
	mov.b32 	%r328, %f255;
	selp.f32 	%f306, %f302, %f305, %p66;
	setp.gt.f32 	%p68, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p154;
	setp.eq.s32 	%p172, %r460, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p173;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p192, %r482, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p193;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r324, %r328, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p68;
	mov.b32 	%r433, %f520;
	mov.b32 	%r436, %f517;
	selp.f32 	%f567, %f562, %f566, %p172;
	setp.gt.f32 	%p174, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p192;
	setp.gt.f32 	%p194, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r323, %r325, %r324;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r326, %r328, %r325;
	// end inline asm
	mov.b32 	%r376, %f17;
	mov.b32 	%r377, %f37;
	mov.b32 	%r379, %f16;
	mov.b32 	%r380, %f38;
	mov.b32 	%r420, %f83;
	mov.b32 	%r421, %f85;
	mov.b32 	%r423, %f755;
	mov.b32 	%r424, %f757;
	xor.b32  	%r432, %r436, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p174;
	selp.f32 	%f625, %f624, %f619, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r375, %r377, %r376;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r378, %r380, %r379;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r419, %r421, %r420;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r422, %r424, %r423;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r431, %r433, %r432;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r434, %r436, %r433;
	// end inline asm
	mov.b32 	%r471, %f625;
	mov.b32 	%r470, %f103;
	mov.b32 	%r474, %f622;
	mov.b32 	%r473, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r469, %r471, %r470;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r472, %r474, %r473;
	// end inline asm
	mov.b32 	%r516, %f165;
	mov.b32 	%r517, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r515, %r517, %r516;
	// end inline asm
	mov.b32 	%r519, %f779;
	mov.b32 	%r520, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r518, %r520, %r519;
	// end inline asm
	mul.lo.s32 	%r533, %r156, 24;
	shl.b32 	%r534, %r4, 1;
	and.b32  	%r535, %r534, 2;
	shr.u32 	%r536, %r301, 3;
	and.b32  	%r537, %r536, 2;
	or.b32  	%r183, %r64, %r537;
	cvt.u16.u32 	%rs25, %r183;
	mul.lo.s16 	%rs26, %rs25, 171;
	shr.u16 	%rs27, %rs26, 9;
	mul.lo.s16 	%rs28, %rs27, 3;
	sub.s16 	%rs29, %rs25, %rs28;
	cvt.u32.u16 	%r538, %rs29;
	and.b32  	%r539, %r538, 255;
	and.b16  	%rs30, %rs29, 255;
	mul.wide.u16 	%r540, %rs30, 8;
	bfe.u32 	%r541, %r301, 3, 1;
	or.b32  	%r542, %r535, %r541;
	add.s32 	%r543, %r533, %r2;
	or.b32  	%r544, %r543, %r542;
	add.s32 	%r545, %r544, %r540;
	mul.wide.u32 	%rd61, %r545, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.u32 	%r184, [%rd62];
	or.b32  	%r546, %r2, %r541;
	or.b32  	%r547, %r546, %r535;
	cvt.u64.u32 	%rd63, %r540;
	cvt.u64.u32 	%rd64, %r533;
	cvt.u64.u32 	%rd65, %r547;
	add.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd66, %rd63;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.u32 	%r185, [%rd69+16];
	cvt.u64.u32 	%rd70, %r542;
	cvt.u64.u32 	%rd71, %r2;
	add.s64 	%rd72, %rd71, %rd64;
	add.s64 	%rd73, %rd72, %rd70;
	add.s64 	%rd74, %rd73, %rd63;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r186, [%rd76+384];
	cvt.u64.u32 	%rd77, %r535;
	cvt.u64.u32 	%rd78, %r541;
	add.s64 	%rd79, %rd71, %rd78;
	add.s64 	%rd80, %rd79, %rd77;
	add.s64 	%rd81, %rd80, %rd64;
	add.s64 	%rd82, %rd81, %rd63;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.u32 	%r187, [%rd84+400];
	shl.b32 	%r548, %r292, 16;
	shl.b32 	%r549, %r296, 5;
	add.s32 	%r188, %r549, %r548;
	shl.b32 	%r550, %r301, 2;
	shl.b32 	%r551, %r1, 5;
	shl.b32 	%r552, %r4, 2;
	and.b32  	%r553, %r550, 28;
	or.b32  	%r189, %r553, %r551;
	or.b32  	%r190, %r552, %r536;
	and.b32  	%r191, %r301, 4;
	bfe.s32 	%r554, %r301, 2, 1;
	and.b32  	%r555, %r169, 8;
	shl.b32 	%r556, %r301, 4;
	or.b32  	%r557, %r555, %r556;
	bfe.u32 	%r558, %r557, 3, 3;
	mul.lo.s32 	%r192, %r558, 260;
	cvt.u16.u32 	%rs31, %r301;
	and.b16  	%rs32, %rs31, 255;
	mul.lo.s16 	%rs33, %rs32, 171;
	shr.u16 	%rs34, %rs33, 12;
	mul.lo.s16 	%rs35, %rs34, 24;
	sub.s16 	%rs36, %rs31, %rs35;
	cvt.u32.u16 	%r559, %rs36;
	and.b32  	%r193, %r559, 255;
	add.s32 	%r560, %r4, 6;
	shr.u32 	%r561, %r560, 3;
	add.s32 	%r562, %r5, 192;
	and.b32  	%r563, %r562, 224;
	mad.lo.s32 	%r194, %r561, 260, %r563;
	add.s32 	%r564, %r4, 12;
	shr.u32 	%r565, %r564, 3;
	add.s32 	%r566, %r5, 128;
	and.b32  	%r567, %r566, 224;
	mad.lo.s32 	%r195, %r565, 260, %r567;
	add.s32 	%r568, %r4, 18;
	shr.u32 	%r569, %r568, 3;
	add.s32 	%r570, %r5, 64;
	and.b32  	%r571, %r570, 224;
	mad.lo.s32 	%r196, %r569, 260, %r571;
	or.b32  	%r197, %r5, 780;
	add.s32 	%r572, %r4, 30;
	shr.u32 	%r573, %r572, 3;
	mad.lo.s32 	%r198, %r573, 260, %r563;
	add.s32 	%r574, %r4, 36;
	shr.u32 	%r575, %r574, 3;
	mad.lo.s32 	%r199, %r575, 260, %r567;
	add.s32 	%r576, %r4, 42;
	shr.u32 	%r577, %r576, 3;
	mad.lo.s32 	%r200, %r577, 260, %r571;
	or.b32  	%r201, %r5, 1560;
	add.s32 	%r578, %r4, 54;
	shr.u32 	%r579, %r578, 3;
	mad.lo.s32 	%r202, %r579, 260, %r563;
	add.s32 	%r580, %r4, 60;
	bfe.u32 	%r581, %r580, 3, 3;
	mad.lo.s32 	%r203, %r581, 260, %r567;
	mul.lo.s32 	%r582, %r156, 870;
	shr.u32 	%r583, %r4, 1;
	cvt.u16.u32 	%rs37, %r583;
	and.b16  	%rs38, %rs37, 255;
	mul.lo.s16 	%rs39, %rs38, 171;
	shr.u16 	%rs40, %rs39, 9;
	mul.lo.s16 	%rs41, %rs40, 3;
	sub.s16 	%rs42, %rs37, %rs41;
	cvt.u32.u16 	%r584, %rs42;
	and.b32  	%r204, %r584, 255;
	mad.lo.s32 	%r585, %r542, 33, %r582;
	mad.lo.s32 	%r205, %r539, 290, %r585;
	add.s32 	%r206, %r205, 132;
	setp.lt.u32 	%p243, %r301, 4;
	setp.eq.s32 	%p244, %r157, 1;
	setp.eq.s32 	%p245, %r157, 4;
	setp.eq.s32 	%p246, %r157, 5;
	setp.eq.s32 	%p247, %r65, 0;
	selp.b32 	%r586, 0, 784, %p247;
	bfe.s32 	%r587, %r301, 3, 1;
	and.b32  	%r588, %r587, 98;
	or.b32  	%r207, %r535, %r66;
	selp.b32 	%r208, 0, 392, %p134;
	and.b32  	%r209, %r554, 196;
	or.b32  	%r210, %r588, %r586;
	add.s32 	%r589, %r210, %r207;
	add.s32 	%r590, %r589, %r208;
	add.s32 	%r211, %r590, %r209;
	add.s32 	%r591, %r210, 1576;
	add.s32 	%r592, %r591, %r207;
	add.s32 	%r593, %r592, %r208;
	add.s32 	%r212, %r593, %r209;
	or.b32  	%r594, %r207, 4;
	add.s32 	%r595, %r210, %r594;
	add.s32 	%r596, %r595, %r208;
	add.s32 	%r213, %r596, %r209;
	add.s32 	%r597, %r591, %r594;
	add.s32 	%r598, %r597, %r208;
	add.s32 	%r214, %r598, %r209;
	add.s32 	%r599, %r210, 1584;
	add.s32 	%r600, %r599, %r207;
	add.s32 	%r601, %r600, %r208;
	add.s32 	%r215, %r601, %r209;
	add.s32 	%r216, %r213, 8;
	add.s32 	%r602, %r599, %r594;
	add.s32 	%r603, %r602, %r208;
	add.s32 	%r217, %r603, %r209;
	mul.lo.s32 	%r604, %r66, 784;
	and.b32  	%r605, %r169, 6;
	shr.u32 	%r606, %r4, 2;
	and.b32  	%r607, %r4, 1;
	neg.s32 	%r608, %r607;
	and.b32  	%r609, %r608, 392;
	bfe.s32 	%r610, %r4, 1, 1;
	and.b32  	%r611, %r610, 196;
	and.b32  	%r612, %r587, 1576;
	or.b32  	%r613, %r605, %r604;
	mad.lo.s32 	%r614, %r606, 98, %r613;
	or.b32  	%r615, %r614, %r64;
	add.s32 	%r616, %r615, %r609;
	add.s32 	%r617, %r616, %r611;
	add.s32 	%r218, %r617, %r612;
	add.s32 	%r219, %r218, 8;
	mul.lo.s32 	%r618, %r294, 786432;
	mad.lo.s32 	%r619, %r298, 192, %r618;
	cvt.u16.u32 	%rs43, %r190;
	and.b16  	%rs44, %rs43, 255;
	mul.lo.s16 	%rs45, %rs44, 171;
	shr.u16 	%rs46, %rs45, 9;
	and.b16  	%rs47, %rs46, 24;
	add.s16 	%rs48, %rs43, %rs47;
	shl.b16 	%rs49, %rs48, 3;
	cvt.u32.u16 	%r620, %rs49;
	and.b32  	%r621, %r620, 248;
	and.b32  	%r622, %r301, 7;
	or.b32  	%r623, %r622, %r2;
	cvt.s64.s32 	%rd23, %r619;
	add.s32 	%r624, %r205, %r204;
	mul.wide.u32 	%rd85, %r624, 4;
	mov.u64 	%rd86, shmem;
	add.s64 	%rd24, %rd86, %rd85;
	add.s32 	%r625, %r206, %r204;
	mul.wide.u32 	%rd87, %r625, 4;
	add.s64 	%rd25, %rd86, %rd87;
	cvt.u64.u32 	%rd88, %r205;
	cvt.u64.u16 	%rd89, %rs42;
	and.b64  	%rd90, %rd89, 255;
	add.s64 	%rd91, %rd88, %rd90;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd26, %rd86, %rd92;
	cvt.u64.u32 	%rd93, %r206;
	add.s64 	%rd94, %rd93, %rd90;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd27, %rd86, %rd95;
	or.pred  	%p248, %p243, %p244;
	and.b32  	%r626, %r301, 24;
	setp.eq.s32 	%p249, %r626, 8;
	or.pred  	%p250, %p248, %p249;
	or.pred  	%p251, %p250, %p245;
	setp.eq.s32 	%p252, %r626, 24;
	or.pred  	%p253, %p246, %p252;
	selp.b32 	%r220, 1145324612, -286331154, %p250;
	or.pred  	%p1, %p251, %p253;
	selp.b32 	%r221, 1145324612, -286331154, %p248;
	add.s32 	%r627, %r157, -1;
	setp.lt.u32 	%p254, %r627, 3;
	or.pred  	%p2, %p243, %p254;
	setp.eq.s32 	%p255, %r626, 16;
	or.pred  	%p3, %p255, %p252;
	selp.b32 	%r222, 1145324612, -286331154, %p255;
	add.s32 	%r223, %r623, %r621;
	and.b16  	%rs8, %rs42, 255;
	add.s32 	%r224, %r223, 786432;
	or.b16  	%rs9, %rs8, 24;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 29;
	selp.b32 	%r132, %r221, %r222, %p2;
	or.pred  	%p287, %p2, %p3;
	mov.u32 	%r110, %r88;
	bra.uni 	$L__BB0_198;
$L__BB0_169:                            // %L40270
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r155, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p301, %r88, 960;
	mov.u32 	%r88, %r155;
	@%p301 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_170;
$L__BB0_198:                            // %L1929
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_163 Depth 2
                                        //     Child Loop BB0_167 Depth 2
	add.s32 	%r628, %r88, %r292;
	setp.lt.s32 	%p256, %r628, %r293;
	@%p256 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_170;
$L__BB0_199:                            // %oksrem914
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p257, %r191, 0;
	mul.hi.u32 	%r725, %r88, -1431655765;
	shr.u32 	%r726, %r725, 5;
	mul.lo.s32 	%r225, %r726, 48;
	add.s32 	%r727, %r225, %r190;
	cvt.u16.u32 	%rs50, %r727;
	shr.s16 	%rs51, %rs50, 15;
	shr.u16 	%rs52, %rs51, 6;
	add.s16 	%rs53, %rs50, %rs52;
	and.b16  	%rs54, %rs53, -1024;
	sub.s16 	%rs55, %rs50, %rs54;
	cvt.u32.u16 	%r728, %rs55;
	shl.b32 	%r729, %r728, 16;
	or.b32  	%r730, %r729, %r189;
	add.s32 	%r731, %r188, %r730;
	shr.s32 	%r732, %r731, 31;
	shr.u32 	%r733, %r732, 6;
	add.s32 	%r734, %r731, %r733;
	shr.s32 	%r735, %r734, 26;
	setp.lt.s32 	%p258, %r731, 0;
	and.b32  	%r736, %r734, -67108864;
	setp.ne.s32 	%p259, %r736, %r731;
	and.pred  	%p260, %p258, %p259;
	selp.u32 	%r737, 1, 0, %p260;
	sub.s32 	%r738, %r737, %r735;
	shl.b32 	%r739, %r738, 26;
	add.s32 	%r740, %r739, %r731;
	mul.wide.s32 	%rd96, %r740, 4;
	add.s64 	%rd97, %rd3, %rd96;
	ld.global.v4.u32 	{%r741, %r742, %r743, %r744}, [%rd97];
	add.s16 	%rs56, %rs50, 24;
	shr.s16 	%rs57, %rs56, 15;
	shr.u16 	%rs58, %rs57, 6;
	add.s16 	%rs59, %rs56, %rs58;
	and.b16  	%rs60, %rs59, -1024;
	sub.s16 	%rs61, %rs56, %rs60;
	cvt.u32.u16 	%r745, %rs61;
	shl.b32 	%r746, %r745, 16;
	or.b32  	%r747, %r746, %r189;
	add.s32 	%r748, %r188, %r747;
	shr.s32 	%r749, %r748, 31;
	shr.u32 	%r750, %r749, 6;
	add.s32 	%r751, %r748, %r750;
	shr.s32 	%r752, %r751, 26;
	setp.lt.s32 	%p261, %r748, 0;
	and.b32  	%r753, %r751, -67108864;
	setp.ne.s32 	%p262, %r753, %r748;
	and.pred  	%p263, %p261, %p262;
	selp.u32 	%r754, 1, 0, %p263;
	sub.s32 	%r755, %r754, %r752;
	shl.b32 	%r756, %r755, 26;
	add.s32 	%r757, %r756, %r748;
	mul.wide.s32 	%rd98, %r757, 4;
	add.s64 	%rd99, %rd3, %rd98;
	ld.global.v4.u32 	{%r758, %r759, %r760, %r761}, [%rd99];
	selp.b32 	%r762, %r743, %r741, %p257;
	shfl.sync.bfly.b32	%r763, %r762, 4, 31, -1;
	selp.b32 	%r631, %r741, %r763, %p257;
	selp.b32 	%r636, %r763, %r743, %p257;
	selp.b32 	%r764, %r744, %r742, %p257;
	shfl.sync.bfly.b32	%r765, %r764, 4, 31, -1;
	selp.b32 	%r639, %r742, %r765, %p257;
	selp.b32 	%r644, %r765, %r744, %p257;
	selp.b32 	%r766, %r760, %r758, %p257;
	shfl.sync.bfly.b32	%r767, %r766, 4, 31, -1;
	selp.b32 	%r647, %r758, %r767, %p257;
	selp.b32 	%r652, %r767, %r760, %p257;
	selp.b32 	%r768, %r761, %r759, %p257;
	shfl.sync.bfly.b32	%r769, %r768, 4, 31, -1;
	selp.b32 	%r655, %r759, %r769, %p257;
	selp.b32 	%r660, %r769, %r761, %p257;
	shl.b32 	%r632, %r636, 4;
	mov.u32 	%r630, 252645135;
	// begin inline asm
	lop3.b32 %r662, %r630, %r631, %r632, 202;
	// end inline asm
	shr.u32 	%r635, %r631, 4;
	// begin inline asm
	lop3.b32 %r678, %r630, %r635, %r636, 202;
	// end inline asm
	shl.b32 	%r640, %r644, 4;
	// begin inline asm
	lop3.b32 %r670, %r630, %r639, %r640, 202;
	// end inline asm
	shr.u32 	%r643, %r639, 4;
	// begin inline asm
	lop3.b32 %r686, %r630, %r643, %r644, 202;
	// end inline asm
	shl.b32 	%r648, %r652, 4;
	// begin inline asm
	lop3.b32 %r663, %r630, %r647, %r648, 202;
	// end inline asm
	shr.u32 	%r651, %r647, 4;
	// begin inline asm
	lop3.b32 %r679, %r630, %r651, %r652, 202;
	// end inline asm
	shl.b32 	%r656, %r660, 4;
	// begin inline asm
	lop3.b32 %r671, %r630, %r655, %r656, 202;
	// end inline asm
	shr.u32 	%r659, %r655, 4;
	// begin inline asm
	lop3.b32 %r687, %r630, %r659, %r660, 202;
	// end inline asm
	mov.u32 	%r664, 25152;
	// begin inline asm
	prmt.b32 %r694, %r662, %r663, %r664;
	// end inline asm
	mov.u32 	%r668, 29521;
	// begin inline asm
	prmt.b32 %r710, %r662, %r663, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r702, %r670, %r671, %r664;
	// end inline asm
	// begin inline asm
	prmt.b32 %r718, %r670, %r671, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r695, %r678, %r679, %r664;
	// end inline asm
	// begin inline asm
	prmt.b32 %r711, %r678, %r679, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r703, %r686, %r687, %r664;
	// end inline asm
	// begin inline asm
	prmt.b32 %r719, %r686, %r687, %r668;
	// end inline asm
	mov.u32 	%r720, 21520;
	// begin inline asm
	prmt.b32 %r693, %r694, %r695, %r720;
	// end inline asm
	mov.u32 	%r724, 30258;
	// begin inline asm
	prmt.b32 %r697, %r694, %r695, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r702, %r703, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r705, %r702, %r703, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r710, %r711, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r713, %r710, %r711, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r717, %r718, %r719, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r721, %r718, %r719, %r724;
	// end inline asm
	mul.hi.s16 	%rs62, %rs50, 10923;
	shr.u16 	%rs63, %rs62, 15;
	shr.s16 	%rs64, %rs62, 2;
	add.s16 	%rs65, %rs64, %rs63;
	mul.lo.s16 	%rs66, %rs65, 24;
	sub.s16 	%rs67, %rs50, %rs66;
	cvt.s32.s16 	%r770, %rs67;
	add.s32 	%r771, %r192, %r770;
	mul.wide.s32 	%rd100, %r771, 4;
	add.s64 	%rd102, %rd86, %rd100;
	st.shared.u32 	[%rd102], %r693;
	add.s32 	%r772, %r771, 128;
	mul.wide.u32 	%rd103, %r772, 4;
	add.s64 	%rd104, %rd86, %rd103;
	st.shared.u32 	[%rd104], %r701;
	add.s32 	%r773, %r771, 64;
	mul.wide.u32 	%rd105, %r773, 4;
	add.s64 	%rd106, %rd86, %rd105;
	st.shared.u32 	[%rd106], %r697;
	add.s32 	%r774, %r771, 192;
	mul.wide.u32 	%rd107, %r774, 4;
	add.s64 	%rd108, %rd86, %rd107;
	st.shared.u32 	[%rd108], %r705;
	add.s32 	%r775, %r771, 32;
	mul.wide.u32 	%rd109, %r775, 4;
	add.s64 	%rd110, %rd86, %rd109;
	st.shared.u32 	[%rd110], %r709;
	add.s32 	%r776, %r771, 160;
	mul.wide.u32 	%rd111, %r776, 4;
	add.s64 	%rd112, %rd86, %rd111;
	st.shared.u32 	[%rd112], %r717;
	add.s32 	%r777, %r771, 96;
	mul.wide.u32 	%rd113, %r777, 4;
	add.s64 	%rd114, %rd86, %rd113;
	st.shared.u32 	[%rd114], %r713;
	add.s32 	%r778, %r771, 224;
	mul.wide.u32 	%rd115, %r778, 4;
	add.s64 	%rd116, %rd86, %rd115;
	st.shared.u32 	[%rd116], %r721;
	bar.sync 	0;
	add.s32 	%r779, %r225, %r193;
	cvt.u16.u32 	%rs68, %r779;
	mul.hi.s16 	%rs69, %rs68, 10923;
	shr.u16 	%rs70, %rs69, 15;
	shr.s16 	%rs71, %rs69, 2;
	add.s16 	%rs72, %rs71, %rs70;
	mul.lo.s16 	%rs73, %rs72, 24;
	sub.s16 	%rs74, %rs68, %rs73;
	cvt.s32.s16 	%r226, %rs74;
	add.s32 	%r780, %r5, %r226;
	mul.wide.s32 	%rd117, %r780, 4;
	add.s64 	%rd118, %rd86, %rd117;
	ld.shared.u32 	%r227, [%rd118];
	add.s32 	%r781, %r194, %r226;
	mul.wide.s32 	%rd119, %r781, 4;
	add.s64 	%rd120, %rd86, %rd119;
	ld.shared.u32 	%r228, [%rd120];
	add.s32 	%r782, %r195, %r226;
	mul.wide.u32 	%rd121, %r782, 4;
	add.s64 	%rd122, %rd86, %rd121;
	ld.shared.u32 	%r229, [%rd122];
	add.s32 	%r783, %r196, %r226;
	mul.wide.u32 	%rd123, %r783, 4;
	add.s64 	%rd124, %rd86, %rd123;
	ld.shared.u32 	%r230, [%rd124];
	add.s32 	%r784, %r197, %r226;
	mul.wide.u32 	%rd125, %r784, 4;
	add.s64 	%rd126, %rd86, %rd125;
	ld.shared.u32 	%r231, [%rd126];
	add.s32 	%r785, %r198, %r226;
	mul.wide.u32 	%rd127, %r785, 4;
	add.s64 	%rd128, %rd86, %rd127;
	ld.shared.u32 	%r232, [%rd128];
	add.s32 	%r786, %r199, %r226;
	mul.wide.u32 	%rd129, %r786, 4;
	add.s64 	%rd130, %rd86, %rd129;
	ld.shared.u32 	%r233, [%rd130];
	add.s32 	%r787, %r200, %r226;
	mul.wide.u32 	%rd131, %r787, 4;
	add.s64 	%rd132, %rd86, %rd131;
	ld.shared.u32 	%r234, [%rd132];
	add.s32 	%r788, %r201, %r226;
	mul.wide.u32 	%rd133, %r788, 4;
	add.s64 	%rd134, %rd86, %rd133;
	ld.shared.u32 	%r235, [%rd134];
	add.s32 	%r789, %r202, %r226;
	mul.wide.u32 	%rd135, %r789, 4;
	add.s64 	%rd136, %rd86, %rd135;
	ld.shared.u32 	%r236, [%rd136];
	add.s32 	%r790, %r203, %r226;
	mul.wide.s32 	%rd137, %r790, 4;
	add.s64 	%rd138, %rd86, %rd137;
	ld.shared.u32 	%r237, [%rd138];
	bar.sync 	0;
	shfl.sync.idx.b32	%r238, %r182, 0, 31, -1;
	shfl.sync.idx.b32	%r239, %r182, 1, 31, -1;
	shfl.sync.idx.b32	%r240, %r182, 2, 31, -1;
	shfl.sync.idx.b32	%r241, %r182, 3, 31, -1;
	shfl.sync.idx.b32	%r242, %r182, 4, 31, -1;
	shfl.sync.idx.b32	%r243, %r182, 5, 31, -1;
	shfl.sync.idx.b32	%r244, %r182, 6, 31, -1;
	shfl.sync.idx.b32	%r245, %r182, 7, 31, -1;
	shfl.sync.idx.b32	%r246, %r182, 8, 31, -1;
	shfl.sync.idx.b32	%r247, %r182, 9, 31, -1;
	shfl.sync.idx.b32	%r248, %r182, 10, 31, -1;
	shfl.sync.idx.b32	%r249, %r182, 11, 31, -1;
	shfl.sync.idx.b32	%r250, %r182, 12, 31, -1;
	shfl.sync.idx.b32	%r251, %r182, 13, 31, -1;
	shfl.sync.idx.b32	%r252, %r182, 14, 31, -1;
	shfl.sync.idx.b32	%r253, %r182, 15, 31, -1;
	setp.eq.s32 	%p264, %r238, 999999999;
	@%p264 bra 	$L__BB0_146;
// %bb.200:                             // %oksrem2309
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r791, %r238, %r226;
	mul.wide.s32 	%rd139, %r791, 4;
	add.s64 	%rd141, %rd86, %rd139;
	st.shared.u32 	[%rd141], %r227;
	setp.eq.s32 	%p265, %r239, 999999999;
	@%p265 bra 	$L__BB0_147;
// %bb.201:                             // %oksrem2377
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r792, %r239, %r226;
	mul.wide.s32 	%rd142, %r792, 4;
	add.s64 	%rd144, %rd86, %rd142;
	st.shared.u32 	[%rd144], %r228;
	setp.eq.s32 	%p266, %r240, 999999999;
	@%p266 bra 	$L__BB0_148;
// %bb.202:                             // %oksrem2445
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r793, %r240, %r226;
	mul.wide.s32 	%rd145, %r793, 4;
	add.s64 	%rd147, %rd86, %rd145;
	st.shared.u32 	[%rd147], %r229;
	setp.eq.s32 	%p267, %r241, 999999999;
	@%p267 bra 	$L__BB0_149;
// %bb.203:                             // %oksrem2513
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r794, %r241, %r226;
	mul.wide.s32 	%rd148, %r794, 4;
	add.s64 	%rd150, %rd86, %rd148;
	st.shared.u32 	[%rd150], %r230;
	setp.eq.s32 	%p268, %r242, 999999999;
	@%p268 bra 	$L__BB0_150;
// %bb.204:                             // %oksrem2581
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r795, %r242, %r226;
	mul.wide.s32 	%rd151, %r795, 4;
	add.s64 	%rd153, %rd86, %rd151;
	st.shared.u32 	[%rd153], %r231;
	setp.eq.s32 	%p269, %r243, 999999999;
	@%p269 bra 	$L__BB0_151;
// %bb.205:                             // %oksrem2649
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r796, %r243, %r226;
	mul.wide.s32 	%rd154, %r796, 4;
	add.s64 	%rd156, %rd86, %rd154;
	st.shared.u32 	[%rd156], %r232;
	setp.eq.s32 	%p270, %r244, 999999999;
	@%p270 bra 	$L__BB0_152;
// %bb.206:                             // %oksrem2717
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r797, %r244, %r226;
	mul.wide.s32 	%rd157, %r797, 4;
	add.s64 	%rd159, %rd86, %rd157;
	st.shared.u32 	[%rd159], %r233;
	setp.eq.s32 	%p271, %r245, 999999999;
	@%p271 bra 	$L__BB0_153;
// %bb.207:                             // %oksrem2785
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r798, %r245, %r226;
	mul.wide.s32 	%rd160, %r798, 4;
	add.s64 	%rd162, %rd86, %rd160;
	st.shared.u32 	[%rd162], %r234;
	setp.eq.s32 	%p272, %r246, 999999999;
	@%p272 bra 	$L__BB0_154;
// %bb.208:                             // %oksrem2853
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r799, %r246, %r226;
	mul.wide.s32 	%rd163, %r799, 4;
	add.s64 	%rd165, %rd86, %rd163;
	st.shared.u32 	[%rd165], %r235;
	setp.eq.s32 	%p273, %r247, 999999999;
	@%p273 bra 	$L__BB0_155;
// %bb.209:                             // %oksrem2921
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r800, %r247, %r226;
	mul.wide.s32 	%rd166, %r800, 4;
	add.s64 	%rd168, %rd86, %rd166;
	st.shared.u32 	[%rd168], %r236;
	setp.eq.s32 	%p274, %r248, 999999999;
	@%p274 bra 	$L__BB0_156;
// %bb.210:                             // %oksrem2990
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.gt.u32 	%p275, %r4, 3;
	selp.b32 	%r801, 0, %r237, %p275;
	add.s32 	%r802, %r248, %r226;
	mul.wide.s32 	%rd169, %r802, 4;
	add.s64 	%rd171, %rd86, %rd169;
	st.shared.u32 	[%rd171], %r801;
	setp.eq.s32 	%p276, %r249, 999999999;
	@%p276 bra 	$L__BB0_157;
// %bb.211:                             // %oksrem3058
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r803, %r249, %r226;
	mul.wide.s32 	%rd172, %r803, 4;
	add.s64 	%rd174, %rd86, %rd172;
	mov.u32 	%r804, 0;
	st.shared.u32 	[%rd174], %r804;
	setp.eq.s32 	%p277, %r250, 999999999;
	@%p277 bra 	$L__BB0_158;
// %bb.212:                             // %oksrem3125
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r805, %r250, %r226;
	mul.wide.s32 	%rd175, %r805, 4;
	add.s64 	%rd177, %rd86, %rd175;
	st.shared.u32 	[%rd177], %r804;
	setp.eq.s32 	%p278, %r251, 999999999;
	@%p278 bra 	$L__BB0_159;
// %bb.213:                             // %oksrem3192
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r807, %r251, %r226;
	mul.wide.s32 	%rd178, %r807, 4;
	add.s64 	%rd180, %rd86, %rd178;
	st.shared.u32 	[%rd180], %r804;
	setp.eq.s32 	%p279, %r252, 999999999;
	@%p279 bra 	$L__BB0_160;
// %bb.214:                             // %oksrem3259
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r809, %r252, %r226;
	mul.wide.s32 	%rd181, %r809, 4;
	add.s64 	%rd183, %rd86, %rd181;
	st.shared.u32 	[%rd183], %r804;
	setp.eq.s32 	%p280, %r253, 999999999;
	@%p280 bra 	$L__BB0_161;
// %bb.215:                             // %oksrem3326
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p281, %r183, 3;
	add.s32 	%r812, %r253, %r226;
	mul.wide.s32 	%rd184, %r812, 4;
	add.s64 	%rd186, %rd86, %rd184;
	st.shared.u32 	[%rd186], %r804;
	bar.sync 	0;
	mov.u32 	%r90, %r804;
	mov.u32 	%r91, %r804;
	mov.u32 	%r92, %r804;
	mov.u32 	%r93, %r804;
	mov.u32 	%r94, %r804;
	mov.u32 	%r95, %r804;
	mov.u32 	%r96, %r804;
	mov.u32 	%r97, %r804;
	mov.u32 	%r98, %r804;
	mov.u32 	%r99, %r804;
	mov.u32 	%r100, %r804;
	mov.u32 	%r101, %r804;
	mov.u32 	%r102, %r804;
	mov.u32 	%r103, %r804;
	mov.u32 	%r104, %r804;
	mov.u32 	%r105, %r804;
	@%p281 bra 	$L__BB0_162;
// %bb.216:                             // %oksrem3375
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r254, %r225, %r204;
	ld.shared.u32 	%r90, [%rd24];
	ld.shared.u32 	%r91, [%rd25];
	ld.shared.u32 	%r92, [%rd26+12];
	ld.shared.u32 	%r93, [%rd27+12];
	ld.shared.u32 	%r94, [%rd26+24];
	ld.shared.u32 	%r95, [%rd27+24];
	ld.shared.u32 	%r96, [%rd26+36];
	ld.shared.u32 	%r97, [%rd27+36];
	add.s32 	%r813, %r254, 12;
	mul.hi.u32 	%r814, %r813, -1431655765;
	shr.u32 	%r815, %r814, 4;
	mul.lo.s32 	%r816, %r815, 24;
	sub.s32 	%r817, %r813, %r816;
	add.s32 	%r818, %r205, %r817;
	mul.wide.u32 	%rd187, %r818, 4;
	add.s64 	%rd189, %rd86, %rd187;
	ld.shared.u32 	%r98, [%rd189];
	add.s32 	%r819, %r206, %r817;
	mul.wide.u32 	%rd190, %r819, 4;
	add.s64 	%rd191, %rd86, %rd190;
	ld.shared.u32 	%r99, [%rd191];
	ld.shared.u32 	%r100, [%rd26+60];
	ld.shared.u32 	%r101, [%rd27+60];
	cvt.u16.u32 	%rs75, %r254;
	add.s16 	%rs76, %rs75, 18;
	mul.hi.s16 	%rs77, %rs76, 10923;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 2;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 24;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.s32.s16 	%r820, %rs82;
	add.s32 	%r821, %r205, %r820;
	mul.wide.s32 	%rd192, %r821, 4;
	add.s64 	%rd193, %rd86, %rd192;
	ld.shared.u32 	%r102, [%rd193];
	add.s32 	%r822, %r206, %r820;
	mul.wide.u32 	%rd194, %r822, 4;
	add.s64 	%rd195, %rd86, %rd194;
	ld.shared.u32 	%r103, [%rd195];
	add.s16 	%rs83, %rs75, 21;
	mul.hi.s16 	%rs84, %rs83, 10923;
	shr.u16 	%rs85, %rs84, 15;
	shr.s16 	%rs86, %rs84, 2;
	add.s16 	%rs87, %rs86, %rs85;
	mul.lo.s16 	%rs88, %rs87, 24;
	sub.s16 	%rs89, %rs83, %rs88;
	cvt.s32.s16 	%r823, %rs89;
	add.s32 	%r824, %r205, %r823;
	mul.wide.s32 	%rd196, %r824, 4;
	add.s64 	%rd197, %rd86, %rd196;
	ld.shared.u32 	%r104, [%rd197];
	add.s32 	%r825, %r206, %r823;
	mul.wide.u32 	%rd198, %r825, 4;
	add.s64 	%rd199, %rd86, %rd198;
	ld.shared.u32 	%r105, [%rd199];
$L__BB0_162:                            // %L10556
                                        //   in Loop: Header=BB0_198 Depth=1
	bar.sync 	0;
	mul.lo.s32 	%r827, %r110, 786432;
	add.s32 	%r109, %r223, %r827;
	add.s32 	%r3064, %r224, %r827;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r804;
$L__BB0_163:                            // %L10574
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r3068, %r3064;
	setp.eq.s32 	%p282, %r111, 0;
	selp.b32 	%r1220, %r90, 0, %p282;
	setp.eq.s32 	%p283, %r111, 6;
	selp.b32 	%r1221, %r94, %r1220, %p283;
	setp.eq.s32 	%p284, %r111, 12;
	selp.b32 	%r1222, %r98, %r1221, %p284;
	setp.eq.s32 	%p285, %r111, 18;
	selp.b32 	%r1223, %r102, %r1222, %p285;
	selp.b32 	%r1224, %r91, 0, %p282;
	selp.b32 	%r1225, %r95, %r1224, %p283;
	selp.b32 	%r1226, %r99, %r1225, %p284;
	selp.b32 	%r1227, %r103, %r1226, %p285;
	selp.b32 	%r1228, %r92, 0, %p282;
	selp.b32 	%r1229, %r96, %r1228, %p283;
	selp.b32 	%r1230, %r100, %r1229, %p284;
	selp.b32 	%r1231, %r104, %r1230, %p285;
	selp.b32 	%r1232, %r93, 0, %p282;
	selp.b32 	%r1233, %r97, %r1232, %p283;
	selp.b32 	%r1234, %r101, %r1233, %p284;
	selp.b32 	%r1235, %r105, %r1234, %p285;
	mov.u16 	%rs127, 25600;
	// begin inline asm
	mov.b32 %r833, {%rs127, %rs127};
	// end inline asm
	mov.u16 	%rs129, 21504;
	// begin inline asm
	mov.b32 %r844, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r832, %r1223, -2004318072;
	mov.u32 	%r969, 983055;
	// begin inline asm
	lop3.b32 %r830, %r969, %r832, %r833, 202;
	// end inline asm
	mov.u16 	%rs133, 18432;
	// begin inline asm
	mov.b32 %r834, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r835, %r833, %r834;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r838, %r830, %r835;
	// end inline asm
	mov.u32 	%r980, 15728880;
	// begin inline asm
	lop3.b32 %r841, %r980, %r832, %r844, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r845, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r846, %r844, %r845;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r849, %r841, %r846;
	// end inline asm
	// begin inline asm
	mov.b32 %r879, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r890, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r878, %r1227, -2004318072;
	// begin inline asm
	lop3.b32 %r876, %r969, %r878, %r879, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r880, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r881, %r879, %r880;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r884, %r876, %r881;
	// end inline asm
	// begin inline asm
	lop3.b32 %r887, %r980, %r878, %r890, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r891, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r892, %r890, %r891;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r895, %r887, %r892;
	// end inline asm
	// begin inline asm
	mov.b32 %r925, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r936, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r924, %r1231, -2004318072;
	// begin inline asm
	lop3.b32 %r922, %r969, %r924, %r925, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r926, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r927, %r925, %r926;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r930, %r922, %r927;
	// end inline asm
	// begin inline asm
	lop3.b32 %r933, %r980, %r924, %r936, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r937, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r938, %r936, %r937;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r941, %r933, %r938;
	// end inline asm
	// begin inline asm
	mov.b32 %r971, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r982, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r970, %r1235, -2004318072;
	// begin inline asm
	lop3.b32 %r968, %r969, %r970, %r971, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r972, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r973, %r971, %r972;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r976, %r968, %r973;
	// end inline asm
	// begin inline asm
	lop3.b32 %r979, %r980, %r970, %r982, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r983, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r984, %r982, %r983;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r987, %r979, %r984;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r838;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1012, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r185;
    mov.b32 {%r2re, %r2im}, %r884;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1015, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r186;
    mov.b32 {%r2re, %r2im}, %r849;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1018, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r187;
    mov.b32 {%r2re, %r2im}, %r895;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1021, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r930;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1024, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r185;
    mov.b32 {%r2re, %r2im}, %r976;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1027, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r186;
    mov.b32 {%r2re, %r2im}, %r941;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1030, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r187;
    mov.b32 {%r2re, %r2im}, %r987;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1033, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1036, %r1037}, {%r323, %r326}, {%r1012}, {%r804, %r804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1043, %r1044}, {%r323, %r326}, {%r1015}, {%r804, %r804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1050, %r1051}, {%r323, %r326}, {%r1018}, {%r804, %r804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1057, %r1058}, {%r323, %r326}, {%r1021}, {%r804, %r804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1064, %r1065}, {%r323, %r326}, {%r1024}, {%r804, %r804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1071, %r1072}, {%r323, %r326}, {%r1027}, {%r804, %r804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1078, %r1079}, {%r323, %r326}, {%r1030}, {%r804, %r804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1085, %r1086}, {%r323, %r326}, {%r1033}, {%r804, %r804};
	// end inline asm
	@%p1 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_164;
$L__BB0_217:                            // %pass4742
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1092, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1094, %r1092, %r1037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1097, %r375, %r1036, %r1094;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1101, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1103, %r1101, %r1044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1106, %r375, %r1043, %r1103;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1110, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1112, %r1110, %r1051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1115, %r375, %r1050, %r1112;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1119, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1121, %r1119, %r1058;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1124, %r375, %r1057, %r1121;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1128, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1130, %r1128, %r1065;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1133, %r375, %r1064, %r1130;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1137, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1139, %r1137, %r1072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1142, %r375, %r1071, %r1139;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1146, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1148, %r1146, %r1079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1151, %r375, %r1078, %r1148;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1155, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1157, %r1155, %r1086;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1160, %r375, %r1085, %r1157;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1164, %r378, %r1036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r375, %r1037, %r1164;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1171, %r378, %r1043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1174, %r375, %r1044, %r1171;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1178, %r378, %r1050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r375, %r1051, %r1178;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1185, %r378, %r1057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1188, %r375, %r1058, %r1185;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1192, %r378, %r1064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1195, %r375, %r1065, %r1192;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1199, %r378, %r1071;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1202, %r375, %r1072, %r1199;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1206, %r378, %r1078;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1209, %r375, %r1079, %r1206;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1213, %r378, %r1085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1216, %r375, %r1086, %r1213;
	// end inline asm
	setp.gt.u32 	%p286, %r301, 11;
	mov.u32 	%r1306, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1309, %r1310}, {%r419, %r422}, {%r1097, %r1167}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1317, %r1318}, {%r419, %r422}, {%r1106, %r1174}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1325, %r1326}, {%r419, %r422}, {%r1115, %r1181}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1333, %r1334}, {%r419, %r422}, {%r1124, %r1188}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1341, %r1342}, {%r419, %r422}, {%r1133, %r1195}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1349, %r1350}, {%r419, %r422}, {%r1142, %r1202}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1357, %r1358}, {%r419, %r422}, {%r1151, %r1209}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r419, %r422}, {%r1160, %r1216}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r271, %r1309, %r1310, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r272, %r1309, %r1310, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r273, %r1317, %r1318, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r274, %r1317, %r1318, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r275, %r1325, %r1326, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r276, %r1325, %r1326, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r277, %r1333, %r1334, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r278, %r1333, %r1334, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r279, %r1341, %r1342, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r280, %r1341, %r1342, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r281, %r1349, %r1350, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r282, %r1349, %r1350, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r283, %r1357, %r1358, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r284, %r1357, %r1358, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r285, %r1365, %r1366, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r286, %r1365, %r1366, %r724;
	// end inline asm
	add.s16 	%rs138, %rs8, %rs3;
	mul.hi.s16 	%rs139, %rs138, 10923;
	shr.u16 	%rs140, %rs139, 15;
	add.s16 	%rs141, %rs139, %rs140;
	mul.lo.s16 	%rs142, %rs141, 6;
	sub.s16 	%rs143, %rs138, %rs142;
	mul.wide.s16 	%r1372, %rs143, 16;
	add.s32 	%r1373, %r211, %r1372;
	mul.wide.s32 	%rd202, %r1373, 4;
	add.s64 	%rd28, %rd86, %rd202;
	st.shared.u32 	[%rd28], %r271;
	add.s32 	%r1374, %r212, %r1372;
	mul.wide.u32 	%rd204, %r1374, 4;
	add.s64 	%rd29, %rd86, %rd204;
	st.shared.u32 	[%rd29], %r272;
	add.s32 	%r1375, %r213, %r1372;
	mul.wide.s32 	%rd205, %r1375, 4;
	add.s64 	%rd30, %rd86, %rd205;
	st.shared.u32 	[%rd30], %r273;
	add.s32 	%r1376, %r214, %r1372;
	mul.wide.u32 	%rd206, %r1376, 4;
	add.s64 	%rd31, %rd86, %rd206;
	st.shared.u32 	[%rd31], %r274;
	cvt.s64.s32 	%rd207, %r1372;
	cvt.u64.u32 	%rd208, %r209;
	cvt.u64.u32 	%rd209, %r208;
	cvt.u64.u32 	%rd210, %r207;
	cvt.u64.u32 	%rd211, %r210;
	add.s64 	%rd212, %rd211, %rd210;
	add.s64 	%rd213, %rd212, %rd209;
	add.s64 	%rd32, %rd213, %rd208;
	add.s64 	%rd214, %rd32, %rd207;
	shl.b64 	%rd215, %rd214, 2;
	add.s64 	%rd33, %rd86, %rd215;
	st.shared.u32 	[%rd33+32], %r275;
	add.s32 	%r1377, %r215, %r1372;
	mul.wide.u32 	%rd216, %r1377, 4;
	add.s64 	%rd34, %rd86, %rd216;
	st.shared.u32 	[%rd34], %r276;
	add.s32 	%r1378, %r216, %r1372;
	mul.wide.s32 	%rd217, %r1378, 4;
	add.s64 	%rd35, %rd86, %rd217;
	st.shared.u32 	[%rd35], %r277;
	add.s32 	%r1379, %r217, %r1372;
	mul.wide.u32 	%rd218, %r1379, 4;
	add.s64 	%rd36, %rd86, %rd218;
	st.shared.u32 	[%rd36], %r278;
	add.s16 	%rs144, %rs138, 3;
	mul.hi.s16 	%rs145, %rs144, 10923;
	shr.u16 	%rs146, %rs145, 15;
	add.s16 	%rs147, %rs145, %rs146;
	mul.lo.s16 	%rs148, %rs147, 6;
	sub.s16 	%rs149, %rs144, %rs148;
	mul.wide.s16 	%r1380, %rs149, 16;
	add.s32 	%r1381, %r211, %r1380;
	mul.wide.s32 	%rd219, %r1381, 4;
	add.s64 	%rd37, %rd86, %rd219;
	st.shared.u32 	[%rd37], %r279;
	add.s32 	%r1382, %r212, %r1380;
	mul.wide.u32 	%rd220, %r1382, 4;
	add.s64 	%rd38, %rd86, %rd220;
	st.shared.u32 	[%rd38], %r280;
	add.s32 	%r1383, %r213, %r1380;
	mul.wide.s32 	%rd221, %r1383, 4;
	add.s64 	%rd39, %rd86, %rd221;
	st.shared.u32 	[%rd39], %r281;
	add.s32 	%r1384, %r214, %r1380;
	mul.wide.u32 	%rd222, %r1384, 4;
	add.s64 	%rd40, %rd86, %rd222;
	st.shared.u32 	[%rd40], %r282;
	cvt.s64.s32 	%rd223, %r1380;
	add.s64 	%rd224, %rd32, %rd223;
	shl.b64 	%rd225, %rd224, 2;
	add.s64 	%rd41, %rd86, %rd225;
	st.shared.u32 	[%rd41+32], %r283;
	add.s32 	%r1385, %r215, %r1380;
	mul.wide.u32 	%rd226, %r1385, 4;
	add.s64 	%rd42, %rd86, %rd226;
	st.shared.u32 	[%rd42], %r284;
	add.s32 	%r1386, %r216, %r1380;
	mul.wide.s32 	%rd227, %r1386, 4;
	add.s64 	%rd43, %rd86, %rd227;
	st.shared.u32 	[%rd43], %r285;
	add.s32 	%r1387, %r217, %r1380;
	mul.wide.u32 	%rd228, %r1387, 4;
	add.s64 	%rd44, %rd86, %rd228;
	st.shared.u32 	[%rd44], %r286;
	@%p286 bra 	$L__BB0_219;
// %bb.218:                             // %oksrem7035
                                        //   in Loop: Header=BB0_163 Depth=2
	st.shared.u32 	[%rd28], %r271;
	st.shared.u32 	[%rd29], %r272;
	st.shared.u32 	[%rd30], %r273;
	st.shared.u32 	[%rd31], %r274;
	st.shared.u32 	[%rd33+32], %r275;
	st.shared.u32 	[%rd34], %r276;
	st.shared.u32 	[%rd35], %r277;
	st.shared.u32 	[%rd36], %r278;
	st.shared.u32 	[%rd37], %r279;
	st.shared.u32 	[%rd38], %r280;
	st.shared.u32 	[%rd39], %r281;
	st.shared.u32 	[%rd40], %r282;
	st.shared.u32 	[%rd41+32], %r283;
	st.shared.u32 	[%rd42], %r284;
	st.shared.u32 	[%rd43], %r285;
	st.shared.u32 	[%rd44], %r286;
$L__BB0_219:                            // %L19961
                                        //   in Loop: Header=BB0_163 Depth=2
	bar.sync 	0;
	mul.hi.s16 	%rs150, %rs3, 10923;
	shr.u16 	%rs151, %rs150, 15;
	add.s16 	%rs152, %rs150, %rs151;
	mul.lo.s16 	%rs153, %rs152, 6;
	sub.s16 	%rs154, %rs3, %rs153;
	mul.wide.s16 	%r1434, %rs154, 16;
	add.s32 	%r1435, %r218, %r1434;
	mul.wide.s32 	%rd229, %r1435, 4;
	add.s64 	%rd231, %rd86, %rd229;
	ld.shared.u32 	%r1392, [%rd231];
	add.s32 	%r1436, %r219, %r1434;
	mul.wide.s32 	%rd232, %r1436, 4;
	add.s64 	%rd233, %rd86, %rd232;
	ld.shared.u32 	%r1399, [%rd233];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1388, %r1389}, {%r431, %r434}, {%r1392}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1395, %r1396}, {%r431, %r434}, {%r1399}, {%r1306, %r1306};
	// end inline asm
	@%p287 bra 	$L__BB0_165;
	bra.uni 	$L__BB0_220;
$L__BB0_165:                            // %pass9511
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1402, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1404, %r1402, %r1389;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1407, %r469, %r1388, %r1404;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1411, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1413, %r1411, %r1396;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1416, %r469, %r1395, %r1413;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1420, %r472, %r1388;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1423, %r469, %r1389, %r1420;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1427, %r472, %r1395;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1430, %r469, %r1396, %r1427;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1456, %r1459}, {%r515, %r518}, {%r1407, %r1423}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1463, %r1467}, {%r515, %r518}, {%r1416, %r1430}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1455, %r1456, %r1456;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1458, %r1459, %r1459, %r1455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1462, %r1463, %r1463, %r1458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1466, %r1467, %r1467, %r1462;
	// end inline asm
	mov.u32 	%r1886, 626337109;
	// begin inline asm
	fma.rn.f16x2 %r1470, %r1886, %r1466, %r1306;
	// end inline asm
	add.s32 	%r1889, %r88, %r111;
	add.s32 	%r1890, %r1889, 1;
	mul.hi.u32 	%r1891, %r1890, -1431655765;
	shr.u32 	%r1892, %r1891, 2;
	mul.lo.s32 	%r1893, %r1892, 6;
	sub.s32 	%r1894, %r1890, %r1893;
	shl.b32 	%r1895, %r1894, 4;
	add.s32 	%r1896, %r218, %r1895;
	mul.wide.u32 	%rd236, %r1896, 4;
	add.s64 	%rd238, %rd86, %rd236;
	ld.shared.u32 	%r1478, [%rd238];
	add.s32 	%r1897, %r219, %r1895;
	mul.wide.u32 	%rd239, %r1897, 4;
	add.s64 	%rd240, %rd86, %rd239;
	ld.shared.u32 	%r1485, [%rd240];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1495, %r1492}, {%r431, %r434}, {%r1478}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1504, %r1501}, {%r431, %r434}, {%r1485}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1488, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1490, %r1488, %r1492;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1493, %r469, %r1495, %r1490;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1497, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1499, %r1497, %r1501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1502, %r469, %r1504, %r1499;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1506, %r472, %r1495;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1509, %r469, %r1492, %r1506;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1513, %r472, %r1504;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1516, %r469, %r1501, %r1513;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1539, %r1542}, {%r515, %r518}, {%r1493, %r1509}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1546, %r1550}, {%r515, %r518}, {%r1502, %r1516}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1538, %r1539, %r1539;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1541, %r1542, %r1542, %r1538;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1545, %r1546, %r1546, %r1541;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1549, %r1550, %r1550, %r1545;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1553, %r1886, %r1549, %r1470;
	// end inline asm
	add.s32 	%r1898, %r1889, 2;
	mul.hi.u32 	%r1899, %r1898, -1431655765;
	shr.u32 	%r1900, %r1899, 2;
	mul.lo.s32 	%r1901, %r1900, 6;
	sub.s32 	%r1902, %r1898, %r1901;
	shl.b32 	%r1903, %r1902, 4;
	add.s32 	%r1904, %r218, %r1903;
	mul.wide.u32 	%rd241, %r1904, 4;
	add.s64 	%rd242, %rd86, %rd241;
	ld.shared.u32 	%r1561, [%rd242];
	add.s32 	%r1905, %r219, %r1903;
	mul.wide.u32 	%rd243, %r1905, 4;
	add.s64 	%rd244, %rd86, %rd243;
	ld.shared.u32 	%r1568, [%rd244];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1578, %r1575}, {%r431, %r434}, {%r1561}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1587, %r1584}, {%r431, %r434}, {%r1568}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1571, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1573, %r1571, %r1575;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1576, %r469, %r1578, %r1573;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1580, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1582, %r1580, %r1584;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1585, %r469, %r1587, %r1582;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1589, %r472, %r1578;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1592, %r469, %r1575, %r1589;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1596, %r472, %r1587;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1599, %r469, %r1584, %r1596;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1622, %r1625}, {%r515, %r518}, {%r1576, %r1592}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1629, %r1633}, {%r515, %r518}, {%r1585, %r1599}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1621, %r1622, %r1622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1624, %r1625, %r1625, %r1621;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1628, %r1629, %r1629, %r1624;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1632, %r1633, %r1633, %r1628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1636, %r1886, %r1632, %r1553;
	// end inline asm
	add.s32 	%r1906, %r1889, 3;
	mul.hi.u32 	%r1907, %r1906, -1431655765;
	shr.u32 	%r1908, %r1907, 2;
	mul.lo.s32 	%r1909, %r1908, 6;
	sub.s32 	%r1910, %r1906, %r1909;
	shl.b32 	%r1911, %r1910, 4;
	add.s32 	%r1912, %r218, %r1911;
	mul.wide.u32 	%rd245, %r1912, 4;
	add.s64 	%rd246, %rd86, %rd245;
	ld.shared.u32 	%r1644, [%rd246];
	add.s32 	%r1913, %r219, %r1911;
	mul.wide.u32 	%rd247, %r1913, 4;
	add.s64 	%rd248, %rd86, %rd247;
	ld.shared.u32 	%r1651, [%rd248];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1661, %r1658}, {%r431, %r434}, {%r1644}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1670, %r1667}, {%r431, %r434}, {%r1651}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1654, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1656, %r1654, %r1658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1659, %r469, %r1661, %r1656;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1663, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1665, %r1663, %r1667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1668, %r469, %r1670, %r1665;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1672, %r472, %r1661;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1675, %r469, %r1658, %r1672;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1679, %r472, %r1670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1682, %r469, %r1667, %r1679;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1705, %r1708}, {%r515, %r518}, {%r1659, %r1675}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1712, %r1716}, {%r515, %r518}, {%r1668, %r1682}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1704, %r1705, %r1705;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1707, %r1708, %r1708, %r1704;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1711, %r1712, %r1712, %r1707;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1715, %r1716, %r1716, %r1711;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r1886, %r1715, %r1636;
	// end inline asm
	add.s32 	%r1914, %r1889, 4;
	mul.hi.u32 	%r1915, %r1914, -1431655765;
	shr.u32 	%r1916, %r1915, 2;
	mul.lo.s32 	%r1917, %r1916, 6;
	sub.s32 	%r1918, %r1914, %r1917;
	shl.b32 	%r1919, %r1918, 4;
	add.s32 	%r1920, %r218, %r1919;
	mul.wide.u32 	%rd249, %r1920, 4;
	add.s64 	%rd250, %rd86, %rd249;
	ld.shared.u32 	%r1727, [%rd250];
	add.s32 	%r1921, %r219, %r1919;
	mul.wide.u32 	%rd251, %r1921, 4;
	add.s64 	%rd252, %rd86, %rd251;
	ld.shared.u32 	%r1734, [%rd252];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1744, %r1741}, {%r431, %r434}, {%r1727}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1753, %r1750}, {%r431, %r434}, {%r1734}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1737, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1739, %r1737, %r1741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1742, %r469, %r1744, %r1739;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1746, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1748, %r1746, %r1750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1751, %r469, %r1753, %r1748;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1755, %r472, %r1744;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1758, %r469, %r1741, %r1755;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1762, %r472, %r1753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1765, %r469, %r1750, %r1762;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1788, %r1791}, {%r515, %r518}, {%r1742, %r1758}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1795, %r1799}, {%r515, %r518}, {%r1751, %r1765}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1787, %r1788, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r1791, %r1791, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r1795, %r1795, %r1790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1798, %r1799, %r1799, %r1794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1802, %r1886, %r1798, %r1719;
	// end inline asm
	add.s32 	%r1922, %r1889, 5;
	mul.hi.u32 	%r1923, %r1922, -1431655765;
	shr.u32 	%r1924, %r1923, 2;
	mul.lo.s32 	%r1925, %r1924, 6;
	sub.s32 	%r1926, %r1922, %r1925;
	shl.b32 	%r1927, %r1926, 4;
	add.s32 	%r1928, %r218, %r1927;
	mul.wide.u32 	%rd253, %r1928, 4;
	add.s64 	%rd254, %rd86, %rd253;
	ld.shared.u32 	%r1810, [%rd254];
	add.s32 	%r1929, %r219, %r1927;
	mul.wide.u32 	%rd255, %r1929, 4;
	add.s64 	%rd256, %rd86, %rd255;
	ld.shared.u32 	%r1817, [%rd256];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1827, %r1824}, {%r431, %r434}, {%r1810}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1836, %r1833}, {%r431, %r434}, {%r1817}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1820, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1822, %r1820, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r469, %r1827, %r1822;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1829, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1831, %r1829, %r1833;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1834, %r469, %r1836, %r1831;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1838, %r472, %r1827;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1841, %r469, %r1824, %r1838;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1845, %r472, %r1836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1848, %r469, %r1833, %r1845;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1871, %r1874}, {%r515, %r518}, {%r1825, %r1841}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1878, %r1882}, {%r515, %r518}, {%r1834, %r1848}, {%r1306, %r1306}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r1871, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r1874, %r1874, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1877, %r1878, %r1878, %r1873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r1882, %r1882, %r1877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1885, %r1886, %r1881, %r1802;
	// end inline asm
	cvt.u64.u32 	%rd257, %r109;
	add.s64 	%rd258, %rd257, %rd23;
	mul.hi.s64 	%rd259, %rd258, 3074457345618258603;
	shr.u64 	%rd260, %rd259, 63;
	shr.s64 	%rd261, %rd259, 27;
	add.s64 	%rd262, %rd261, %rd260;
	setp.lt.s64 	%p288, %rd258, 0;
	mul.lo.s64 	%rd263, %rd262, 805306368;
	setp.ne.s64 	%p289, %rd263, %rd258;
	and.pred  	%p290, %p288, %p289;
	selp.s64 	%rd264, -1, 0, %p290;
	add.s64 	%rd265, %rd262, %rd264;
	mul.lo.s64 	%rd266, %rd265, -805306368;
	add.s64 	%rd267, %rd266, %rd258;
	shl.b64 	%rd268, %rd267, 2;
	add.s64 	%rd269, %rd4, %rd268;
	st.global.u32 	[%rd269], %r1885;
	add.s32 	%r110, %r110, 1;
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s32 	%r109, %r109, 786432;
	add.s16 	%rs3, %rs3, 6;
	setp.eq.s32 	%p291, %r111, 24;
	add.s32 	%r3064, %r3068, 786432;
	@%p291 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_163;
$L__BB0_166:                            // %L25423.preheader
                                        //   in Loop: Header=BB0_198 Depth=1
	mov.u16 	%rs255, %rs1;
	mov.u32 	%r3070, %r1306;
	bra.uni 	$L__BB0_167;
$L__BB0_168:                            // %L34810
                                        //   in Loop: Header=BB0_167 Depth=2
	bar.sync 	0;
	add.s16 	%rs217, %rs255, -5;
	mul.hi.s16 	%rs218, %rs217, 10923;
	shr.u16 	%rs219, %rs218, 15;
	add.s16 	%rs220, %rs218, %rs219;
	mul.lo.s16 	%rs221, %rs220, 6;
	sub.s16 	%rs222, %rs217, %rs221;
	mul.wide.s16 	%r2993, %rs222, 16;
	add.s32 	%r2994, %r218, %r2993;
	mul.wide.s32 	%rd291, %r2994, 4;
	add.s64 	%rd293, %rd86, %rd291;
	ld.shared.u32 	%r2499, [%rd293];
	add.s32 	%r2995, %r219, %r2993;
	mul.wide.s32 	%rd294, %r2995, 4;
	add.s64 	%rd295, %rd86, %rd294;
	ld.shared.u32 	%r2506, [%rd295];
	mov.u32 	%r2500, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2516, %r2513}, {%r431, %r434}, {%r2499}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2525, %r2522}, {%r431, %r434}, {%r2506}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2509, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2511, %r2509, %r2513;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2514, %r469, %r2516, %r2511;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2518, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2520, %r2518, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2523, %r469, %r2525, %r2520;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2527, %r472, %r2516;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2530, %r469, %r2513, %r2527;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2534, %r472, %r2525;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2537, %r469, %r2522, %r2534;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2560, %r2563}, {%r515, %r518}, {%r2514, %r2530}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2567, %r2571}, {%r515, %r518}, {%r2523, %r2537}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2559, %r2560, %r2560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2562, %r2563, %r2563, %r2559;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2566, %r2567, %r2567, %r2562;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2570, %r2571, %r2571, %r2566;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2574, %r1886, %r2570, %r2500;
	// end inline asm
	add.s16 	%rs223, %rs255, -4;
	mul.hi.s16 	%rs224, %rs223, 10923;
	shr.u16 	%rs225, %rs224, 15;
	add.s16 	%rs226, %rs224, %rs225;
	mul.lo.s16 	%rs227, %rs226, 6;
	sub.s16 	%rs228, %rs223, %rs227;
	mul.wide.s16 	%r2996, %rs228, 16;
	add.s32 	%r2997, %r218, %r2996;
	mul.wide.s32 	%rd296, %r2997, 4;
	add.s64 	%rd297, %rd86, %rd296;
	ld.shared.u32 	%r2582, [%rd297];
	add.s32 	%r2998, %r219, %r2996;
	mul.wide.s32 	%rd298, %r2998, 4;
	add.s64 	%rd299, %rd86, %rd298;
	ld.shared.u32 	%r2589, [%rd299];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2599, %r2596}, {%r431, %r434}, {%r2582}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2608, %r2605}, {%r431, %r434}, {%r2589}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2592, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2594, %r2592, %r2596;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2597, %r469, %r2599, %r2594;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2601, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2603, %r2601, %r2605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2606, %r469, %r2608, %r2603;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2610, %r472, %r2599;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2613, %r469, %r2596, %r2610;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2617, %r472, %r2608;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2620, %r469, %r2605, %r2617;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2643, %r2646}, {%r515, %r518}, {%r2597, %r2613}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2650, %r2654}, {%r515, %r518}, {%r2606, %r2620}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2642, %r2643, %r2643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2645, %r2646, %r2646, %r2642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2649, %r2650, %r2650, %r2645;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2653, %r2654, %r2654, %r2649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2657, %r1886, %r2653, %r2574;
	// end inline asm
	add.s16 	%rs229, %rs255, -3;
	mul.hi.s16 	%rs230, %rs229, 10923;
	shr.u16 	%rs231, %rs230, 15;
	add.s16 	%rs232, %rs230, %rs231;
	mul.lo.s16 	%rs233, %rs232, 6;
	sub.s16 	%rs234, %rs229, %rs233;
	mul.wide.s16 	%r2999, %rs234, 16;
	add.s32 	%r3000, %r218, %r2999;
	mul.wide.s32 	%rd300, %r3000, 4;
	add.s64 	%rd301, %rd86, %rd300;
	ld.shared.u32 	%r2665, [%rd301];
	add.s32 	%r3001, %r219, %r2999;
	mul.wide.s32 	%rd302, %r3001, 4;
	add.s64 	%rd303, %rd86, %rd302;
	ld.shared.u32 	%r2672, [%rd303];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2682, %r2679}, {%r431, %r434}, {%r2665}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2691, %r2688}, {%r431, %r434}, {%r2672}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2675, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2677, %r2675, %r2679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2680, %r469, %r2682, %r2677;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2684, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2686, %r2684, %r2688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2689, %r469, %r2691, %r2686;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2693, %r472, %r2682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2696, %r469, %r2679, %r2693;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2700, %r472, %r2691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2703, %r469, %r2688, %r2700;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2726, %r2729}, {%r515, %r518}, {%r2680, %r2696}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2733, %r2737}, {%r515, %r518}, {%r2689, %r2703}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2725, %r2726, %r2726;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2728, %r2729, %r2729, %r2725;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2732, %r2733, %r2733, %r2728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2736, %r2737, %r2737, %r2732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2740, %r1886, %r2736, %r2657;
	// end inline asm
	add.s16 	%rs235, %rs255, -2;
	mul.hi.s16 	%rs236, %rs235, 10923;
	shr.u16 	%rs237, %rs236, 15;
	add.s16 	%rs238, %rs236, %rs237;
	mul.lo.s16 	%rs239, %rs238, 6;
	sub.s16 	%rs240, %rs235, %rs239;
	mul.wide.s16 	%r3002, %rs240, 16;
	add.s32 	%r3003, %r218, %r3002;
	mul.wide.s32 	%rd304, %r3003, 4;
	add.s64 	%rd305, %rd86, %rd304;
	ld.shared.u32 	%r2748, [%rd305];
	add.s32 	%r3004, %r219, %r3002;
	mul.wide.s32 	%rd306, %r3004, 4;
	add.s64 	%rd307, %rd86, %rd306;
	ld.shared.u32 	%r2755, [%rd307];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2765, %r2762}, {%r431, %r434}, {%r2748}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2774, %r2771}, {%r431, %r434}, {%r2755}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2758, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2760, %r2758, %r2762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2763, %r469, %r2765, %r2760;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2767, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2769, %r2767, %r2771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2772, %r469, %r2774, %r2769;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2776, %r472, %r2765;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2779, %r469, %r2762, %r2776;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2783, %r472, %r2774;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2786, %r469, %r2771, %r2783;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2809, %r2812}, {%r515, %r518}, {%r2763, %r2779}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2816, %r2820}, {%r515, %r518}, {%r2772, %r2786}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2808, %r2809, %r2809;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2811, %r2812, %r2812, %r2808;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2815, %r2816, %r2816, %r2811;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2819, %r2820, %r2820, %r2815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2823, %r1886, %r2819, %r2740;
	// end inline asm
	add.s16 	%rs241, %rs255, -1;
	mul.hi.s16 	%rs242, %rs241, 10923;
	shr.u16 	%rs243, %rs242, 15;
	add.s16 	%rs244, %rs242, %rs243;
	mul.lo.s16 	%rs245, %rs244, 6;
	sub.s16 	%rs246, %rs241, %rs245;
	mul.wide.s16 	%r3005, %rs246, 16;
	add.s32 	%r3006, %r218, %r3005;
	mul.wide.s32 	%rd308, %r3006, 4;
	add.s64 	%rd309, %rd86, %rd308;
	ld.shared.u32 	%r2831, [%rd309];
	add.s32 	%r3007, %r219, %r3005;
	mul.wide.s32 	%rd310, %r3007, 4;
	add.s64 	%rd311, %rd86, %rd310;
	ld.shared.u32 	%r2838, [%rd311];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2848, %r2845}, {%r431, %r434}, {%r2831}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2857, %r2854}, {%r431, %r434}, {%r2838}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2841, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2843, %r2841, %r2845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2846, %r469, %r2848, %r2843;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2850, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2852, %r2850, %r2854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2855, %r469, %r2857, %r2852;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2859, %r472, %r2848;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2862, %r469, %r2845, %r2859;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2866, %r472, %r2857;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2869, %r469, %r2854, %r2866;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2892, %r2895}, {%r515, %r518}, {%r2846, %r2862}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2899, %r2903}, {%r515, %r518}, {%r2855, %r2869}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2891, %r2892, %r2892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2894, %r2895, %r2895, %r2891;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2898, %r2899, %r2899, %r2894;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2902, %r2903, %r2903, %r2898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2906, %r1886, %r2902, %r2823;
	// end inline asm
	mul.hi.s16 	%rs247, %rs255, 10923;
	shr.u16 	%rs248, %rs247, 15;
	add.s16 	%rs249, %rs247, %rs248;
	mul.lo.s16 	%rs250, %rs249, 6;
	sub.s16 	%rs251, %rs255, %rs250;
	mul.wide.s16 	%r3008, %rs251, 16;
	add.s32 	%r3009, %r218, %r3008;
	mul.wide.s32 	%rd312, %r3009, 4;
	add.s64 	%rd313, %rd86, %rd312;
	ld.shared.u32 	%r2914, [%rd313];
	add.s32 	%r3010, %r219, %r3008;
	mul.wide.s32 	%rd314, %r3010, 4;
	add.s64 	%rd315, %rd86, %rd314;
	ld.shared.u32 	%r2921, [%rd315];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2931, %r2928}, {%r431, %r434}, {%r2914}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2940, %r2937}, {%r431, %r434}, {%r2921}, {%r2500, %r2500};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2924, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2926, %r2924, %r2928;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2929, %r469, %r2931, %r2926;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2933, %r472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2935, %r2933, %r2937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2938, %r469, %r2940, %r2935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2942, %r472, %r2931;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2945, %r469, %r2928, %r2942;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2949, %r472, %r2940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2952, %r469, %r2937, %r2949;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2975, %r2978}, {%r515, %r518}, {%r2929, %r2945}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2982, %r2986}, {%r515, %r518}, {%r2938, %r2952}, {%r2500, %r2500}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2974, %r2975, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2977, %r2978, %r2978, %r2974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2981, %r2982, %r2982, %r2977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2985, %r2986, %r2986, %r2981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2989, %r1886, %r2985, %r2906;
	// end inline asm
	cvt.u64.u32 	%rd316, %r3068;
	add.s64 	%rd317, %rd316, %rd23;
	mul.hi.s64 	%rd318, %rd317, 3074457345618258603;
	shr.u64 	%rd319, %rd318, 63;
	shr.s64 	%rd320, %rd318, 27;
	add.s64 	%rd321, %rd320, %rd319;
	setp.lt.s64 	%p297, %rd317, 0;
	mul.lo.s64 	%rd322, %rd321, 805306368;
	setp.ne.s64 	%p298, %rd322, %rd317;
	and.pred  	%p299, %p297, %p298;
	selp.s64 	%rd323, -1, 0, %p299;
	add.s64 	%rd324, %rd321, %rd323;
	mul.lo.s64 	%rd325, %rd324, -805306368;
	add.s64 	%rd326, %rd325, %rd317;
	shl.b64 	%rd327, %rd326, 2;
	add.s64 	%rd328, %rd4, %rd327;
	st.global.u32 	[%rd328], %r2989;
	add.s32 	%r110, %r110, 1;
	bar.sync 	0;
	add.s32 	%r3070, %r3070, 6;
	add.s32 	%r3068, %r3068, 786432;
	add.s16 	%rs255, %rs255, 6;
	setp.ne.s32 	%p300, %r3070, 24;
	@%p300 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_169;
$L__BB0_167:                            // %L25423
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.u32 	%p292, %r301, 12;
	setp.eq.s32 	%p293, %r3070, 0;
	selp.b32 	%r2459, %r90, 0, %p293;
	setp.eq.s32 	%p294, %r3070, 6;
	selp.b32 	%r2460, %r94, %r2459, %p294;
	setp.eq.s32 	%p295, %r3070, 12;
	selp.b32 	%r2461, %r98, %r2460, %p295;
	setp.eq.s32 	%p296, %r3070, 18;
	selp.b32 	%r2462, %r102, %r2461, %p296;
	selp.b32 	%r2463, %r91, 0, %p293;
	selp.b32 	%r2464, %r95, %r2463, %p294;
	selp.b32 	%r2465, %r99, %r2464, %p295;
	selp.b32 	%r2466, %r103, %r2465, %p296;
	selp.b32 	%r2467, %r92, 0, %p293;
	selp.b32 	%r2468, %r96, %r2467, %p294;
	selp.b32 	%r2469, %r100, %r2468, %p295;
	selp.b32 	%r2470, %r104, %r2469, %p296;
	selp.b32 	%r2471, %r93, 0, %p293;
	selp.b32 	%r2472, %r97, %r2471, %p294;
	selp.b32 	%r2473, %r101, %r2472, %p295;
	selp.b32 	%r2474, %r105, %r2473, %p296;
	// begin inline asm
	mov.b32 %r1958, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r1969, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2475, %r2462, 8;
	xor.b32  	%r1968, %r2475, 8947848;
	// begin inline asm
	lop3.b32 %r1955, %r969, %r1968, %r1958, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1959, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1960, %r1958, %r1959;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1963, %r1955, %r1960;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1966, %r980, %r1968, %r1969, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1970, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1971, %r1969, %r1970;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1974, %r1966, %r1971;
	// end inline asm
	// begin inline asm
	mov.b32 %r2004, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r2015, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2476, %r2466, 8;
	xor.b32  	%r2014, %r2476, 8947848;
	// begin inline asm
	lop3.b32 %r2001, %r969, %r2014, %r2004, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2005, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2006, %r2004, %r2005;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2009, %r2001, %r2006;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2012, %r980, %r2014, %r2015, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2016, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2017, %r2015, %r2016;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2020, %r2012, %r2017;
	// end inline asm
	// begin inline asm
	mov.b32 %r2050, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r2061, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2477, %r2470, 8;
	xor.b32  	%r2060, %r2477, 8947848;
	// begin inline asm
	lop3.b32 %r2047, %r969, %r2060, %r2050, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2051, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2052, %r2050, %r2051;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2055, %r2047, %r2052;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2058, %r980, %r2060, %r2061, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2062, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2063, %r2061, %r2062;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2066, %r2058, %r2063;
	// end inline asm
	// begin inline asm
	mov.b32 %r2096, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r2107, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2478, %r2474, 8;
	xor.b32  	%r2106, %r2478, 8947848;
	// begin inline asm
	lop3.b32 %r2093, %r969, %r2106, %r2096, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2097, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2098, %r2096, %r2097;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2101, %r2093, %r2098;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2104, %r980, %r2106, %r2107, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2108, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2109, %r2107, %r2108;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2112, %r2104, %r2109;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r1963;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2115, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r185;
    mov.b32 {%r2re, %r2im}, %r2009;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2118, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r186;
    mov.b32 {%r2re, %r2im}, %r1974;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2121, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r187;
    mov.b32 {%r2re, %r2im}, %r2020;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2124, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r2055;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2127, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r185;
    mov.b32 {%r2re, %r2im}, %r2101;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2130, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r186;
    mov.b32 {%r2re, %r2im}, %r2066;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2133, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r187;
    mov.b32 {%r2re, %r2im}, %r2112;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2136, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2202, %r2199}, {%r323, %r326}, {%r2115}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2211, %r2208}, {%r323, %r326}, {%r2118}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2220, %r2217}, {%r323, %r326}, {%r2121}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2229, %r2226}, {%r323, %r326}, {%r2124}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2238, %r2235}, {%r323, %r326}, {%r2127}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2247, %r2244}, {%r323, %r326}, {%r2130}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2256, %r2253}, {%r323, %r326}, {%r2133}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2265, %r2262}, {%r323, %r326}, {%r2136}, {%r1306, %r1306};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2195, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2197, %r2195, %r2199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2200, %r375, %r2202, %r2197;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2204, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2206, %r2204, %r2208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2209, %r375, %r2211, %r2206;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2213, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2215, %r2213, %r2217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2218, %r375, %r2220, %r2215;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2222, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2224, %r2222, %r2226;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2227, %r375, %r2229, %r2224;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2231, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2233, %r2231, %r2235;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2236, %r375, %r2238, %r2233;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2240, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2242, %r2240, %r2244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2245, %r375, %r2247, %r2242;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2249, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2251, %r2249, %r2253;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2254, %r375, %r2256, %r2251;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2258, %r378;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2260, %r2258, %r2262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2263, %r375, %r2265, %r2260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2267, %r378, %r2202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2270, %r375, %r2199, %r2267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2274, %r378, %r2211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2277, %r375, %r2208, %r2274;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2281, %r378, %r2220;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2284, %r375, %r2217, %r2281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2288, %r378, %r2229;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2291, %r375, %r2226, %r2288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2295, %r378, %r2238;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2298, %r375, %r2235, %r2295;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2302, %r378, %r2247;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2305, %r375, %r2244, %r2302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2309, %r378, %r2256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2312, %r375, %r2253, %r2309;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2316, %r378, %r2265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2319, %r375, %r2262, %r2316;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2396, %r2397}, {%r419, %r422}, {%r2200, %r2270}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2404, %r2405}, {%r419, %r422}, {%r2209, %r2277}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2412, %r2413}, {%r419, %r422}, {%r2218, %r2284}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2420, %r2421}, {%r419, %r422}, {%r2227, %r2291}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2428, %r2429}, {%r419, %r422}, {%r2236, %r2298}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2436, %r2437}, {%r419, %r422}, {%r2245, %r2305}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2444, %r2445}, {%r419, %r422}, {%r2254, %r2312}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2452, %r2453}, {%r419, %r422}, {%r2263, %r2319}, {%r1306, %r1306}, %r220, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2395, %r2396, %r2397, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2399, %r2396, %r2397, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2403, %r2404, %r2405, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2407, %r2404, %r2405, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2411, %r2412, %r2413, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2415, %r2412, %r2413, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2419, %r2420, %r2421, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2423, %r2420, %r2421, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2427, %r2428, %r2429, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2431, %r2428, %r2429, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2435, %r2436, %r2437, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2439, %r2436, %r2437, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2443, %r2444, %r2445, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2447, %r2444, %r2445, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2451, %r2452, %r2453, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2455, %r2452, %r2453, %r724;
	// end inline asm
	add.s16 	%rs203, %rs9, %rs255;
	add.s16 	%rs204, %rs203, -29;
	mul.hi.s16 	%rs205, %rs204, 10923;
	shr.u16 	%rs206, %rs205, 15;
	add.s16 	%rs207, %rs205, %rs206;
	mul.lo.s16 	%rs208, %rs207, 6;
	sub.s16 	%rs209, %rs204, %rs208;
	mul.wide.s16 	%r2479, %rs209, 16;
	add.s32 	%r2480, %r211, %r2479;
	mul.wide.s32 	%rd270, %r2480, 4;
	add.s64 	%rd7, %rd86, %rd270;
	st.shared.u32 	[%rd7], %r2395;
	add.s32 	%r2481, %r212, %r2479;
	mul.wide.u32 	%rd272, %r2481, 4;
	add.s64 	%rd8, %rd86, %rd272;
	st.shared.u32 	[%rd8], %r2399;
	add.s32 	%r2482, %r213, %r2479;
	mul.wide.s32 	%rd273, %r2482, 4;
	add.s64 	%rd9, %rd86, %rd273;
	st.shared.u32 	[%rd9], %r2403;
	add.s32 	%r2483, %r214, %r2479;
	mul.wide.u32 	%rd274, %r2483, 4;
	add.s64 	%rd10, %rd86, %rd274;
	st.shared.u32 	[%rd10], %r2407;
	cvt.s64.s32 	%rd275, %r2479;
	add.s64 	%rd276, %rd32, %rd275;
	shl.b64 	%rd277, %rd276, 2;
	add.s64 	%rd11, %rd86, %rd277;
	st.shared.u32 	[%rd11+32], %r2411;
	add.s32 	%r2484, %r215, %r2479;
	mul.wide.u32 	%rd278, %r2484, 4;
	add.s64 	%rd12, %rd86, %rd278;
	st.shared.u32 	[%rd12], %r2415;
	add.s32 	%r2485, %r216, %r2479;
	mul.wide.s32 	%rd279, %r2485, 4;
	add.s64 	%rd13, %rd86, %rd279;
	st.shared.u32 	[%rd13], %r2419;
	add.s32 	%r2486, %r217, %r2479;
	mul.wide.u32 	%rd280, %r2486, 4;
	add.s64 	%rd14, %rd86, %rd280;
	st.shared.u32 	[%rd14], %r2423;
	add.s16 	%rs210, %rs8, %rs255;
	add.s16 	%rs211, %rs210, -2;
	mul.hi.s16 	%rs212, %rs211, 10923;
	shr.u16 	%rs213, %rs212, 15;
	add.s16 	%rs214, %rs212, %rs213;
	mul.lo.s16 	%rs215, %rs214, 6;
	sub.s16 	%rs216, %rs211, %rs215;
	mul.wide.s16 	%r2487, %rs216, 16;
	add.s32 	%r2488, %r211, %r2487;
	mul.wide.s32 	%rd281, %r2488, 4;
	add.s64 	%rd15, %rd86, %rd281;
	st.shared.u32 	[%rd15], %r2427;
	add.s32 	%r2489, %r212, %r2487;
	mul.wide.u32 	%rd282, %r2489, 4;
	add.s64 	%rd16, %rd86, %rd282;
	st.shared.u32 	[%rd16], %r2431;
	add.s32 	%r2490, %r213, %r2487;
	mul.wide.s32 	%rd283, %r2490, 4;
	add.s64 	%rd17, %rd86, %rd283;
	st.shared.u32 	[%rd17], %r2435;
	add.s32 	%r2491, %r214, %r2487;
	mul.wide.u32 	%rd284, %r2491, 4;
	add.s64 	%rd18, %rd86, %rd284;
	st.shared.u32 	[%rd18], %r2439;
	cvt.s64.s32 	%rd285, %r2487;
	add.s64 	%rd286, %rd32, %rd285;
	shl.b64 	%rd287, %rd286, 2;
	add.s64 	%rd19, %rd86, %rd287;
	st.shared.u32 	[%rd19+32], %r2443;
	add.s32 	%r2492, %r215, %r2487;
	mul.wide.u32 	%rd288, %r2492, 4;
	add.s64 	%rd20, %rd86, %rd288;
	st.shared.u32 	[%rd20], %r2447;
	add.s32 	%r2493, %r216, %r2487;
	mul.wide.s32 	%rd289, %r2493, 4;
	add.s64 	%rd21, %rd86, %rd289;
	st.shared.u32 	[%rd21], %r2451;
	add.s32 	%r2494, %r217, %r2487;
	mul.wide.u32 	%rd290, %r2494, 4;
	add.s64 	%rd22, %rd86, %rd290;
	st.shared.u32 	[%rd22], %r2455;
	@%p292 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_168;
$L__BB0_221:                            // %oksrem13917
                                        //   in Loop: Header=BB0_167 Depth=2
	st.shared.u32 	[%rd7], %r2395;
	st.shared.u32 	[%rd8], %r2399;
	st.shared.u32 	[%rd9], %r2403;
	st.shared.u32 	[%rd10], %r2407;
	st.shared.u32 	[%rd11+32], %r2411;
	st.shared.u32 	[%rd12], %r2415;
	st.shared.u32 	[%rd13], %r2419;
	st.shared.u32 	[%rd14], %r2423;
	st.shared.u32 	[%rd15], %r2427;
	st.shared.u32 	[%rd16], %r2431;
	st.shared.u32 	[%rd17], %r2435;
	st.shared.u32 	[%rd18], %r2439;
	st.shared.u32 	[%rd19+32], %r2443;
	st.shared.u32 	[%rd20], %r2447;
	st.shared.u32 	[%rd21], %r2451;
	st.shared.u32 	[%rd22], %r2455;
	bra.uni 	$L__BB0_168;
$L__BB0_170:                            // %L40282
	mov.u32 	%r3011, 0;
	st.global.u32 	[%rd6], %r3011;
	ret;
$L__BB0_164:                            // %post_box_union
	mov.u64 	%rd200, exception3604;
	cvta.global.u64 	%rd201, %rd200;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd201;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_220:                            // %post_box_union9506
	mov.u64 	%rd234, exception3604;
	cvta.global.u64 	%rd235, %rd234;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd235;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5125
	mov.u32 	%r3027, 5;
	st.global.u32 	[%rd6], %r3027;
	mov.u64 	%rd359, exception3564;
	cvta.global.u64 	%rd360, %rd359;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd360;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5281
	mov.u32 	%r3026, 5;
	st.global.u32 	[%rd6], %r3026;
	mov.u64 	%rd357, exception3564;
	cvta.global.u64 	%rd358, %rd357;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd358;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5437
	mov.u32 	%r3025, 5;
	st.global.u32 	[%rd6], %r3025;
	mov.u64 	%rd355, exception3564;
	cvta.global.u64 	%rd356, %rd355;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd356;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5593
	mov.u32 	%r3024, 5;
	st.global.u32 	[%rd6], %r3024;
	mov.u64 	%rd353, exception3564;
	cvta.global.u64 	%rd354, %rd353;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd354;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5749
	mov.u32 	%r3023, 5;
	st.global.u32 	[%rd6], %r3023;
	mov.u64 	%rd351, exception3564;
	cvta.global.u64 	%rd352, %rd351;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd352;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L5905
	mov.u32 	%r3022, 5;
	st.global.u32 	[%rd6], %r3022;
	mov.u64 	%rd349, exception3564;
	cvta.global.u64 	%rd350, %rd349;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd350;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6061
	mov.u32 	%r3021, 5;
	st.global.u32 	[%rd6], %r3021;
	mov.u64 	%rd347, exception3564;
	cvta.global.u64 	%rd348, %rd347;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd348;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6217
	mov.u32 	%r3020, 5;
	st.global.u32 	[%rd6], %r3020;
	mov.u64 	%rd345, exception3564;
	cvta.global.u64 	%rd346, %rd345;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd346;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6373
	mov.u32 	%r3019, 5;
	st.global.u32 	[%rd6], %r3019;
	mov.u64 	%rd343, exception3564;
	cvta.global.u64 	%rd344, %rd343;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd344;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6529
	mov.u32 	%r3018, 5;
	st.global.u32 	[%rd6], %r3018;
	mov.u64 	%rd341, exception3564;
	cvta.global.u64 	%rd342, %rd341;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd342;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6711
	mov.u32 	%r3017, 5;
	st.global.u32 	[%rd6], %r3017;
	mov.u64 	%rd339, exception3564;
	cvta.global.u64 	%rd340, %rd339;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd340;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L6867
	mov.u32 	%r3016, 5;
	st.global.u32 	[%rd6], %r3016;
	mov.u64 	%rd337, exception3564;
	cvta.global.u64 	%rd338, %rd337;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd338;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7023
	mov.u32 	%r3015, 5;
	st.global.u32 	[%rd6], %r3015;
	mov.u64 	%rd335, exception3564;
	cvta.global.u64 	%rd336, %rd335;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd336;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7179
	mov.u32 	%r3014, 5;
	st.global.u32 	[%rd6], %r3014;
	mov.u64 	%rd333, exception3564;
	cvta.global.u64 	%rd334, %rd333;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd334;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7335
	mov.u32 	%r3013, 5;
	st.global.u32 	[%rd6], %r3013;
	mov.u64 	%rd331, exception3564;
	cvta.global.u64 	%rd332, %rd331;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd332;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L7491
	mov.u32 	%r3012, 5;
	st.global.u32 	[%rd6], %r3012;
	mov.u64 	%rd329, exception3564;
	cvta.global.u64 	%rd330, %rd329;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd330;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3029, 2;
	st.global.u32 	[%rd6], %r3029;
	mov.u64 	%rd363, exception3564;
	cvta.global.u64 	%rd364, %rd363;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd364;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L307
	mov.u32 	%r3028, 3;
	st.global.u32 	[%rd6], %r3028;
	mov.u64 	%rd361, exception3564;
	cvta.global.u64 	%rd362, %rd361;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd362;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L1152
	add.u64 	%rd50, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r301, %r4};
	st.local.v2.u32 	[%rd5+8], {%r1, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd56, __unnamed_1;
	cvta.global.u64 	%rd57, %rd56;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd50;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r528, [retval0+0];
	} // callseq 49
	mov.u32 	%r530, 4;
	st.global.u32 	[%rd6], %r530;
	mov.u64 	%rd59, exception3564;
	cvta.global.u64 	%rd60, %rd59;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd60;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r291;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
