<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_227_p2" SOURCE="d5.cpp:24" VARIABLE="icmp_ln24" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_233_p2" SOURCE="d5.cpp:24" VARIABLE="add_ln24" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_227_p2" SOURCE="d5.cpp:34" VARIABLE="icmp_ln34" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_233_p2" SOURCE="d5.cpp:34" VARIABLE="add_ln34" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U124" SOURCE="d5.cpp:52" VARIABLE="tmp" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_880_p2" SOURCE="d5.cpp:51" VARIABLE="add_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_886_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_892_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_fu_702_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U100" SOURCE="d5.cpp:52" VARIABLE="mul_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_907_p2" SOURCE="d5.cpp:52" VARIABLE="add_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U109" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_913_p2" SOURCE="d5.cpp:52" VARIABLE="icmp_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_919_p2" SOURCE="d5.cpp:51" VARIABLE="add_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_1_fu_925_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_1_fu_931_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_2_fu_707_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_3_fu_952_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U117" SOURCE="d5.cpp:52" VARIABLE="tmp_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U101" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_980_p2" SOURCE="d5.cpp:52" VARIABLE="add_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_4_fu_992_p11" SOURCE="d5.cpp:52" VARIABLE="xor_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U118" SOURCE="d5.cpp:52" VARIABLE="tmp_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U110" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_1_fu_1020_p2" SOURCE="d5.cpp:52" VARIABLE="icmp_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="cmp32_1104_fu_1026_p2" SOURCE="d5.cpp:39" VARIABLE="cmp32_1104" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U125" SOURCE="d5.cpp:52" VARIABLE="tmp_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U111" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_2_fu_1032_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_5_fu_711_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U102" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U112" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U126" SOURCE="d5.cpp:52" VARIABLE="tmp_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U127" SOURCE="d5.cpp:52" VARIABLE="tmp_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U128" SOURCE="d5.cpp:52" VARIABLE="tmp_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1047_p2" SOURCE="d5.cpp:39" VARIABLE="empty" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_2_fu_1053_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_3_fu_1059_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_7_fu_716_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_9_fu_1080_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U119" SOURCE="d5.cpp:52" VARIABLE="tmp_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U103" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_s_fu_1114_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U120" SOURCE="d5.cpp:52" VARIABLE="tmp_s" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U113" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_4_fu_1142_p3" SOURCE="d5.cpp:52" VARIABLE="select_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_1_fu_1158_p10" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_32_1_1_U121" SOURCE="d5.cpp:67" VARIABLE="tmp_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U104" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_2_fu_1190_p9" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_32_1_1_U122" SOURCE="d5.cpp:67" VARIABLE="tmp_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U114" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_10_fu_1220_p8" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_7_3_32_1_1_U123" SOURCE="d5.cpp:67" VARIABLE="tmp_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U105" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_4_fu_1241_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_12_fu_728_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U106" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U115" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_6_fu_1256_p3" SOURCE="d5.cpp:52" VARIABLE="select_ln52_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U107" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U116" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U108" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_11_fu_1614_p7" SOURCE="d5.cpp:67" VARIABLE="sub_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_6_3_32_1_1_U129" SOURCE="d5.cpp:67" VARIABLE="tmp_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_fu_1266_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_fu_1633_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_1_fu_1272_p2" SOURCE="d5.cpp:67" VARIABLE="sub_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U130" SOURCE="d5.cpp:67" VARIABLE="tmp_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_1653_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_13_fu_1673_p5" SOURCE="d5.cpp:67" VARIABLE="xor_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_4_2_32_1_1_U131" SOURCE="d5.cpp:67" VARIABLE="tmp_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_fu_1278_p2" SOURCE="d5.cpp:67" VARIABLE="icmp_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_1_fu_1284_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_1_fu_1690_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_14_fu_1699_p4" SOURCE="d5.cpp:67" VARIABLE="sub_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_3_2_32_1_1_U132" SOURCE="d5.cpp:67" VARIABLE="tmp_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_1714_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_15_fu_1734_p3" SOURCE="d5.cpp:67" VARIABLE="xor_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_2_1_32_1_1_U133" SOURCE="d5.cpp:67" VARIABLE="tmp_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_1_fu_1290_p2" SOURCE="d5.cpp:67" VARIABLE="icmp_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_2_fu_1760_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_2_fu_1779_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_3_fu_1789_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_4_fu_1819_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_5_fu_1840_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U25" SOURCE="d5.cpp:67" VARIABLE="mul_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U26" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U27" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U28" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U29" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_1855_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_1_fu_1861_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_2_fu_1867_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_3_fu_1873_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_4_fu_1879_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_6_fu_1890_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U30" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_9_fu_1901_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_fu_1908_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U31" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U32" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U33" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U34" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U35" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_10_fu_1914_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_1_fu_1921_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_5_fu_1927_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_6_fu_1933_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_7_fu_1939_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_8_fu_1945_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_9_fu_1951_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_10_fu_1957_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U36" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U37" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U38" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U39" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_11_fu_1963_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_2_fu_1970_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_3_fu_1976_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_4_fu_1982_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_12_fu_1988_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_5_fu_1995_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U40" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U41" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U42" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_11_fu_2001_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_12_fu_2007_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_13_fu_2013_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_14_fu_2019_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_15_fu_2025_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_16_fu_2678_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_17_fu_2682_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U43" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U44" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_19" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U45" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_20" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U46" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_21" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U47" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_22" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U48" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_23" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U49" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_24" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_13_fu_2031_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_6_fu_2038_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_7_fu_2044_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_8_fu_2050_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_9_fu_2056_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_14_fu_2062_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_10_fu_2069_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_11_fu_2075_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U50" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_25" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_18_fu_2081_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_19_fu_2087_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_19" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_20_fu_2093_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_20" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_21_fu_2099_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_21" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_22_fu_2105_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_22" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_23_fu_2111_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_23" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_24_fu_2688_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_24" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_25_fu_2692_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_25" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U51" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_26" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U52" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_27" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_12_fu_2117_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_15_fu_2123_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_13_fu_2130_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U53" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_28" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U54" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_29" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U55" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_30" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U56" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_31" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U57" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_32" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U58" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_33" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U59" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_34" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_14_fu_2136_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_15_fu_2142_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_16_fu_2148_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_17_fu_2154_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_18_fu_2160_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_16_fu_2166_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_19_fu_2173_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_19" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_26_fu_2179_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_26" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_27_fu_2185_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_27" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_28_fu_2191_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_28" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_29_fu_2197_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_29" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_30_fu_2203_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_30" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_31_fu_2209_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_31" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_32_fu_2215_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_32" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_33_fu_2698_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_33" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_34_fu_2702_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_34" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_2_fu_1296_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_3_fu_2221_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_7_fu_2230_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_4_fu_2244_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_8_fu_2254_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U60" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_35" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U61" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_36" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U62" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_37" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U63" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_38" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U64" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_39" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_20_fu_2268_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_20" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_21_fu_2274_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_21" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_22_fu_2280_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_22" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_23_fu_2286_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_23" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_17_fu_2292_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_24_fu_2299_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_24" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U65" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_40" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U66" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_41" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U67" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_42" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U68" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_43" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U69" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_44" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_18_fu_2305_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_25_fu_2312_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_25" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_26_fu_2318_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_26" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_27_fu_2324_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_27" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_28_fu_2330_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_28" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_29_fu_2336_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_29" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_39_fu_2342_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_39" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_40_fu_2348_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_40" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_41_fu_2354_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_41" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_42_fu_2708_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_42" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_36_fu_2360_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_36" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_35_fu_2366_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_35" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_37_fu_2372_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_37" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_38_fu_2712_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_38" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_43_fu_2717_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_43" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_44_fu_2722_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_44" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U70" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_45" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U71" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_46" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_30_fu_2378_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_30" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_31_fu_2384_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_31" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U72" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_47" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U73" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_48" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U74" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_49" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U75" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_50" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U76" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U77" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U78" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_53" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_32_fu_2390_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_32" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_33_fu_2396_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_33" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_34_fu_2402_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_34" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_35_fu_2408_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_35" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_36_fu_2414_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_36" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_37_fu_2420_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_37" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_45_fu_2426_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_45" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_46_fu_2432_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_46" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_47_fu_2438_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_47" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_48_fu_2444_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_48" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_49_fu_2450_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_49" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_50_fu_2456_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_50" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_51_fu_2462_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_52_fu_2728_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_53_fu_2732_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_53" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U79" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U80" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_55" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U81" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_56" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U82" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_57" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U83" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_58" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U84" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_59" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U85" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_60" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_38_fu_2468_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_38" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_39_fu_2474_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_39" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_40_fu_2480_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_40" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_41_fu_2486_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_41" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_42_fu_2492_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_42" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_43_fu_2498_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_43" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U86" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_61" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_54_fu_2504_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_54" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_55_fu_2510_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_55" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_56_fu_2516_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_56" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_57_fu_2522_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_57" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_58_fu_2528_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_58" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_59_fu_2534_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_59" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_60_fu_2738_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_60" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_61_fu_2742_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_61" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U87" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_62" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U88" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_63" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U89" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_64" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U90" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_65" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_44_fu_2540_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_44" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_45_fu_2546_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_45" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_46_fu_2552_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_46" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_47_fu_2558_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_47" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U91" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_66" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U92" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U93" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_68" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_62_fu_2564_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_62" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_63_fu_2570_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_63" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_64_fu_2576_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_64" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_65_fu_2582_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_65" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_66_fu_2588_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_66" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_67_fu_2748_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_68_fu_2752_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_68" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U94" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_69" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_48_fu_2594_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_48" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U95" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_70" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U96" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_71" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U97" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_72" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U98" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_73" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U99" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_74" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_49_fu_2600_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_49" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_69_fu_2606_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_69" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_70_fu_2612_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_70" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_71_fu_2618_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_71" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_72_fu_2624_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_72" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_73_fu_2630_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_73" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_74_fu_2636_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_74" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1302_p2" SOURCE="d5.cpp:39" VARIABLE="add_ln39" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i1_4_fu_1308_p2" SOURCE="d5.cpp:39" VARIABLE="i1_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_210_p2" SOURCE="d5.cpp:86" VARIABLE="icmp_ln86" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_216_p2" SOURCE="d5.cpp:86" VARIABLE="add_ln86" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_27_1_1_U178" SOURCE="d5.cpp:88" VARIABLE="tmp_s" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_518_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_552_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_586_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_2" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_3_fu_655_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_3" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_4_fu_689_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_4" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_5_fu_723_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_5" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_6_fu_757_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_6" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_7_fu_791_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_7" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_8_fu_825_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_8" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39ns_6ns_44_1_1_U192" SOURCE="d5.cpp:73" VARIABLE="mul_ln73" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_894_p2" SOURCE="d5.cpp:73" VARIABLE="out1_w" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_903_p2" SOURCE="d5.cpp:74" VARIABLE="add_ln74" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_612_p2" SOURCE="d5.cpp:74" VARIABLE="add_ln74_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_927_p2" SOURCE="d5.cpp:74" VARIABLE="out1_w_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_936_p2" SOURCE="d5.cpp:75" VARIABLE="add_ln75" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_618_p2" SOURCE="d5.cpp:75" VARIABLE="add_ln75_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_957_p2" SOURCE="d5.cpp:75" VARIABLE="out1_w_2" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_624_p2" SOURCE="d5.cpp:76" VARIABLE="out1_w_3" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_841_p2" SOURCE="d5.cpp:77" VARIABLE="out1_w_4" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_846_p2" SOURCE="d5.cpp:78" VARIABLE="out1_w_5" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_852_p2" SOURCE="d5.cpp:79" VARIABLE="out1_w_6" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_858_p2" SOURCE="d5.cpp:80" VARIABLE="out1_w_7" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_864_p2" SOURCE="d5.cpp:81" VARIABLE="out1_w_8" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_9_fu_870_p2" SOURCE="d5.cpp:82" VARIABLE="out1_w_9" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
