Running in Lattice mode


Starting:    /usr/local/diamond/3.9_x64/synpbase/linux_a_64/mbin/synbatch
Install:     /usr/local/diamond/3.9_x64/synpbase
Hostname:    linux-ma4k
Date:        Wed Jul 12 20:48:40 2017
Version:     L-2016.09L-1

Arguments:   -product synplify_pro -batch DAISI_impl1_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: SBTICE40

log file: "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srr"

Running: impl1 in foreground



Running proj_1|impl1


Running: compile (Compile) on proj_1|impl1
# Wed Jul 12 20:48:40 2017


Running: compile_flow (Compile Process) on proj_1|impl1
# Wed Jul 12 20:48:40 2017


Running: compiler (Compile Input) on proj_1|impl1
# Wed Jul 12 20:48:40 2017

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_comp.srs to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srs


compiler completed
# Wed Jul 12 20:48:42 2017

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Wed Jul 12 20:48:42 2017


multi_srs_gen completed
# Wed Jul 12 20:48:42 2017

Return Code: 0
Run Time:00h:00m:00s

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_mult.srs to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srs

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srr to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srf

Complete: Compile Process on proj_1|impl1


Running: premap (Pre-mapping) on proj_1|impl1
# Wed Jul 12 20:48:43 2017


premap completed with warnings
# Wed Jul 12 20:48:43 2017

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on proj_1|impl1


Running: map (Map) on proj_1|impl1
# Wed Jul 12 20:48:43 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Wed Jul 12 20:48:43 2017

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_m.srm to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srm


fpga_mapper completed with warnings
# Wed Jul 12 20:48:45 2017

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on proj_1|impl1

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srr to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srf

Complete: Logic Synthesis on proj_1|impl1

TCL script complete: "DAISI_impl1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/proj_1.prj

batch mode default:no

