# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_fulladder.all_06db0ee602f16124af31f0ebe6776ffb6cee0ad1/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_fulladder(tb) -L vunit_lib -L lib -g/tb_fulladder/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_fulladder.all_06db0ee602f16124af31f0ebe6776ffb6cee0ad1/,tb path : /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 15:03:05 on Mar 23,2022
# ** Warning: Design size of 21442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:03:05 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_zerador16.all_45f7988ffd33f2e3938d5b4b7eee25de1517305e/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_zerador16(tb) -L vunit_lib -L lib -g/tb_zerador16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_zerador16.all_45f7988ffd33f2e3938d5b4b7eee25de1517305e/,tb path : /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 15:03:05 on Mar 23,2022
# ** Warning: Design size of 21382 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_zerador16/ze16/y(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: a=0000, z=1
#    Time: 40 ns  Iteration: 1  Process: /tb_zerador16/main File: /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
# Break in Process main at /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd line 45
# Stopped at /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd line 45
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd 45 return [address 0xf6d497c9] Process main
# 
# 
# Surrounding code from 'see' command
#   40 :     test_runner_setup(runner, runner_cfg);
#   41 :     wait until clk'event and clk='1';
#   42 :     a <= x"FFFF";
#   43 :     z <= '1';
#   44 :     wait until clk'event and clk='1';
# ->45 :     assert(y = x"0000") report "a=0000, z=1";
#   46 :     wait until clk'event and clk='1';
#   47 :     a <= x"A5A5";
#   48 :     z <= '0';
#   49 :     wait until clk'event and clk='1';
# 
# End time: 15:03:05 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
