#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x135f04080 .scope module, "fifo_tb" "fifo_tb" 2 2;
 .timescale 0 0;
P_0x600000478000 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x600000478040 .param/l "FIFO_SIZE" 0 2 6, +C4<00000000000000000000000000000101>;
P_0x600000478080 .param/l "FIFO_SIZE_WIDTH" 1 2 7, +C4<00000000000000000000000000000011>;
v0x600000379a70_0 .var "clk", 0 0;
v0x600000379b00_0 .net "event_overflow", 0 0, L_0x6000000781e0;  1 drivers
v0x600000379b90_0 .net "event_underrun", 0 0, L_0x600001a78460;  1 drivers
v0x600000379c20_0 .net "fifo_size", 3 0, v0x6000003793b0_0;  1 drivers
v0x600000379cb0_0 .var "flush_fifo", 0 0;
v0x600000379d40_0 .var/i "i", 31 0;
v0x600000379dd0_0 .var "in_data", 31 0;
v0x600000379e60_0 .var "in_data_vld", 0 0;
v0x600000379ef0_0 .net "out_data", 31 0, L_0x600001a78380;  1 drivers
v0x600000379f80_0 .net "out_data_ptr", 2 0, L_0x600001a783f0;  1 drivers
v0x60000037a010_0 .net "out_data_rdy", 0 0, L_0x6000000788c0;  1 drivers
v0x60000037a0a0_0 .var "out_data_vld", 0 0;
v0x60000037a130_0 .var "rstn", 0 0;
S_0x135f041f0 .scope module, "fifo_0" "fifo" 2 25, 3 4 0, S_0x135f04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "in_data";
    .port_info 3 /INPUT 1 "in_data_vld";
    .port_info 4 /OUTPUT 1 "out_data_rdy";
    .port_info 5 /INPUT 1 "out_data_vld";
    .port_info 6 /OUTPUT 32 "out_data";
    .port_info 7 /OUTPUT 3 "out_data_ptr";
    .port_info 8 /OUTPUT 4 "fifo_size";
    .port_info 9 /INPUT 1 "flush_fifo";
    .port_info 10 /OUTPUT 1 "event_overflow";
    .port_info 11 /OUTPUT 1 "event_underrun";
P_0x6000004780c0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x600000478100 .param/l "FIFO_SIZE" 0 3 8, +C4<00000000000000000000000000000101>;
P_0x600000478140 .param/l "FIFO_SIZE_WIDTH" 1 3 9, +C4<00000000000000000000000000000011>;
L_0x600001a78070 .functor NOT 1, v0x600000379cb0_0, C4<0>, C4<0>, C4<0>;
L_0x600001a780e0 .functor AND 1, v0x60000037a130_0, L_0x600001a78070, C4<1>, C4<1>;
L_0x600001a78150 .functor AND 1, v0x60000037a0a0_0, L_0x6000000788c0, C4<1>, C4<1>;
L_0x600001a781c0 .functor AND 1, v0x600000379e60_0, v0x60000037a0a0_0, C4<1>, C4<1>;
L_0x600001a78230 .functor AND 1, L_0x600001a781c0, L_0x6000000788c0, C4<1>, C4<1>;
L_0x600001a782a0 .functor AND 1, v0x60000037a0a0_0, L_0x6000000788c0, C4<1>, C4<1>;
L_0x600001a78380 .functor BUFZ 32, L_0x6000000786e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001a783f0 .functor BUFZ 3, v0x600000379290_0, C4<000>, C4<000>, C4<000>;
L_0x600001a78310 .functor NOT 1, L_0x600000078960, C4<0>, C4<0>, C4<0>;
L_0x600001a78460 .functor AND 1, v0x60000037a0a0_0, L_0x600001a78310, C4<1>, C4<1>;
v0x600000378000_0 .net *"_ivl_0", 0 0, L_0x600001a78070;  1 drivers
v0x600000378090_0 .net *"_ivl_10", 31 0, L_0x600000078140;  1 drivers
L_0x128040058 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000378120_0 .net *"_ivl_13", 27 0, L_0x128040058;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x6000003781b0_0 .net/2u *"_ivl_14", 31 0, L_0x1280400a0;  1 drivers
v0x600000378240_0 .net *"_ivl_18", 0 0, L_0x600001a78150;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000003782d0_0 .net/2u *"_ivl_20", 2 0, L_0x1280400e8;  1 drivers
v0x600000378360_0 .net *"_ivl_22", 2 0, L_0x600000078280;  1 drivers
v0x6000003783f0_0 .net *"_ivl_26", 0 0, L_0x600001a781c0;  1 drivers
v0x600000378480_0 .net *"_ivl_28", 0 0, L_0x600001a78230;  1 drivers
L_0x128040130 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x600000378510_0 .net/2u *"_ivl_30", 3 0, L_0x128040130;  1 drivers
v0x6000003785a0_0 .net *"_ivl_32", 3 0, L_0x6000000783c0;  1 drivers
v0x600000378630_0 .net *"_ivl_34", 0 0, L_0x600001a782a0;  1 drivers
L_0x128040178 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x6000003786c0_0 .net/2u *"_ivl_36", 3 0, L_0x128040178;  1 drivers
v0x600000378750_0 .net *"_ivl_38", 3 0, L_0x600000078460;  1 drivers
L_0x128040010 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000003787e0_0 .net/2u *"_ivl_4", 2 0, L_0x128040010;  1 drivers
v0x600000378870_0 .net *"_ivl_40", 3 0, L_0x600000078500;  1 drivers
v0x600000378900_0 .net *"_ivl_42", 3 0, L_0x6000000785a0;  1 drivers
v0x600000378990_0 .net *"_ivl_46", 31 0, L_0x6000000786e0;  1 drivers
v0x600000378a20_0 .net *"_ivl_48", 3 0, L_0x600000078780;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000378ab0_0 .net *"_ivl_51", 0 0, L_0x1280401c0;  1 drivers
v0x600000378b40_0 .net *"_ivl_56", 31 0, L_0x600000078820;  1 drivers
L_0x128040208 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000378bd0_0 .net *"_ivl_59", 27 0, L_0x128040208;  1 drivers
v0x600000378c60_0 .net *"_ivl_6", 2 0, L_0x600000078000;  1 drivers
L_0x128040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000378cf0_0 .net/2u *"_ivl_60", 31 0, L_0x128040250;  1 drivers
v0x600000378d80_0 .net *"_ivl_65", 0 0, L_0x600000078960;  1 drivers
v0x600000378e10_0 .net *"_ivl_66", 0 0, L_0x600001a78310;  1 drivers
v0x600000378ea0_0 .net "clk", 0 0, v0x600000379a70_0;  1 drivers
v0x600000378f30_0 .var "current_data_ptr", 2 0;
v0x600000378fc0_0 .net "current_data_ptr_ns", 2 0, L_0x6000000780a0;  1 drivers
v0x600000379050 .array "data", 5 0, 31 0;
v0x6000003790e0_0 .net "event_overflow", 0 0, L_0x6000000781e0;  alias, 1 drivers
v0x600000379170_0 .net "event_underrun", 0 0, L_0x600001a78460;  alias, 1 drivers
v0x600000379200_0 .var "fifo_data_out_ptr", 2 0;
v0x600000379290_0 .var "fifo_head_ptr", 2 0;
v0x600000379320_0 .net "fifo_head_ptr_ns", 2 0, L_0x600000078320;  1 drivers
v0x6000003793b0_0 .var "fifo_size", 3 0;
v0x600000379440_0 .net "fifo_size_ns", 3 0, L_0x600000078640;  1 drivers
v0x6000003794d0_0 .net "flush_fifo", 0 0, v0x600000379cb0_0;  1 drivers
v0x600000379560_0 .var/i "i", 31 0;
v0x6000003795f0_0 .net "in_data", 31 0, v0x600000379dd0_0;  1 drivers
v0x600000379680_0 .net "in_data_vld", 0 0, v0x600000379e60_0;  1 drivers
v0x600000379710_0 .net "internal_reset", 0 0, L_0x600001a780e0;  1 drivers
v0x6000003797a0_0 .net "out_data", 31 0, L_0x600001a78380;  alias, 1 drivers
v0x600000379830_0 .net "out_data_ptr", 2 0, L_0x600001a783f0;  alias, 1 drivers
v0x6000003798c0_0 .net "out_data_rdy", 0 0, L_0x6000000788c0;  alias, 1 drivers
v0x600000379950_0 .net "out_data_vld", 0 0, v0x60000037a0a0_0;  1 drivers
v0x6000003799e0_0 .net "rstn", 0 0, v0x60000037a130_0;  1 drivers
E_0x600003f7eca0 .event posedge, v0x600000378ea0_0;
L_0x600000078000 .arith/sum 3, v0x600000378f30_0, L_0x128040010;
L_0x6000000780a0 .functor MUXZ 3, v0x600000378f30_0, L_0x600000078000, v0x600000379e60_0, C4<>;
L_0x600000078140 .concat [ 4 28 0 0], v0x6000003793b0_0, L_0x128040058;
L_0x6000000781e0 .cmp/gt 32, L_0x600000078140, L_0x1280400a0;
L_0x600000078280 .arith/sum 3, v0x600000379290_0, L_0x1280400e8;
L_0x600000078320 .functor MUXZ 3, v0x600000379290_0, L_0x600000078280, L_0x600001a78150, C4<>;
L_0x6000000783c0 .arith/sum 4, v0x6000003793b0_0, L_0x128040130;
L_0x600000078460 .arith/sub 4, v0x6000003793b0_0, L_0x128040178;
L_0x600000078500 .functor MUXZ 4, v0x6000003793b0_0, L_0x600000078460, L_0x600001a782a0, C4<>;
L_0x6000000785a0 .functor MUXZ 4, L_0x600000078500, L_0x6000000783c0, v0x600000379e60_0, C4<>;
L_0x600000078640 .functor MUXZ 4, L_0x6000000785a0, v0x6000003793b0_0, L_0x600001a78230, C4<>;
L_0x6000000786e0 .array/port v0x600000379050, L_0x600000078780;
L_0x600000078780 .concat [ 3 1 0 0], v0x600000379290_0, L_0x1280401c0;
L_0x600000078820 .concat [ 4 28 0 0], v0x6000003793b0_0, L_0x128040208;
L_0x6000000788c0 .cmp/gt 32, L_0x600000078820, L_0x128040250;
L_0x600000078960 .reduce/or v0x6000003793b0_0;
    .scope S_0x135f041f0;
T_0 ;
    %wait E_0x600003f7eca0;
    %load/vec4 v0x600000379710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000379560_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600000379560_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000379560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000379050, 0, 4;
    %load/vec4 v0x600000379560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000379560_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000378f30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000003793b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000379290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000379200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000379680_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x6000003795f0_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x600000378f30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000379050, 4;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %load/vec4 v0x600000378f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000379050, 0, 4;
    %load/vec4 v0x600000378fc0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x600000378fc0_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x600000378f30_0, 0;
    %load/vec4 v0x600000379290_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x600000379320_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x600000379290_0, 0;
    %load/vec4 v0x600000379440_0;
    %assign/vec4 v0x6000003793b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x135f04080;
T_1 ;
    %vpi_call 2 42 "$display", "[%0t] stat simulation", $time {0 0 0};
    %vpi_call 2 43 "$display", "[%0t] init vcd file", $time {0 0 0};
    %vpi_call 2 44 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x135f04080 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000379d40_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x600000379d40_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600000379050, v0x600000379d40_0 > {0 0 0};
    %load/vec4 v0x600000379d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000379d40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 49 "$display", "[%0t] finish open vcd file", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000379a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000037a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000379e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000037a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000379cb0_0, 0, 1;
    %vpi_call 2 55 "$display", "[%0t] start reset dut", $time {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000037a130_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 59 "$display", "[%0t] finish reset dut", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000037a130_0, 0, 1;
    %vpi_call 2 61 "$display", "[%0t]start relax", $time {0 0 0};
    %delay 50, 0;
    %vpi_call 2 63 "$display", "[%0t] finish relax", $time {0 0 0};
    %vpi_call 2 64 "$display", "[%0t] start inject data", $time {0 0 0};
    %vpi_call 2 65 "$display", "[%0t] write the value 32'h00000001", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000379e60_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %vpi_call 2 70 "$display", "[%0t] write the value 32'h00000002", $time {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 73 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000379e60_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$display", "[%0t] write the value 32'h00000003", $time {0 0 0};
    %vpi_call 2 78 "$display", "[%0t] issue a read from the fifo", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000037a0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000379e60_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 83 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %vpi_call 2 84 "$display", "[%0t] issue a read from the fifo", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000379e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000037a0a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 88 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000037a0a0_0, 0, 1;
    %vpi_call 2 91 "$display", "[%0t] going to inject overflow", $time {0 0 0};
    %delay 10, 0;
    %vpi_call 2 93 "$display", "[%0t] write the value 32'h00000004", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000379e60_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 97 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %vpi_call 2 98 "$display", "[%0t] write the value 32'h00000005", $time {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 101 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %vpi_call 2 102 "$display", "[%0t] write the value 32'h00000006", $time {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 105 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %vpi_call 2 106 "$display", "[%0t] write the value 32'h00000007", $time {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 109 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %vpi_call 2 110 "$display", "[%0t] write the value 32'h00000008", $time {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x600000379dd0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 113 "$display", "[%0t] fifo size = %d", $time, v0x600000379c20_0 {0 0 0};
    %vpi_call 2 114 "$display", "[%0t] overflow ? %d", $time, v0x600000379b00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000379e60_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 118 "$display", "[%0t] flushing fifo", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000379cb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000379cb0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 123 "$display", "[%0t] end simulation", $time {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x135f04080;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x600000379a70_0;
    %inv;
    %store/vec4 v0x600000379a70_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../src/fifo_tb.v";
    "../src/fifo.v";
