/dts-v1/;

/include/ "skeleton.dtsi"

/ {
	model = "Qualcomm MSM Copper";
	compatible = "qcom,msmcopper-sim", "qcom,msmcopper";
	interrupt-parent = <&intc>;

	intc: interrupt-controller@F9000000 {
		compatible = "qcom,msm-qgic2";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0xF9000000 0x1000>,
		      <0xF9002000 0x1000>;
	};

	msmgpio: gpio@fd400000 {
		compatible = "qcom,msm-gpio";
		interrupt-controller;
		#interrupt-cells = <2>;
		reg = <0xfd400000 0x4000>;
	};

	timer {
		compatible = "qcom,msm-qtimer";
		interrupts = <1 2 0>;
	};

	serial@f991f000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf991f000 0x1000>;
		interrupts = <0 109 0>;
	};

	usb@f9a55000 {
		compatible = "qcom,hsusb-otg";
		reg = <0xf9a55000 0x400>;
		interrupts = <0 134 0>;

		qcom,hsusb-otg-phy-type = <2>;
		qcom,hsusb-otg-mode = <1>;
		qcom,hsusb-otg-otg-control = <1>;
	};

	qcom,sdcc@f980b000 {
		cell-index = <1>;
		compatible = "qcom,msm-sdcc";
		reg = <0xf980b000 0x1000>;
		interrupts = <0 123 0>;

		qcom,sdcc-clk-rates = <400000 24000000 48000000>;
		qcom,sdcc-sup-voltages = <3300 3300>;
		qcom,sdcc-bus-width = <8>;
		qcom,sdcc-nonremovable;
		qcom,sdcc-disable_cmd23;
	};

	qcom,sdcc@f984b000 {
		cell-index = <3>;
		compatible = "qcom,msm-sdcc";
		reg = <0xf984b000 0x1000>;
		interrupts = <0 127 0>;

		qcom,sdcc-clk-rates = <400000 24000000 48000000>;
		qcom,sdcc-sup-voltages = <3300 3300>;
		qcom,sdcc-bus-width = <4>;
		qcom,sdcc-disable_cmd23;
	};

	qcom,sps@f9980000 {
		compatible = "qcom,msm_sps";
		reg = <0xf9984000 0x15000>,
		      <0xf9999000 0xb000>;
		interrupts = <0 94 0>;

		qcom,bam-dma-res-pipes = <6>;
	};

	spi@f9924000 {
		compatible = "qcom,spi-qup-v2";
		reg = <0xf9924000 0x1000>;
		interrupts = <96>;
		spi-max-frequency = <24000000>;
	};
};
