<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='246' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getRegClassForSizeOnBank(unsigned int Size, const llvm::RegisterBank &amp; Bank, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='254' u='c' c='_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='472' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='505' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='547' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='714' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='721' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='723' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1119' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1839' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1841' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1983' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2115' ll='2133' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getRegClassForSizeOnBank(unsigned int Size, const llvm::RegisterBank &amp; RB, const llvm::MachineRegisterInfo &amp; MRI) const'/>
