Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 13 23:17:48 2019
| Host         : LAPTOP-4FNHKIQV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.004        0.000                      0                  490        0.208        0.000                      0                  490        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.004        0.000                      0                  490        0.208        0.000                      0                  490        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.596ns (24.326%)  route 4.965ns (75.674%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.718    11.637    hourR[15]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  hourR_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  hourR_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.641    hourR_reg[13]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.596ns (24.326%)  route 4.965ns (75.674%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.718    11.637    hourR[15]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  hourR_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  hourR_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.641    hourR_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.596ns (24.326%)  route 4.965ns (75.674%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.718    11.637    hourR[15]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  hourR_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  hourR_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.641    hourR_reg[15]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.596ns (24.575%)  route 4.898ns (75.425%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.652    11.571    hourR[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  hourR_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  hourR_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.642    hourR_reg[12]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.596ns (24.575%)  route 4.898ns (75.425%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.652    11.571    hourR[15]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  hourR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  hourR_reg[9]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.642    hourR_reg[9]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minuteR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 1.598ns (24.628%)  route 4.890ns (75.372%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.224    10.006    seccounter
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.150    10.156 r  minuteR[3]_i_3/O
                         net (fo=3, routed)           0.481    10.636    minuteR[3]_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.328    10.964 r  minuteR[15]_i_1/O
                         net (fo=12, routed)          0.600    11.565    minuteR[15]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  minuteR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  minuteR_reg[5]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    14.646    minuteR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minuteR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 1.598ns (24.628%)  route 4.890ns (75.372%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.224    10.006    seccounter
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.150    10.156 r  minuteR[3]_i_3/O
                         net (fo=3, routed)           0.481    10.636    minuteR[3]_i_3_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.328    10.964 r  minuteR[15]_i_1/O
                         net (fo=12, routed)          0.600    11.565    minuteR[15]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  minuteR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  minuteR_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    14.646    minuteR_reg[7]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 1.596ns (25.145%)  route 4.751ns (74.855%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.504    11.424    hourR[15]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  hourR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  hourR_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.547    hourR_reg[10]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 1.596ns (25.145%)  route 4.751ns (74.855%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.504    11.424    hourR[15]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  hourR_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  hourR_reg[11]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.547    hourR_reg[11]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 1.596ns (25.145%)  route 4.751ns (74.855%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.822     6.416    counter_reg[15]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  secR[0]_i_11/O
                         net (fo=2, routed)           0.950     7.490    secR[0]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.642 r  secR[0]_i_5/O
                         net (fo=2, routed)           0.814     8.456    secR[0]_i_5_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.326     8.782 r  secR[0]_i_2/O
                         net (fo=66, routed)          1.140     9.922    seccounter
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.150    10.072 r  hourR[15]_i_6/O
                         net (fo=19, routed)          0.521    10.593    hourR[15]_i_6_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.326    10.919 r  hourR[15]_i_1/O
                         net (fo=15, routed)          0.504    11.424    hourR[15]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  hourR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  hourR_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.547    hourR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  3.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 FSM_sequential_anstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.713%)  route 0.163ns (46.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  FSM_sequential_anstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  FSM_sequential_anstate_reg[0]/Q
                         net (fo=14, routed)          0.163     1.774    anstate__0[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.048     1.822 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    an[3]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  an_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.131     1.614    an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FSM_sequential_anstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.315%)  route 0.163ns (46.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  FSM_sequential_anstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  FSM_sequential_anstate_reg[0]/Q
                         net (fo=14, routed)          0.163     1.774    anstate__0[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I3_O)        0.045     1.819 r  an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    an[2]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  an_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120     1.603    an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.684    counter_reg[0]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.813 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.813    counter_reg[0]_i_1_n_6
    SLICE_X8Y18          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.134     1.576    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ssdcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  ssdcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  ssdcounter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.783    ssdcounter_reg_n_0_[0]
    SLICE_X5Y10          LUT1 (Prop_lut1_I0_O)        0.042     1.825 r  ssdcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    ssdcounter[0]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  ssdcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  ssdcounter_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.105     1.579    ssdcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM_sequential_anstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_anstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  FSM_sequential_anstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  FSM_sequential_anstate_reg[0]/Q
                         net (fo=14, routed)          0.180     1.792    anstate__0[0]
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.042     1.834 r  FSM_sequential_anstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    FSM_sequential_anstate[1]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  FSM_sequential_anstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  FSM_sequential_anstate_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.107     1.577    FSM_sequential_anstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dpcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpcounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  dpcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dpcounter_reg[0]/Q
                         net (fo=34, routed)          0.195     1.813    dpcounter_reg_n_0_[0]
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  dpcounter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dpcounter[19]
    SLICE_X63Y9          FDRE                                         r  dpcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  dpcounter_reg[19]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.107     1.597    dpcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 secR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  secR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  secR_reg[7]/Q
                         net (fo=2, routed)           0.117     1.728    secR_reg[7]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  secR_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    secR_reg[4]_i_1_n_4
    SLICE_X7Y17          FDRE                                         r  secR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  secR_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    secR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dpcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpcounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (49.016%)  route 0.195ns (50.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  dpcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dpcounter_reg[0]/Q
                         net (fo=34, routed)          0.195     1.813    dpcounter_reg_n_0_[0]
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.046     1.859 r  dpcounter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dpcounter[18]
    SLICE_X63Y9          FDRE                                         r  dpcounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  dpcounter_reg[18]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.107     1.597    dpcounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hourL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hourL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  hourL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  hourL_reg[1]/Q
                         net (fo=6, routed)           0.168     1.777    hourL_reg_n_0_[1]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  hourL[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    hourL[1]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  hourL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  hourL_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.091     1.559    hourL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 minuteL_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minuteL_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y16          FDSE                                         r  minuteL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDSE (Prop_fdse_C_Q)         0.141     1.614 f  minuteL_reg[0]/Q
                         net (fo=7, routed)           0.168     1.782    minuteL_reg_n_0_[0]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  minuteL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    minuteL[0]_i_1_n_0
    SLICE_X1Y16          FDSE                                         r  minuteL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDSE                                         r  minuteL_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDSE (Hold_fdse_C_D)         0.091     1.564    minuteL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    FSM_sequential_anstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    FSM_sequential_anstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    FSM_sequential_secstate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y24    counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    setcounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    setcounter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    setcounter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    setcounter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    setcounter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    setcounter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    setcounter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    setcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    setcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    setcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    hourR_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    hourR_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    minuteL_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   secL_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    seccounter_reg[12]/C



