STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP5-1-i20190308_134335 STIL output";
   Date "Tue Apr 13 14:29:09 2021";
   Source "Minimal STIL for design `s5378_bench'";
   History {
      Ann {*  Incoming_Date "Mon Mar 12 19:43:39 2012"  *}
      Ann {*  Incoming_Src "DFT Compiler F-2011.09"  *}
      Ann {*    Collapsed Path_delay Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT        128 *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD          0 *}
      Ann {* ATPG untestable                  AU         64 *}
      Ann {* Not detected                     ND          8 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                               200 *}
      Ann {* test coverage                            64.00% *}
      Ann {* ATPG effectiveness                       96.00% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          18 *}
      Ann {*     #fast_sequential patterns               18 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* V14   warning        1  missing state *}
      Ann {* P8    warning      200  capture later than path cycle time *}
      Ann {* P22   warning        2  off-path node values not satisfiable *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* blif_clk_net       0   master shift  *}
      Ann {* blif_reset_net     0   master set  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* test_se             0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = s5378_bench *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
      Ann {* internal_clock = blif_clk_net *}
   }
}
Signals {
   "blif_clk_net" In; "blif_reset_net" In; "n3065gat" In; "n3066gat" In; "n3067gat" In;
   "n3068gat" In; "n3069gat" In; "n3070gat" In; "n3071gat" In; "n3072gat" In; "n3073gat" In;
   "n3074gat" In; "n3075gat" In; "n3076gat" In; "n3077gat" In; "n3078gat" In; "n3079gat" In;
   "n3080gat" In; "n3081gat" In; "n3082gat" In; "n3083gat" In; "n3084gat" In; "n3085gat" In;
   "n3086gat" In; "n3087gat" In; "n3088gat" In; "n3089gat" In; "n3090gat" In; "n3091gat" In;
   "n3092gat" In; "n3093gat" In; "n3094gat" In; "n3095gat" In; "n3097gat" In; "n3098gat" In;
   "n3099gat" In; "n3100gat" In; "test_si1" In { ScanIn; } "test_si2" In { ScanIn;
   } "test_se" In; "n3104gat" Out; "n3105gat" Out; "n3106gat" Out; "n3107gat" Out;
   "n3108gat" Out; "n3109gat" Out; "n3110gat" Out; "n3111gat" Out; "n3112gat" Out;
   "n3113gat" Out; "n3114gat" Out; "n3115gat" Out; "n3116gat" Out; "n3117gat" Out;
   "n3118gat" Out; "n3119gat" Out; "n3120gat" Out; "n3121gat" Out; "n3122gat" Out;
   "n3123gat" Out; "n3124gat" Out; "n3125gat" Out; "n3126gat" Out; "n3127gat" Out;
   "n3128gat" Out; "n3129gat" Out; "n3130gat" Out; "n3131gat" Out; "n3132gat" Out;
   "n3133gat" Out; "n3134gat" Out; "n3135gat" Out; "n3136gat" Out; "n3137gat" Out;
   "n3138gat" Out; "n3139gat" Out; "n3140gat" Out; "n3141gat" Out; "n3142gat" Out;
   "n3143gat" Out; "n3144gat" Out; "n3145gat" Out; "n3146gat" Out; "n3147gat" Out;
   "n3148gat" Out; "n3149gat" Out; "n3150gat" Out; "n3151gat" Out; "n3152gat" Out;
   "test_so1" Out { ScanOut; } "test_so2" Out { ScanOut; }
}
SignalGroups {
   "_pi" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_in" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "all_inputs" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_po" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "_si" = '"test_si1" + "test_si2"' { ScanIn; } // #signals=2
   "all_outputs" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" +
   "n3108gat" + "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" +
   "n3114gat" + "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" +
   "n3120gat" + "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" +
   "n3126gat" + "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" +
   "n3132gat" + "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" +
   "n3138gat" + "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" +
   "n3144gat" + "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" +
   "n3150gat" + "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=91
   "_clk" = '"blif_clk_net" + "blif_reset_net"'; // #signals=2
   "_so" = '"test_so1" + "test_so2"' { ScanOut; } // #signals=2
   "_out" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 82;
      ScanIn "test_si1";
      ScanOut "test_so1";
      ScanInversion 0;
      ScanCells "s5378_bench.n148gat_reg.SI" "s5378_bench.n152gat_reg.SI" 
      "s5378_bench.n156gat_reg.SI" "s5378_bench.n160gat_reg.SI" "s5378_bench.n256gat_reg.SI" 
      "s5378_bench.n271gat_reg.SI" "s5378_bench.n314gat_reg.SI" "s5378_bench.n318gat_reg.SI" 
      "s5378_bench.n322gat_reg.SI" "s5378_bench.n327gat_reg.SI" "s5378_bench.n331gat_reg.SI" 
      "s5378_bench.n337gat_reg.SI" "s5378_bench.n341gat_reg.SI" "s5378_bench.n366gat_reg.SI" 
      "s5378_bench.n384gat_reg.SI" "s5378_bench.n388gat_reg.SI" "s5378_bench.n398gat_reg.SI" 
      "s5378_bench.n402gat_reg.SI" "s5378_bench.n463gat_reg.SI" "s5378_bench.n470gat_reg.SI" 
      "s5378_bench.n553gat_reg.SI" "s5378_bench.n561gat_reg.SI" "s5378_bench.n580gat_reg.SI" 
      "s5378_bench.n584gat_reg.SI" "s5378_bench.n614gat_reg.SI" "s5378_bench.n659gat_reg.SI" 
      "s5378_bench.n667gat_reg.SI" "s5378_bench.n673gat_reg.SI" "s5378_bench.n680gat_reg.SI" 
      "s5378_bench.n684gat_reg.SI" "s5378_bench.n699gat_reg.SI" "s5378_bench.n707gat_reg.SI" 
      "s5378_bench.n777gat_reg.SI" "s5378_bench.n816gat_reg.SI" "s5378_bench.n820gat_reg.SI" 
      "s5378_bench.n824gat_reg.SI" "s5378_bench.n830gat_reg.SI" "s5378_bench.n834gat_reg.SI" 
      "s5378_bench.n838gat_reg.SI" "s5378_bench.n842gat_reg.SI" "s5378_bench.n846gat_reg.SI" 
      "s5378_bench.n861gat_reg.SI" "s5378_bench.n865gat_reg.SI" "s5378_bench.n883gat_reg.SI" 
      "s5378_bench.n919gat_reg.SI" "s5378_bench.n931gat_reg.SI" "s5378_bench.n957gat_reg.SI" 
      "s5378_bench.n1035gat_reg.SI" "s5378_bench.n1045gat_reg.SI" "s5378_bench.n1068gat_reg.SI" 
      "s5378_bench.n1072gat_reg.SI" "s5378_bench.n1080gat_reg.SI" "s5378_bench.n1121gat_reg.SI" 
      "s5378_bench.n1135gat_reg.SI" "s5378_bench.n1148gat_reg.SI" "s5378_bench.n1197gat_reg.SI" 
      "s5378_bench.n1226gat_reg.SI" "s5378_bench.n1241gat_reg.SI" "s5378_bench.n1282gat_reg.SI" 
      "s5378_bench.n1294gat_reg.SI" "s5378_bench.n1312gat_reg.SI" "s5378_bench.n1316gat_reg.SI" 
      "s5378_bench.n1332gat_reg.SI" "s5378_bench.n1336gat_reg.SI" "s5378_bench.n1340gat_reg.SI" 
      "s5378_bench.n1363gat_reg.SI" "s5378_bench.n1389gat_reg.SI" "s5378_bench.n1394gat_reg.SI" 
      "s5378_bench.n1433gat_reg.SI" "s5378_bench.n1456gat_reg.SI" "s5378_bench.n1462gat_reg.SI" 
      "s5378_bench.n1496gat_reg.SI" "s5378_bench.n1508gat_reg.SI" "s5378_bench.n1525gat_reg.SI" 
      "s5378_bench.n1588gat_reg.SI" "s5378_bench.n1596gat_reg.SI" "s5378_bench.n1675gat_reg.SI" 
      "s5378_bench.n1678gat_reg.SI" "s5378_bench.n1740gat_reg.SI" "s5378_bench.n1748gat_reg.SI" 
      "s5378_bench.n1763gat_reg.SI" "s5378_bench.n1767gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
   ScanChain "2" {
      ScanLength 81;
      ScanIn "test_si2";
      ScanOut "test_so2";
      ScanInversion 0;
      ScanCells "s5378_bench.n1771gat_reg.SI" "s5378_bench.n1775gat_reg.SI" 
      "s5378_bench.n1807gat_reg.SI" "s5378_bench.n1821gat_reg.SI" "s5378_bench.n1829gat_reg.SI" 
      "s5378_bench.n1834gat_reg.SI" "s5378_bench.n1850gat_reg.SI" "s5378_bench.n1871gat_reg.SI" 
      "s5378_bench.n1880gat_reg.SI" "s5378_bench.n1899gat_reg.SI" "s5378_bench.n1975gat_reg.SI" 
      "s5378_bench.n2021gat_reg.SI" "s5378_bench.n2025gat_reg.SI" "s5378_bench.n2029gat_reg.SI" 
      "s5378_bench.n2033gat_reg.SI" "s5378_bench.n2037gat_reg.SI" "s5378_bench.n2040gat_reg.SI" 
      "s5378_bench.n2044gat_reg.SI" "s5378_bench.n2061gat_reg.SI" "s5378_bench.n2084gat_reg.SI" 
      "s5378_bench.n2091gat_reg.SI" "s5378_bench.n2095gat_reg.SI" "s5378_bench.n2099gat_reg.SI" 
      "s5378_bench.n2102gat_reg.SI" "s5378_bench.n2110gat_reg.SI" "s5378_bench.n2117gat_reg.SI" 
      "s5378_bench.n2121gat_reg.SI" "s5378_bench.n2125gat_reg.SI" "s5378_bench.n2135gat_reg.SI" 
      "s5378_bench.n2139gat_reg.SI" "s5378_bench.n2143gat_reg.SI" "s5378_bench.n2155gat_reg.SI" 
      "s5378_bench.n2169gat_reg.SI" "s5378_bench.n2176gat_reg.SI" "s5378_bench.n2179gat_reg.SI" 
      "s5378_bench.n2182gat_reg.SI" "s5378_bench.n2190gat_reg.SI" "s5378_bench.n2203gat_reg.SI" 
      "s5378_bench.n2207gat_reg.SI" "s5378_bench.n2262gat_reg.SI" "s5378_bench.n2266gat_reg.SI" 
      "s5378_bench.n2270gat_reg.SI" "s5378_bench.n2319gat_reg.SI" "s5378_bench.n2339gat_reg.SI" 
      "s5378_bench.n2343gat_reg.SI" "s5378_bench.n2347gat_reg.SI" "s5378_bench.n2390gat_reg.SI" 
      "s5378_bench.n2394gat_reg.SI" "s5378_bench.n2399gat_reg.SI" "s5378_bench.n2403gat_reg.SI" 
      "s5378_bench.n2407gat_reg.SI" "s5378_bench.n2440gat_reg.SI" "s5378_bench.n2446gat_reg.SI" 
      "s5378_bench.n2450gat_reg.SI" "s5378_bench.n2454gat_reg.SI" "s5378_bench.n2458gat_reg.SI" 
      "s5378_bench.n2464gat_reg.SI" "s5378_bench.n2468gat_reg.SI" "s5378_bench.n2472gat_reg.SI" 
      "s5378_bench.n2476gat_reg.SI" "s5378_bench.n2490gat_reg.SI" "s5378_bench.n2495gat_reg.SI" 
      "s5378_bench.n2502gat_reg.SI" "s5378_bench.n2506gat_reg.SI" "s5378_bench.n2510gat_reg.SI" 
      "s5378_bench.n2514gat_reg.SI" "s5378_bench.n2518gat_reg.SI" "s5378_bench.n2522gat_reg.SI" 
      "s5378_bench.n2526gat_reg.SI" "s5378_bench.n2543gat_reg.SI" "s5378_bench.n2562gat_reg.SI" 
      "s5378_bench.n2588gat_reg.SI" "s5378_bench.n2592gat_reg.SI" "s5378_bench.n2599gat_reg.SI" 
      "s5378_bench.n2622gat_reg.SI" "s5378_bench.n2626gat_reg.SI" "s5378_bench.n2630gat_reg.SI" 
      "s5378_bench.n2634gat_reg.SI" "s5378_bench.n2640gat_reg.SI" "s5378_bench.n2644gat_reg.SI" 
      "s5378_bench.n2658gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      "Internal_scan_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P0; "_si"=##; "_so"=##; }
      }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r40 N ; "all_outputs"=\r51 X ; }
      V { "blif_clk_net"=0; "blif_reset_net"=0; }
      V { "test_se"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r40 0 ; "_po"=\r51 X ; }
   Macro "test_setup";
   Ann {* fast_sequential *}
   "pattern 0": Call "load_unload" { 
      "test_si1"=0101101011001111100110000101000000000000000001000010000001100100000001000000010001; 
      "test_si2"=100011000000100100100101100010111100000001100100111111010101011101000011000100100; }
   Call "allclock_launch" { 
      "_pi"=P000011010000000100100100010100111001010; }
   Call "allclock_capture" { 
      "_pi"=P000010001001100001011110000000011001010; "_po"=HLLHHHHHHHHHHLLHLLLHHLHLLLLLLLLLLLLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLLHLLLHHLHLHHLHHLHLHHHHHLLHLLHLLLLLHLLLLHHHLLLHHLLLLLLHHLLLHHHLHLLLH; 
      "test_so2"=HLHHLLLLHLLLHHLLHLHHLHLLHLLLLLHHLLLLLLHLHLLLLLHHHHHHHLLHHHLLHHHHHHHHHHLLLHLLLHLLL; 
      "test_si1"=1110101011100000010001101000110001100101010110110011010101010100101101111001010100; 
      "test_si2"=110101111000000110001010100111011111011011100000101100010000001000000100111110000; }
   Call "allclock_launch" { 
      "_pi"=P001001010001001001000011111000111000000; }
   Call "allclock_capture" { 
      "_pi"=P000101111001011000110110011000100010000; "_po"=LHHLHHHHHHHHHLLLLLLLHHHHHLLLLLLLLLLHHHHHHLHHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so1"=LLHHLLLLLLLLLLLLLLLLHLLLLLLLLLLLLLLLLHLLLHLLLLHHLLLHLLLLLLLLLLLLHHHHLLLHHLLLLHHHLL; 
      "test_so2"=LLHHLLLHHHHLHHLHHLLLLHLHHLLLLHHHHHHHLHHHLHHLHLHLLLHHHLLLLHHLHHHLHLLLLHLHLLHLLLLLL; 
      "test_si1"=0110101010111000011100011111110010110110101001110110011111010101100000000001000110; 
      "test_si2"=100101111000111011001010110110101000000001101001010000111101101001101111110000111; }
   Call "allclock_launch" { 
      "_pi"=P000111010111101101010001110000001001010; }
   Call "allclock_capture" { 
      "_pi"=P011100110010100110000010111100111101010; "_po"=LHHLHHHHHHHHHHHHHHLHHHLHLLLLHHLHLHLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so1"=LLHHLLLLLLHLLLLLLLLLHLHLLLLLLLHLHLLHLLHLLHLHLLHHLLLLLLLLHLLLHHLHHLLLLLHLLLHLHLHHHL; 
      "test_so2"=LHHHLLLLHHLLHHLHLLHHLHLLLHHLLLLHLLLHLLHLHLLLHLHHHLLLLHHLHHHLHHHLHHLHHHLLLHLLLLLLL; 
      "test_si1"=1110010101001011000010111011000110111101101010100000000100000110000011011111110001; 
      "test_si2"=100100010100011111100010111110010100101000001000111110101101101111000111100010010; }
   Call "allclock_launch" { 
      "_pi"=P001011010001010011011110001000100001000; }
   Call "allclock_capture" { 
      "_pi"=P011001111010000100101001010001100101100; "_po"=LLHLHHHHHHHHHHHHHLHHHHHLLLLLLLLLLLLHHHHHHLLHHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLHHHHLHHHHHHHHHHLHHLLHHLLHHHLLHLLLLHHHHLLHHHLHHLLHLHHHHHHHHLLLH; 
      "test_so2"=LLHHLLLLHHLLLLLLLLLHLLLLHHLLHHHHLHLHLLHLLLLLLLHHHHHHHLHLHHHLHHHLHHHLHHLLLHLLLLLLL; 
      "test_si1"=1100000011001001010100100110001010110001101001101001101111001100001101010100100011; 
      "test_si2"=011110111110001011111100000110000010011110010000111111100101001111101111100000101; }
   Call "allclock_launch" { 
      "_pi"=P010101010110001111101101001110001101100; }
   Call "allclock_capture" { 
      "_pi"=P010100111110111001100110000000101010110; "_po"=HLHLHHHHHHHHHLLHLHLHHLLLLLLLLLLLLLLHHHHHHLLHHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLHLLHLHHLHHLHLHHLHHLLLHHLLHHLLHHHHLLHHLLLHHLLHLHHHLLHLHHHHLHLHH; 
      "test_so2"=LLHHLLLLHHLLHHLHHLHHLHLLLLLLHLHHLLLHLLHLLLLLLLHHHHHHLHLHHLHLHHHLHHHLHHLLLLLLLLLLL; 
      "test_si1"=0100110001100010001100001100011011110011101101100100101010100101100001000111010100; 
      "test_si2"=100011001100001111100101010010100001000001110101101111100101101011011010110101000; }
   Call "allclock_launch" { 
      "_pi"=P011011100111010111100111010101110010100; }
   Call "allclock_capture" { 
      "_pi"=P000100001110000110100110001001011110000; "_po"=HLLHHHHHHHHHHLHHHHLHHLHLLLLLHLLLLLLHHHHHHLLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLHLHLHLLLLLHLHLLHLHHLLLHHLHHLLLLLHLHHHLLLHHLHLLLLHLLLLLHLLHHHLL; 
      "test_so2"=HLHHLLLLHHHLHLLHHLHHLLLLLLLLLLHHLLHLLLHLHLHHLHLLHHHLHLLHHLLLLHHLHHLHLHHLLLLLHLLLL; 
      "test_si1"=1110001010100001100101011011000001000111001010000011010101010000101000011111011100; 
      "test_si2"=101001010101100111100100000111010100100010111010001001101101110011011000111001011; }
   Call "allclock_launch" { 
      "_pi"=P011001001100000010000011111011110101000; }
   Call "allclock_capture" { 
      "_pi"=P000010100011100011000000110010010111000; "_po"=LHHLHHHHHHHHHLLHLHLHHHLLLLLLLLLLLLLLLHHHHHLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so1"=HLLHLLLLLHHLLLLLLLLLHLHLLLLLLLLLHLLHLLHLHLLLHLLLLHHHLLHLHHLLHHLLHLHLHHLHHLLLLHLHLL; 
      "test_so2"=LHHLLHLLHHLHHHLLHLLHHHLLLHLLLLLHLHHLLLHLHLLLLLLLHHHHLLHHHLHLLHHLLHLHHHLHLHHLHLLLL; 
      "test_si1"=0010100010111000011000100001001101111001101101110011001111100100100111101111010001; 
      "test_si2"=100111001100010111100000010101011101111000011100110001000101001011010010101001101; }
   Call "allclock_launch" { 
      "_pi"=P011101000001100001000100011110110110100; }
   Call "allclock_capture" { 
      "_pi"=P011101111011011101100011110010111011000; "_po"=HLLHHHHHHHHHHLHLHLHHHHLLLHLLLHLHHHLHHHHHHHLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLHLLLLHLLLHLLHLLHLHLLLLHLHHHLHLHHHLHHHLLHHHHLLLLLLHHLHHLHLHHHHHHHLLH; 
      "test_so2"=HHHHLLLHHHLLLLLHHLHHLLLHHLLLHLLHLHLHLLHLLLLLLLLHHHLLLLLHHLLHLHLLLHLHHHLLLHHHHLLLL; 
      "test_si1"=0110000100111000001010101111001000111101000010101011010011100010011000101010000001; 
      "test_si2"=111101100000011001100101100110000101111111110100111001110101011001111000110001110; }
   Call "allclock_launch" { 
      "_pi"=P000011111110100000100011110001110111110; }
   Call "allclock_capture" { 
      "_pi"=P011011011000000100110010001111011001110; "_po"=LLHLHHHHHHHHHLHHHLLHHLLLLLLLLLLLLLLLLHHHHHLHHHHHHHH; }
   Ann {* fast_sequential *}
   "pattern 9": Call "load_unload" { 
      "test_so1"=LLLHLHLLLLHLLLLLLLLLHHHLHLLHLLHLHLLLLHLHHHLLHLHLLHHHLLHHHHLLHLHLLHHLHHHLHHHHHLLLLH; 
      "test_so2"=HHHHLHHLHHLLHLLLHHHHHLHLHHLLHLLLLLHHLHHHLLLLLLLLHHHLLHLHHHLLLHLLLHLHHLHLLHLLHHLLL; 
      "test_si1"=1000111000110100001110110100010010110010100100110000100110010010000001101011010011; 
      "test_si2"=101111001000010001010101000000010101110010111000010100111111101110100011110011001; }
   Call "allclock_launch" { 
      "_pi"=P011001011001100101110110000001000010010; }
   Call "allclock_capture" { 
      "_pi"=P011011011011011011100011110111010001000; "_po"=HLHLHHHHHHHHHLLHHHHLHHHHHHLLHHLHLLLHHHHHHLLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 10": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLHLLHLLLHHHLHLLHLLLLHLLLLHLHHHLHLLLHLHLHLLHHHLLLHLHLLHLLHHHLHHLHHHLLHH; 
      "test_so2"=LLHHLLLHHHLLLHLHHLLHLHLHLLLLHHHHLHLHLLHLLHLLHLHHHHHHHHHLLLLLHHHHHHHHHHLHLHHLHHLLL; 
      "test_si1"=1100100001100111110010111011111011110010101101111001000101010100000010101111111101; 
      "test_si2"=111000011010000011000111100001100000100010010000101011101001011000011010011101101; }
   Call "allclock_launch" { 
      "_pi"=P010001011110001011100111010111010111010; }
   Call "allclock_capture" { 
      "_pi"=P001111010100111001100001110000110110100; "_po"=LLLHHHHHHHHHHHHHHHHLHHHHHLLHHHLHLLLHHHHHHLLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 11": Call "load_unload" { 
      "test_so1"=LLLLLLLLLLHLLLLLHLLLHHLLHLLHLLLLLLLHLLLHLHHHLHLLLLLHHLHHLHLLLHLLLHLLHHHLHHLHLHHHLH; 
      "test_so2"=LLLHLHLHHHHLHHLHLLLHLHLHLLLLLHHHHHHHHLHLLHLHHLHLHHHHHLHHLLLLHHHHHHLHHHLHLHHLHLLLL; 
      "test_si1"=1000111001011001001011010100000110001111110100000101011100011001110001001100111101; 
      "test_si2"=011100111100110111000100001010000011010000111010100010010000100101110110000011101; }
   Call "allclock_launch" { 
      "_pi"=P000011110101001101101100000111101111100; }
   Call "allclock_capture" { 
      "_pi"=P000010010011110010100010100100110101100; "_po"=LLLHHHHHHHHHHHHHHLHLHHHHHLHHLHLLLHLHHHHHHLLHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 12": Call "load_unload" { 
      "test_so1"=LHLHHLLLLLHLLLLLLLLLHHHLHLLLLLLLHLLHLLLHHHLLLLHHHHLLLHLHHHHHHHLHLLLLLHLLHHLLLHLHLH; 
      "test_so2"=LLHHLLLHHHLLHHLHHLLHLHLHHLLLHHHHLHLHLLLLLHLLHHLHLHHHHHLLHHLLHHHLHHHHHHLHLHHLHHLLL; 
      "test_si1"=1000011000001010100111001001010010001100000001000111100011100111011100111100011101; 
      "test_si2"=110001001000010101001111000001011000101010011000111110011111001010000100010011001; }
   Call "allclock_launch" { 
      "_pi"=P001001000110010011100110100111101101110; }
   Call "allclock_capture" { 
      "_pi"=P001101110111101000011010101100100111000; "_po"=LLLHHHHHHHHHHLLLLHHLLHHHHLLLLLLLLLLLLHHHHHLHHHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 13": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLHLHLLLLLLLLLLLLLLLLLLLHHLLHLLLLHHHLLLLHLLLLHHHHHHLLHHHLLLLHHHLH; 
      "test_so2"=LLHHLLLHLHLLLHHHHLLHLHLHLLLLHHHHLHLHLLHLLHLLHLLHHLHHHLHLLHLLLHHLLHLLLHLHHLHHHLLLL; 
      "test_si1"=0100100001101101000111010111010110110010111111000100010111010010010000111101100101; 
      "test_si2"=001100101000111110110101010010011111111101010101010110010011010101110101000100100; }
   Call "allclock_launch" { 
      "_pi"=P001110001000111110001101011010001110000; }
   Call "allclock_capture" { 
      "_pi"=P001100111101100110111010011100011000110; "_po"=LLHLHHHHHHHHHLHHHLLHHHHHHLLLLLLLLLLLLHHHHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 14": Call "load_unload" { 
      "test_so1"=LLLHHLLLLLHLLLLLHHLLHHHLHLLLLLHLLLLHLHHLHHHHHHLLLHLLLLLHLHLLHHLLHLLLLLHHHLHLLLHLLH; 
      "test_so2"=LLHHLLLLHHLLHLLHHLLHLLLLHLHLLHHHLHLHLLHLLHLLHLLHHHHHHHLLHHLLLHHLLHHHHLLHLHHLLHLLL; 
      "test_si1"=0100110100001110111110011011001110011010101111101110011111111011000000010001000011; 
      "test_si2"=011100000110111000011011000010100001100100011101011011010001001010010000010100100; }
   Call "allclock_launch" { 
      "_pi"=P011100001110101011101000010101101100110; }
   Call "allclock_capture" { 
      "_pi"=P011001101000001011000001011101110111000; "_po"=LLHLHHHHHHHHHLLLHHHHHHHHHLLLLHHHHLLLLHHHHHLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 15": Call "load_unload" { 
      "test_so1"=LLLHLLLLHLHLLLLLHLLLHHHLLLLHLLHLHLLLLHHLHLLHHHHLLHHLLLHLHHLLHLHHHHLLHLHHLLHHHLLLHH; 
      "test_so2"=LLHHLLLHHHLLHHLLHLLHLHLHHLLLLHHHLHLHLLHLLHLLHLLHHHHHHLLHLLLLLHHHLHLHHLLHLHHLLLLLL; 
      "test_si1"=1010001000010010011110001011100001011110001001011010101001111000101001001011011110; 
      "test_si2"=100001110111011011111101000111101001011000011111100110011011101011100011000000111; }
   Call "allclock_launch" { 
      "_pi"=P011111111110000110011101111001101101010; }
   Call "allclock_capture" { 
      "_pi"=P011011111110110101100000101010010110010; "_po"=HLHLHHHHHHHHHHLLLLHLHHHHHLLLLLLLLLLLLHHHHHLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 16": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHHLLLLLLLLHHLLHLLLLLHLHLLHLHHHLHHLLHLHLLHLHLHHHHLLLHLLHHHLHHHLHHHLHHLHHL; 
      "test_so2"=LLHHLLLHHHLLLHLLLLLHLHHHHHLLHHHHLHLHLLHLLHLLHLLHHLHHHHHLHLLLLHHLLHLLHLLHLLHLLLHLL; 
      "test_si1"=0111100110001110010010000111001000011111111101100101000110111100000110001110011011; 
      "test_si2"=000001011000011110110000100111100101001111101010011000111110001001011011011110011; }
   Call "allclock_launch" { 
      "_pi"=P000110010100000011110001111101100101100; }
   Call "allclock_capture" { 
      "_pi"=P010001101100100010010111001100111011110; "_po"=LLHLHHHHHHHHHLHHHLLHHHHHHLLLLLLLLLLLLHHHHHLHHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 17": Call "load_unload" { 
      "test_so1"=LLLHLLLHLLHLLLHLHLLLHHHLLLLLLLLLLLLHLHHLLLHHLHHLLLLHLLLLLLLLHHLLHHLHLLLLHLLLHHLLHH; 
      "test_so2"=LLHHLLLLHHLLHLLHHLLHLLLLHHLLHHHHLHLHLLHLLHLLHLLHLLHHHLHLHHLLLHHHLHLLHLLHLHHLLLLLL; 
      "test_si1"=0010010000011100100100001010000010001111011000101010011000010000101110010001011100; 
      "test_si2"=111001110010001100011011111110001001010010010110110110001111010110101001101101010; }
   Call "allclock_launch" { 
      "_pi"=P011110010101011010011111111100011011000; }
   Call "allclock_capture" { 
      "_pi"=P011110101101011100000011111101110101110; "_po"=LHHLHHHHHHHHHLHHHHHHHHHHHLLLLLHHLHLLLHHHHHLHHHLHHLH; }
   Ann {* fast_sequential *}
   "end 17 unload": Call "load_unload" { 
      "test_so1"=LLHHLLHLLLHLLLLLHLLLHLLLHLLHLLHLHLLHLHHHHLHLLLHLLHHLLLHHHLLLLHLLHLHHHHHHLHHHHHHHLL; 
      "test_so2"=LLHHLLLLHHLLLLLLHLLHLLLLLHLLHHHHLHLHLLHLLHLLHLLHHHHHHHHLLLLLLHHHLHHHHLLHHHHLHLLLL; }
}

// Patterns reference 76 V statements, generating 1615 test cycles
