/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "USB RAM" of TriCore TC1130B (66 SFRs) */

#ifndef _HAVE_TRICORE_USB_RAM_ADDRESSES_H_
#define _HAVE_TRICORE_USB_RAM_ADDRESSES_H_

#define USB_SUTL_ADDR         0xF00E2000     /* "Setup Token Low Bytes Register" */
#define USB_SUTH_ADDR         0xF00E2004     /* "Setup Token High Bytes Register" */
#define USB_EPUP0_ADDR        0xF00E2010     /* "Endpoint n USB pointer register" */
#define USB_EPCP0_ADDR        0xF00E2014     /* "Endpoint 0 CPU pointer register" */
#define USB_EPIC0_ADDR        0xF00E2018     /* "Endpoint 0 Interrupt Control register" */
#define USB_EPBC0_ADDR        0xF00E201C     /* "Endpoint 0 Buffer Control register" */
#define USB_EPUP1_ADDR        0xF00E2020     /* "Endpoint 1 USB pointer register" */
#define USB_EPCP1_ADDR        0xF00E2024     /* "Endpoint 1 CPU pointer register" */
#define USB_EPIC1_ADDR        0xF00E2028     /* "Endpoint 1 Interrupt Control register" */
#define USB_EPBC1_ADDR        0xF00E202C     /* "Endpoint 1 Buffer Control register" */
#define USB_EPUP2_ADDR        0xF00E2030     /* "Endpoint 2 USB pointer register" */
#define USB_EPCP2_ADDR        0xF00E2034     /* "Endpoint 2 CPU Pointer Register" */
#define USB_EPIC2_ADDR        0xF00E2038     /* "Endpoint 2 Interrupt Control Register" */
#define USB_EPBC2_ADDR        0xF00E203C     /* "Endpoint 2 Buffer Control register" */
#define USB_EPUP3_ADDR        0xF00E2040     /* "Endpoint 3 USB pointer register" */
#define USB_EPCP3_ADDR        0xF00E2044     /* "Endpoint 3 CPU Pointer Register" */
#define USB_EPIC3_ADDR        0xF00E2048     /* "Endpoint 3 Interrupt Control Register" */
#define USB_EPBC3_ADDR        0xF00E204C     /* "Endpoint 3 Buffer Control register" */
#define USB_EPUP4_ADDR        0xF00E2050     /* "Endpoint 4 USB pointer register" */
#define USB_EPCP4_ADDR        0xF00E2054     /* "Endpoint 4 CPU Pointer Register" */
#define USB_EPIC4_ADDR        0xF00E2058     /* "Endpoint 4 Interrupt Control Register" */
#define USB_EPBC4_ADDR        0xF00E205C     /* "Endpoint 4 Buffer Control register" */
#define USB_EPUP5_ADDR        0xF00E2060     /* "Endpoint 5 USB pointer register" */
#define USB_EPCP5_ADDR        0xF00E2064     /* "Endpoint 5 CPU Pointer Register" */
#define USB_EPIC5_ADDR        0xF00E2068     /* "Endpoint 5 Interrupt Control Register" */
#define USB_EPBC5_ADDR        0xF00E206C     /* "Endpoint 5 Buffer Control register" */
#define USB_EPUP6_ADDR        0xF00E2070     /* "Endpoint 6 USB pointer register" */
#define USB_EPCP6_ADDR        0xF00E2074     /* "Endpoint 6 CPU Pointer Register" */
#define USB_EPIC6_ADDR        0xF00E2078     /* "Endpoint 6 Interrupt Control Register" */
#define USB_EPBC6_ADDR        0xF00E207C     /* "Endpoint 6 Buffer Control register" */
#define USB_EPUP7_ADDR        0xF00E2080     /* "Endpoint 7 USB pointer register" */
#define USB_EPCP7_ADDR        0xF00E2084     /* "Endpoint 7 CPU Pointer Register" */
#define USB_EPIC7_ADDR        0xF00E2088     /* "Endpoint 7 Interrupt Control Register" */
#define USB_EPBC7_ADDR        0xF00E208C     /* "Endpoint 7 Buffer Control register" */
#define USB_EPUP8_ADDR        0xF00E2090     /* "Endpoint 8 USB pointer register" */
#define USB_EPCP8_ADDR        0xF00E2094     /* "Endpoint 8 CPU Pointer Register" */
#define USB_EPIC8_ADDR        0xF00E2098     /* "Endpoint 8 Interrupt Control Register" */
#define USB_EPBC8_ADDR        0xF00E209C     /* "Endpoint 8 Buffer Control register" */
#define USB_EPUP9_ADDR        0xF00E20A0     /* "Endpoint 9 USB pointer register" */
#define USB_EPCP9_ADDR        0xF00E20A4     /* "Endpoint 9 CPU Pointer Register" */
#define USB_EPIC9_ADDR        0xF00E20A8     /* "Endpoint 9 Interrupt Control Register" */
#define USB_EPBC9_ADDR        0xF00E20AC     /* "Endpoint 9 Buffer Control register" */
#define USB_EPUP10_ADDR       0xF00E20B0     /* "Endpoint 10 USB pointer register" */
#define USB_EPCP10_ADDR       0xF00E20B4     /* "Endpoint 10 CPU Pointer Register" */
#define USB_EPIC10_ADDR       0xF00E20B8     /* "Endpoint 10 Interrupt Control Register" */
#define USB_EPBC10_ADDR       0xF00E20BC     /* "Endpoint 10 Buffer Control register" */
#define USB_EPUP11_ADDR       0xF00E20C0     /* "Endpoint 11 USB pointer register" */
#define USB_EPCP11_ADDR       0xF00E20C4     /* "Endpoint 11 CPU Pointer Register" */
#define USB_EPIC11_ADDR       0xF00E20C8     /* "Endpoint 11 Interrupt Control Register" */
#define USB_EPBC11_ADDR       0xF00E20CC     /* "Endpoint 11 Buffer Control register" */
#define USB_EPUP12_ADDR       0xF00E20D0     /* "Endpoint 12 USB pointer register" */
#define USB_EPCP12_ADDR       0xF00E20D4     /* "Endpoint 12 CPU Pointer Register" */
#define USB_EPIC12_ADDR       0xF00E20D8     /* "Endpoint 12 Interrupt Control Register" */
#define USB_EPBC12_ADDR       0xF00E20DC     /* "Endpoint 12 Buffer Control register" */
#define USB_EPUP13_ADDR       0xF00E20E0     /* "Endpoint 13 USB pointer register" */
#define USB_EPCP13_ADDR       0xF00E20E4     /* "Endpoint 13 CPU Pointer Register" */
#define USB_EPIC13_ADDR       0xF00E20E8     /* "Endpoint 13 Interrupt Control Register" */
#define USB_EPBC13_ADDR       0xF00E20EC     /* "Endpoint 13 Buffer Control register" */
#define USB_EPUP14_ADDR       0xF00E20F0     /* "Endpoint 14 USB pointer register" */
#define USB_EPCP14_ADDR       0xF00E20F4     /* "Endpoint 14 CPU Pointer Register" */
#define USB_EPIC14_ADDR       0xF00E20F8     /* "Endpoint 14 Interrupt Control Register" */
#define USB_EPBC14_ADDR       0xF00E20FC     /* "Endpoint 14 Buffer Control register" */
#define USB_EPUP15_ADDR       0xF00E2100     /* "Endpoint 15 USB pointer register" */
#define USB_EPCP15_ADDR       0xF00E2104     /* "Endpoint 15 CPU Pointer Register" */
#define USB_EPIC15_ADDR       0xF00E2108     /* "Endpoint 15 Interrupt Control Register" */
#define USB_EPBC15_ADDR       0xF00E210C     /* "Endpoint 15 Buffer Control register" */


#endif /* _HAVE_TRICORE_USB_RAM_ADDRESSES_H_ (block "USB RAM") */


