Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jun 18 12:37:05 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (20)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (20)
-------------------------------------
 There are 20 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.029    -1732.167                    784                 7615        0.024        0.000                      0                 7595        1.845        0.000                       0                  2631  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -6.029    -1725.062                    699                 2733        0.123        0.000                      0                 2713        3.500        0.000                       0                  1043  
clk_fpga_0                                             0.124        0.000                      0                 4186        0.024        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.930     -162.031                    342                 1706        0.122        0.000                      0                 1706  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.251        0.000                      0                    7        0.411        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          699  Failing Endpoints,  Worst Slack       -6.029ns,  Total Violation    -1725.062ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.029ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.888ns  (logic 7.727ns (55.636%)  route 6.161ns (44.364%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          1.023    18.228    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.352 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.367    18.720    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-25]
    SLICE_X15Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_1/C
                         clock pessimism              0.363    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X15Y55         FDRE (Setup_fdre_C_D)       -0.040    12.691    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -6.029    

Slack (VIOLATED) :        -6.026ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.886ns  (logic 7.727ns (55.647%)  route 6.159ns (44.353%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          1.020    18.226    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.350 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16/O
                         net (fo=4, routed)           0.367    18.717    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-36]
    SLICE_X15Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_1/C
                         clock pessimism              0.363    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.040    12.691    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -18.717    
  -------------------------------------------------------------------
                         slack                                 -6.026    

Slack (VIOLATED) :        -6.011ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.873ns  (logic 7.727ns (55.697%)  route 6.146ns (44.303%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          1.020    18.226    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.350 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16/O
                         net (fo=4, routed)           0.355    18.704    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-36]
    SLICE_X13Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp/C
                         clock pessimism              0.363    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)       -0.043    12.694    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                 -6.011    

Slack (VIOLATED) :        -6.010ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 7.727ns (55.686%)  route 6.149ns (44.314%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          1.023    18.228    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.352 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.355    18.707    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-25]
    SLICE_X13Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2/C
                         clock pessimism              0.363    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)       -0.040    12.697    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -18.707    
  -------------------------------------------------------------------
                         slack                                 -6.010    

Slack (VIOLATED) :        -6.010ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.876ns  (logic 7.727ns (55.686%)  route 6.149ns (44.314%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          1.023    18.228    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.352 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.355    18.707    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-25]
    SLICE_X13Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp/C
                         clock pessimism              0.363    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)       -0.040    12.697    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_5_psdsp
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -18.707    
  -------------------------------------------------------------------
                         slack                                 -6.010    

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.873ns  (logic 7.727ns (55.697%)  route 6.146ns (44.303%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          1.020    18.226    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.350 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16/O
                         net (fo=4, routed)           0.355    18.704    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-36]
    SLICE_X13Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_2/C
                         clock pessimism              0.363    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)       -0.040    12.697    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                 -6.008    

Slack (VIOLATED) :        -5.986ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.912ns  (logic 7.727ns (55.541%)  route 6.185ns (44.459%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          0.766    17.972    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124    18.096 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16/O
                         net (fo=4, routed)           0.647    18.743    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-19]
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp/C
                         clock pessimism              0.398    12.806    
                         clock uncertainty           -0.035    12.771    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)       -0.013    12.758    system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -5.986    

Slack (VIOLATED) :        -5.930ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.840ns  (logic 7.727ns (55.831%)  route 6.113ns (44.169%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          0.835    18.040    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124    18.164 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12/O
                         net (fo=4, routed)           0.507    18.671    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-32]
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_3/C
                         clock pessimism              0.398    12.806    
                         clock uncertainty           -0.035    12.771    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)       -0.030    12.741    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -18.671    
  -------------------------------------------------------------------
                         slack                                 -5.930    

Slack (VIOLATED) :        -5.916ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.840ns  (logic 7.727ns (55.831%)  route 6.113ns (44.169%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          0.835    18.040    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124    18.164 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12/O
                         net (fo=4, routed)           0.507    18.671    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-32]
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp/C
                         clock pessimism              0.398    12.806    
                         clock uncertainty           -0.035    12.771    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)       -0.016    12.755    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -18.671    
  -------------------------------------------------------------------
                         slack                                 -5.916    

Slack (VIOLATED) :        -5.914ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.840ns  (logic 7.727ns (55.830%)  route 6.113ns (44.170%))
  Logic Levels:           28  (CARRY4=21 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.583     5.871    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1_n_105
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.995    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_i_3_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.545 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.659 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.659    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__0_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.773    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.886 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__2_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__3/O[1]
                         net (fo=1, routed)           1.095     8.315    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-32]
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.303     8.618 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3/O
                         net (fo=1, routed)           0.000     8.618    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.151 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.151    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.385    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.502    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.619    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.736    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.853    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.798    10.870    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.165 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    11.165    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.698 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.698    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.815 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.815    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.138 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.596    12.735    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.306    13.041 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    13.041    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.591 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.591    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.925 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.695    14.620    system_i/biquadFilter/biquadFilter_0/inst/resize[72]
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.303    14.923 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.923    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.456 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.573 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.896 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=5, routed)           1.004    16.900    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.306    17.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=17, routed)          0.835    18.040    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124    18.164 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12/O
                         net (fo=4, routed)           0.507    18.671    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-32]
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_1/C
                         clock pessimism              0.398    12.806    
                         clock uncertainty           -0.035    12.771    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)       -0.013    12.758    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_12_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -18.671    
  -------------------------------------------------------------------
                         slack                                 -5.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.161%)  route 0.290ns (63.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X16Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/Q
                         net (fo=1, routed)           0.290     2.071    system_i/PID/PID_0/inst/input_i[5]
    SLICE_X17Y36         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.826     1.972    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y36         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-4]/C
                         clock pessimism             -0.090     1.882    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.066     1.948    system_i/PID/PID_0/inst/input_sf_reg[-4]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.556     1.611    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y69          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp/Q
                         net (fo=1, routed)           0.190     1.942    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp_n
    DSP48_X0Y26          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.916     2.061    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y26          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__1/CLK
                         clock pessimism             -0.344     1.718    
    DSP48_X0Y26          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.082     1.800    system_i/biquadFilter/biquadFilter_0/inst/arg__1
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.558     1.613    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y30          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-8]/Q
                         net (fo=2, routed)           0.198     1.952    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_8]
    DSP48_X0Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.917     2.062    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.343     1.720    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.802    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.502%)  route 0.199ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.558     1.613    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y30          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/Q
                         net (fo=2, routed)           0.199     1.953    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_7]
    DSP48_X0Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.917     2.062    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.343     1.720    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     1.802    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.502%)  route 0.199ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.559     1.614    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y31          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-3]/Q
                         net (fo=2, routed)           0.199     1.954    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_3]
    DSP48_X0Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.917     2.062    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.343     1.720    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082     1.802    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__7/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.558     1.613    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y30          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-8]/Q
                         net (fo=2, routed)           0.198     1.952    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_8]
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.915     2.060    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.718    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.800    system_i/biquadFilter/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__7/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.502%)  route 0.199ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.558     1.613    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y30          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-7]/Q
                         net (fo=2, routed)           0.199     1.953    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_7]
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.915     2.060    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.718    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     1.800    system_i/biquadFilter/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__7/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.502%)  route 0.199ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.559     1.614    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y31          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-3]/Q
                         net (fo=2, routed)           0.199     1.954    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_3]
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.915     2.060    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.718    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082     1.800    system_i/biquadFilter/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.456%)  route 0.127ns (40.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.559     1.614    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y35         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.755 r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.127     1.882    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X16Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.927 r  system_i/biquadFilter/biquadFilter_0/inst/__0/i_/O
                         net (fo=1, routed)           0.000     1.927    system_i/biquadFilter/biquadFilter_0/inst/__0/i__n_0
    SLICE_X16Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.826     1.972    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X16Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
                         clock pessimism             -0.324     1.648    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.120     1.768    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_NS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.631%)  route 0.351ns (71.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y51         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.351     2.110    system_i/PID/PID_0/inst/input_i[4]
    SLICE_X17Y34         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.825     1.971    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y34         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-5]/C
                         clock pessimism             -0.090     1.881    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.070     1.951    system_i/PID/PID_0/inst/input_sf_reg[-5]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y13    system_i/PID/PID_0/inst/derivative_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y15    system_i/PID/PID_0/inst/proportional_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y13    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y15    system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y17    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y12    system_i/biquadFilter/biquadFilter_0/inst/arg__7/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y7     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y23    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y11    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y15   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y21   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y21   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y21   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y15   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y15   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y70    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_17_psdsp_1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y71    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_17_psdsp_2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y70    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_17_psdsp_3/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y69    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y72    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_17_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y33    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y72    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_3/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y72    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y73    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3_psdsp_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y73    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3_psdsp_3/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y61    system_i/biquadFilter/biquadFilter_0/inst/arg_i_1_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y61    system_i/biquadFilter/biquadFilter_0/inst/arg_i_1_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y73    system_i/biquadFilter/biquadFilter_0/inst/arg_i_2_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y73    system_i/biquadFilter/biquadFilter_0/inst/arg_i_2_psdsp_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[21].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.450ns (19.310%)  route 6.059ns (80.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 10.768 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=32, routed)          6.059    10.582    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[21]
    SLICE_X39Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[21].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.576    10.768    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X39Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[21].FDRE_inst/C
                         clock pessimism              0.130    10.898    
                         clock uncertainty           -0.125    10.773    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.067    10.706    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.450ns (19.390%)  route 6.028ns (80.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 10.768 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          6.028    10.551    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X36Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.576    10.768    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst/C
                         clock pessimism              0.130    10.898    
                         clock uncertainty           -0.125    10.773    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.081    10.692    system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.692    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.450ns (19.432%)  route 6.012ns (80.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 10.768 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          6.012    10.535    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X36Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.576    10.768    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst/C
                         clock pessimism              0.130    10.898    
                         clock uncertainty           -0.125    10.773    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)       -0.093    10.680    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.680    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 1.450ns (19.305%)  route 6.061ns (80.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 10.768 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=32, routed)          6.061    10.584    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[21]
    SLICE_X38Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.576    10.768    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X38Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst/C
                         clock pessimism              0.130    10.898    
                         clock uncertainty           -0.125    10.773    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)       -0.030    10.743    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 1.450ns (19.373%)  route 6.035ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          6.035    10.557    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X38Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.575    10.767    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X38Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[22].FDRE_inst/C
                         clock pessimism              0.130    10.897    
                         clock uncertainty           -0.125    10.772    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.045    10.727    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 1.450ns (19.486%)  route 5.991ns (80.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          5.991    10.514    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X36Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.575    10.767    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst/C
                         clock pessimism              0.130    10.897    
                         clock uncertainty           -0.125    10.772    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.058    10.714    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.450ns (19.575%)  route 5.958ns (80.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 10.768 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          5.958    10.480    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X37Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.576    10.768    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X37Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.898    
                         clock uncertainty           -0.125    10.773    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)       -0.061    10.712    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.450ns (19.713%)  route 5.906ns (80.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=32, routed)          5.906    10.428    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[16]
    SLICE_X37Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.575    10.767    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X37Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst/C
                         clock pessimism              0.130    10.897    
                         clock uncertainty           -0.125    10.772    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.081    10.691    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[21].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.450ns (19.830%)  route 5.862ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 10.768 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=32, routed)          5.862    10.385    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[21]
    SLICE_X36Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[21].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.576    10.768    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y48         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[21].FDRE_inst/C
                         clock pessimism              0.130    10.898    
                         clock uncertainty           -0.125    10.773    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)       -0.062    10.711    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.450ns (19.886%)  route 5.841ns (80.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.841    10.364    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X36Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.575    10.767    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[17].FDRE_inst/C
                         clock pessimism              0.130    10.897    
                         clock uncertainty           -0.125    10.772    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.081    10.691    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     1.263    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.308 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.308    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.233ns (56.783%)  route 0.177ns (43.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.177     1.228    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.105     1.333 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.333    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.212ns (48.701%)  route 0.223ns (51.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X0Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.223     1.312    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X3Y50          LUT4 (Prop_lut4_I1_O)        0.048     1.360 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.360    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1_n_0
    SLICE_X3Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X3Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDSE (Hold_fdse_C_D)         0.107     1.301    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.285%)  route 0.254ns (57.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.254     1.317    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.362    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.345%)  route 0.223ns (51.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X0Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.223     1.312    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.357 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.357    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1_n_0
    SLICE_X3Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X3Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDSE (Hold_fdse_C_D)         0.091     1.285    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.201    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.173    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.090    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.120     1.172    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.087    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.300%)  route 0.276ns (59.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.276     1.339    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.384 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.384    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.184    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y35   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y39   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y41   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y41   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y41   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y41   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X9Y36    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y33   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y37   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          342  Failing Endpoints,  Worst Slack       -0.930ns,  Total Violation     -162.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[0])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_153
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[10])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_143
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[11])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_142
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[12])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_141
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[13])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_140
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[14])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_139
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[15])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_138
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[16])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_137
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[17])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_136
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.252ns (70.183%)  route 2.656ns (29.817%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.675     2.983    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     3.501 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.535     4.036    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.493     4.654    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.234 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.001     5.235    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.349    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.463    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.577    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.691    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.919    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.624     7.856    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[18])
                                                      4.033    11.889 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.891    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_135
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.289ns (32.425%)  route 0.602ns (67.575%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           0.268     1.299    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[4]
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.098     1.397 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_2/O
                         net (fo=1, routed)           0.000     1.397    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[4]
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.460 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[3]
                         net (fo=2, routed)           0.334     1.794    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[4]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.520     1.671    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.252ns (27.941%)  route 0.650ns (72.059%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.303     1.347    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[15]
    SLICE_X33Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.392    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[15]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.458 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/O[2]
                         net (fo=2, routed)           0.347     1.805    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[15]
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                     -0.518     1.671    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.272ns (30.110%)  route 0.631ns (69.890%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.297     1.364    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[8]
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.409 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.409    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[8]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.472 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.334     1.806    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[8]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.520     1.671    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.256ns (28.043%)  route 0.657ns (71.957%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.310     1.354    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[13]
    SLICE_X33Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.399 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.399    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[13]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.469 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/O[0]
                         net (fo=2, routed)           0.347     1.816    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[13]
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.517     1.672    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.256ns (27.819%)  route 0.664ns (72.181%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.381     1.416    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[13]
    SLICE_X30Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.461 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.461    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[13]
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.531 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/O[0]
                         net (fo=2, routed)           0.283     1.814    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[13]
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.912     2.057    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.515     1.667    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.279ns (30.273%)  route 0.643ns (69.727%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.292     1.359    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[1]
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.404 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.404    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[1]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.474 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.351     1.825    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[1]
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.672    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.275ns (29.854%)  route 0.646ns (70.146%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.309     1.376    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[11]
    SLICE_X33Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.421 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.421    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[11]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.487 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/O[2]
                         net (fo=2, routed)           0.338     1.825    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[11]
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                     -0.518     1.671    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.285ns (30.837%)  route 0.639ns (69.163%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X35Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[3].FDRE_inst/Q
                         net (fo=2, routed)           0.281     1.326    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[3]
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.371 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     1.371    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.470 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/O[3]
                         net (fo=2, routed)           0.358     1.828    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[4]
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.520     1.669    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.250ns (26.962%)  route 0.677ns (73.038%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.366     1.400    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[8]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.445    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[8]
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.509 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.311     1.821    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[8]
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.912     2.057    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.521     1.661    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.256ns (27.455%)  route 0.676ns (72.545%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.387     1.430    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[1]
    SLICE_X31Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.475    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[1]
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.545 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.290     1.835    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[1]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.674    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.940ns (16.668%)  route 4.699ns (83.332%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           2.242     5.682    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.153     5.835 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.726     7.561    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X25Y35         LUT1 (Prop_lut1_I0_O)        0.331     7.892 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.732     8.623    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X26Y33         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.492    12.404    system_i/PID/PID_0/inst/clk_i
    SLICE_X26Y33         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X26Y33         FDCE (Recov_fdce_C_CLR)     -0.405    11.874    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.940ns (17.072%)  route 4.566ns (82.928%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           2.242     5.682    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.153     5.835 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.726     7.561    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X25Y35         LUT1 (Prop_lut1_I0_O)        0.331     7.892 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.598     8.490    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X25Y34         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.489    12.401    system_i/PID/PID_0/inst/clk_i
    SLICE_X25Y34         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405    11.871    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.940ns (17.226%)  route 4.517ns (82.774%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           2.242     5.682    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.153     5.835 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.726     7.561    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X25Y35         LUT1 (Prop_lut1_I0_O)        0.331     7.892 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.549     8.441    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X25Y35         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.490    12.402    system_i/PID/PID_0/inst/clk_i
    SLICE_X25Y35         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X25Y35         FDCE (Recov_fdce_C_CLR)     -0.405    11.872    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.732ns (15.224%)  route 4.076ns (84.776%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.651     4.091    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.241     5.456    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.152     5.608 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.184     7.792    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y59         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y59         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X13Y59         FDCE (Recov_fdce_C_CLR)     -0.607    11.675    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.732ns (16.508%)  route 3.702ns (83.492%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.651     4.091    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.241     5.456    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.152     5.608 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.810     7.418    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X10Y52         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.498    12.410    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y52         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y52         FDCE (Recov_fdce_C_CLR)     -0.521    11.764    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.732ns (20.639%)  route 2.815ns (79.361%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.651     4.091    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.241     5.456    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.152     5.608 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.922     6.531    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y35         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y35         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.607    11.676    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.732ns (20.639%)  route 2.815ns (79.361%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.651     4.091    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.215 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.241     5.456    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.152     5.608 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.922     6.531    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y35         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y35         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X15Y35         FDPE (Recov_fdpe_C_PRE)     -0.561    11.722    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  5.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.230ns (15.844%)  route 1.222ns (84.156%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.224     1.268    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.514     1.827    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.044     1.871 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.483     2.354    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y35         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.826     1.972    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y35         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X15Y35         FDCE (Remov_fdce_C_CLR)     -0.154     1.943    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.230ns (15.844%)  route 1.222ns (84.156%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.224     1.268    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.514     1.827    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.044     1.871 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.483     2.354    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y35         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.826     1.972    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y35         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X15Y35         FDPE (Remov_fdpe_C_PRE)     -0.157     1.940    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.230ns (12.642%)  route 1.589ns (87.358%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.224     1.268    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.514     1.827    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.044     1.871 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.851     2.722    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X10Y52         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.834     1.980    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y52         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.129     1.976    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.230ns (11.621%)  route 1.749ns (88.379%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.224     1.268    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.514     1.827    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.044     1.871 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.011     2.882    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y59         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y59         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X13Y59         FDCE (Remov_fdce_C_CLR)     -0.154     1.949    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.303ns (12.658%)  route 2.091ns (87.342%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.083     2.127    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.049     2.176 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           0.814     2.989    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X25Y35         LUT1 (Prop_lut1_I0_O)        0.113     3.102 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.194     3.296    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X25Y35         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.823     1.969    system_i/PID/PID_0/inst/clk_i
    SLICE_X25Y35         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X25Y35         FDCE (Remov_fdce_C_CLR)     -0.092     2.002    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.303ns (12.619%)  route 2.098ns (87.381%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.083     2.127    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.049     2.176 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           0.814     2.989    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X25Y35         LUT1 (Prop_lut1_I0_O)        0.113     3.102 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.201     3.304    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X25Y34         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.822     1.968    system_i/PID/PID_0/inst/clk_i
    SLICE_X25Y34         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X25Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.001    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.303ns (11.955%)  route 2.231ns (88.045%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.083     2.127    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.049     2.176 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           0.814     2.989    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X25Y35         LUT1 (Prop_lut1_I0_O)        0.113     3.102 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.335     3.437    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X26Y33         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1060, routed)        0.824     1.970    system_i/PID/PID_0/inst/clk_i
    SLICE_X26Y33         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X26Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.003    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  1.434    





