// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "pointwise_conv2d_fix_4.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic pointwise_conv2d_fix_4::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic pointwise_conv2d_fix_4::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state1 = "1";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state2 = "10";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state3 = "100";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_pp1_stage0 = "1000";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state16 = "10000";
const bool pointwise_conv2d_fix_4::ap_const_boolean_1 = true;
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_3 = "11";
const bool pointwise_conv2d_fix_4::ap_const_boolean_0 = false;
const sc_lv<1> pointwise_conv2d_fix_4::ap_const_lv1_0 = "0";
const sc_lv<1> pointwise_conv2d_fix_4::ap_const_lv1_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_2 = "10";
const sc_lv<5> pointwise_conv2d_fix_4::ap_const_lv5_0 = "00000";
const sc_lv<14> pointwise_conv2d_fix_4::ap_const_lv14_0 = "00000000000000";
const sc_lv<10> pointwise_conv2d_fix_4::ap_const_lv10_0 = "0000000000";
const sc_lv<23> pointwise_conv2d_fix_4::ap_const_lv23_7FD60D = "11111111101011000001101";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_0 = "0000";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_1 = "1";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_2 = "10";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_3 = "11";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_4 = "100";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_5 = "101";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_6 = "110";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_7 = "111";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_8 = "1000";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_9 = "1001";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_A = "1010";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_B = "1011";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_C = "1100";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_D = "1101";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_E = "1110";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_F = "1111";
const sc_lv<5> pointwise_conv2d_fix_4::ap_const_lv5_10 = "10000";
const sc_lv<5> pointwise_conv2d_fix_4::ap_const_lv5_1 = "1";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_E69A = "1110011010011010";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_C003 = "1100000000000011";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_1C17 = "1110000010111";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_F91C = "1111100100011100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_D6A = "110101101010";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_F46C = "1111010001101100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_FFDC = "1111111111011100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_FE22 = "1111111000100010";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_2EC = "1011101100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_1B7E = "1101101111110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_1ECE = "1111011001110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_ED6 = "111011010110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_D2BE = "1101001010111110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_15C7 = "1010111000111";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_E34D = "1110001101001101";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_DA7B = "1101101001111011";
const sc_lv<14> pointwise_conv2d_fix_4::ap_const_lv14_3100 = "11000100000000";
const sc_lv<14> pointwise_conv2d_fix_4::ap_const_lv14_1 = "1";
const sc_lv<10> pointwise_conv2d_fix_4::ap_const_lv10_1C0 = "111000000";
const sc_lv<10> pointwise_conv2d_fix_4::ap_const_lv10_1 = "1";
const sc_lv<2> pointwise_conv2d_fix_4::ap_const_lv2_0 = "00";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_E = "1110";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_1F = "11111";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_16 = "10110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_FFFF = "1111111111111111";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_0 = "0000000000000000";
const sc_lv<15> pointwise_conv2d_fix_4::ap_const_lv15_310 = "1100010000";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_4 = "100";

pointwise_conv2d_fix_4::pointwise_conv2d_fix_4(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_164_16_1_1_x0_U120 = new network_mux_164_16_1_1_x0<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>("network_mux_164_16_1_1_x0_U120");
    network_mux_164_16_1_1_x0_U120->din0(ap_var_for_const0);
    network_mux_164_16_1_1_x0_U120->din1(ap_var_for_const1);
    network_mux_164_16_1_1_x0_U120->din2(ap_var_for_const2);
    network_mux_164_16_1_1_x0_U120->din3(ap_var_for_const3);
    network_mux_164_16_1_1_x0_U120->din4(ap_var_for_const4);
    network_mux_164_16_1_1_x0_U120->din5(ap_var_for_const5);
    network_mux_164_16_1_1_x0_U120->din6(ap_var_for_const6);
    network_mux_164_16_1_1_x0_U120->din7(ap_var_for_const7);
    network_mux_164_16_1_1_x0_U120->din8(ap_var_for_const8);
    network_mux_164_16_1_1_x0_U120->din9(ap_var_for_const9);
    network_mux_164_16_1_1_x0_U120->din10(ap_var_for_const10);
    network_mux_164_16_1_1_x0_U120->din11(ap_var_for_const11);
    network_mux_164_16_1_1_x0_U120->din12(ap_var_for_const12);
    network_mux_164_16_1_1_x0_U120->din13(ap_var_for_const13);
    network_mux_164_16_1_1_x0_U120->din14(ap_var_for_const14);
    network_mux_164_16_1_1_x0_U120->din15(ap_var_for_const15);
    network_mux_164_16_1_1_x0_U120->din16(tmp_s_fu_326_p17);
    network_mux_164_16_1_1_x0_U120->dout(tmp_s_fu_326_p18);
    network_mux_164_32_1_1_U121 = new network_mux_164_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>("network_mux_164_32_1_1_U121");
    network_mux_164_32_1_1_U121->din0(kernel_buffer_15_fu_142);
    network_mux_164_32_1_1_U121->din1(kernel_buffer_15_1_fu_146);
    network_mux_164_32_1_1_U121->din2(kernel_buffer_15_2_fu_150);
    network_mux_164_32_1_1_U121->din3(kernel_buffer_15_3_fu_154);
    network_mux_164_32_1_1_U121->din4(kernel_buffer_15_4_fu_158);
    network_mux_164_32_1_1_U121->din5(kernel_buffer_15_5_fu_162);
    network_mux_164_32_1_1_U121->din6(kernel_buffer_15_6_fu_166);
    network_mux_164_32_1_1_U121->din7(kernel_buffer_15_7_fu_170);
    network_mux_164_32_1_1_U121->din8(kernel_buffer_15_8_fu_174);
    network_mux_164_32_1_1_U121->din9(kernel_buffer_15_9_fu_178);
    network_mux_164_32_1_1_U121->din10(kernel_buffer_15_10_fu_182);
    network_mux_164_32_1_1_U121->din11(kernel_buffer_15_11_fu_186);
    network_mux_164_32_1_1_U121->din12(kernel_buffer_15_12_fu_190);
    network_mux_164_32_1_1_U121->din13(kernel_buffer_15_13_fu_194);
    network_mux_164_32_1_1_U121->din14(kernel_buffer_15_14_fu_198);
    network_mux_164_32_1_1_U121->din15(kernel_buffer_15_15_fu_202);
    network_mux_164_32_1_1_U121->din16(trunc_ln39_reg_1024_pp1_iter3_reg);
    network_mux_164_32_1_1_U121->dout(tmp_2_fu_727_p18);
    network_mul_16s_32s_32_5_1_U122 = new network_mul_16s_32s_32_5_1<1,5,16,32,32>("network_mul_16s_32s_32_5_1_U122");
    network_mul_16s_32s_32_5_1_U122->clk(ap_clk);
    network_mul_16s_32s_32_5_1_U122->reset(ap_rst);
    network_mul_16s_32s_32_5_1_U122->din0(input_load_reg_1053);
    network_mul_16s_32s_32_5_1_U122->din1(tmp_2_reg_1058);
    network_mul_16s_32s_32_5_1_U122->ce(ap_var_for_const16);
    network_mul_16s_32s_32_5_1_U122->dout(grp_fu_767_p2);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U123 = new network_mac_muladd_11ns_5ns_11s_15_1_1<1,1,11,5,11,15>("network_mac_muladd_11ns_5ns_11s_15_1_1_U123");
    network_mac_muladd_11ns_5ns_11s_15_1_1_U123->din0(grp_fu_837_p0);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U123->din1(grp_fu_837_p1);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U123->din2(select_ln36_3_fu_641_p3);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U123->dout(grp_fu_837_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln31_fu_454_p2);
    sensitive << ( indvar_flatten18_reg_243 );

    SC_METHOD(thread_add_ln33_fu_466_p2);
    sensitive << ( indvar_flatten_reg_254 );

    SC_METHOD(thread_add_ln39_2_fu_636_p2);
    sensitive << ( select_ln32_1_reg_986 );
    sensitive << ( zext_ln36_1_fu_630_p1 );

    SC_METHOD(thread_add_ln39_fu_514_p2);
    sensitive << ( sub_ln39_fu_504_p2 );
    sensitive << ( zext_ln36_fu_510_p1 );

    SC_METHOD(thread_add_ln47_fu_666_p2);
    sensitive << ( select_ln32_1_reg_986 );
    sensitive << ( zext_ln36_2_fu_633_p1 );

    SC_METHOD(thread_and_ln32_fu_581_p2);
    sensitive << ( icmp_ln36_fu_575_p2 );
    sensitive << ( xor_ln32_fu_570_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter6);

    SC_METHOD(thread_ap_block_state11_pp1_stage0_iter7);

    SC_METHOD(thread_ap_block_state12_pp1_stage0_iter8);

    SC_METHOD(thread_ap_block_state13_pp1_stage0_iter9);

    SC_METHOD(thread_ap_block_state14_pp1_stage0_iter10);

    SC_METHOD(thread_ap_block_state15_pp1_stage0_iter11);

    SC_METHOD(thread_ap_block_state4_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter5);

    SC_METHOD(thread_ap_condition_pp1_exit_iter1_state5);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_enable_reg_pp1_iter6 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp1_iter11 );

    SC_METHOD(thread_ap_phi_mux_buffer_0_phi_fu_291_p4);
    sensitive << ( buffer_0_reg_287 );
    sensitive << ( icmp_ln31_reg_952_pp1_iter10_reg );
    sensitive << ( buffer_reg_1073 );
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_in_d_0_phi_fu_303_p4);
    sensitive << ( in_d_0_reg_299 );
    sensitive << ( icmp_ln31_reg_952_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( in_d_fu_655_p2 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_280_p4);
    sensitive << ( out_w_0_reg_276 );
    sensitive << ( icmp_ln31_reg_952_pp1_iter1_reg );
    sensitive << ( select_ln36_2_reg_1018 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_buffer_fu_792_p2);
    sensitive << ( select_ln36_fu_772_p3 );
    sensitive << ( sext_ln39_2_fu_788_p1 );

    SC_METHOD(thread_grp_fu_837_p0);
    sensitive << ( icmp_ln31_reg_952_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_grp_fu_837_p1);
    sensitive << ( icmp_ln31_reg_952_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( grp_fu_837_p10 );

    SC_METHOD(thread_grp_fu_837_p10);
    sensitive << ( select_ln36_1_reg_1012 );

    SC_METHOD(thread_i_fu_316_p2);
    sensitive << ( i_0_reg_232 );

    SC_METHOD(thread_icmp_ln26_fu_310_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_0_reg_232 );

    SC_METHOD(thread_icmp_ln31_fu_448_p2);
    sensitive << ( indvar_flatten18_reg_243 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln33_fu_460_p2);
    sensitive << ( indvar_flatten_reg_254 );
    sensitive << ( icmp_ln31_fu_448_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln36_1_fu_660_p2);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln31_reg_952_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( in_d_fu_655_p2 );

    SC_METHOD(thread_icmp_ln36_fu_575_p2);
    sensitive << ( icmp_ln31_reg_952 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_303_p4 );

    SC_METHOD(thread_in_d_fu_655_p2);
    sensitive << ( select_ln36_1_reg_1012 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln39_5_fu_674_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter3 );

    SC_METHOD(thread_kernel_buffer_0_fu_364_p1);
    sensitive << ( tmp_s_fu_326_p18 );

    SC_METHOD(thread_or_ln36_fu_600_p2);
    sensitive << ( icmp_ln33_reg_961 );
    sensitive << ( and_ln32_fu_581_p2 );

    SC_METHOD(thread_out_h_fu_520_p2);
    sensitive << ( out_h_0_reg_265 );

    SC_METHOD(thread_out_w_fu_594_p2);
    sensitive << ( select_ln32_fu_526_p3 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln47_fu_832_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter11 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( select_ln46_fu_814_p3 );
    sensitive << ( trunc_ln46_fu_805_p1 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln36_1_reg_1039_pp1_iter10_reg );
    sensitive << ( ap_enable_reg_pp1_iter11 );

    SC_METHOD(thread_select_ln31_fu_587_p3);
    sensitive << ( out_h_0_reg_265 );
    sensitive << ( icmp_ln33_reg_961 );
    sensitive << ( out_h_fu_520_p2 );

    SC_METHOD(thread_select_ln32_1_fu_563_p3);
    sensitive << ( icmp_ln33_reg_961 );
    sensitive << ( sub_ln39_1_fu_557_p2 );
    sensitive << ( sub_ln39_fu_504_p2 );

    SC_METHOD(thread_select_ln32_2_fu_625_p3);
    sensitive << ( icmp_ln33_reg_961_pp1_iter1_reg );
    sensitive << ( add_ln39_reg_976 );
    sensitive << ( sub_ln39_1_reg_981 );

    SC_METHOD(thread_select_ln32_fu_526_p3);
    sensitive << ( icmp_ln33_reg_961 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_280_p4 );

    SC_METHOD(thread_select_ln33_fu_472_p3);
    sensitive << ( icmp_ln33_fu_460_p2 );
    sensitive << ( add_ln33_fu_466_p2 );

    SC_METHOD(thread_select_ln36_1_fu_605_p3);
    sensitive << ( or_ln36_fu_600_p2 );
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_303_p4 );

    SC_METHOD(thread_select_ln36_2_fu_613_p3);
    sensitive << ( and_ln32_fu_581_p2 );
    sensitive << ( out_w_fu_594_p2 );
    sensitive << ( select_ln32_fu_526_p3 );

    SC_METHOD(thread_select_ln36_3_fu_641_p3);
    sensitive << ( and_ln32_reg_992 );
    sensitive << ( add_ln39_2_fu_636_p2 );
    sensitive << ( select_ln32_2_fu_625_p3 );

    SC_METHOD(thread_select_ln36_fu_772_p3);
    sensitive << ( or_ln36_reg_1007_pp1_iter9_reg );
    sensitive << ( ap_phi_mux_buffer_0_phi_fu_291_p4 );

    SC_METHOD(thread_select_ln46_fu_814_p3);
    sensitive << ( xor_ln46_fu_808_p2 );

    SC_METHOD(thread_sext_ln39_2_fu_788_p1);
    sensitive << ( trunc_ln39_2_fu_779_p4 );

    SC_METHOD(thread_sext_ln39_fu_671_p1);
    sensitive << ( add_ln39_1_reg_1029 );

    SC_METHOD(thread_sext_ln47_fu_829_p1);
    sensitive << ( add_ln47_reg_1043_pp1_iter10_reg );

    SC_METHOD(thread_shl_ln39_4_fu_492_p3);
    sensitive << ( out_h_0_reg_265 );

    SC_METHOD(thread_shl_ln39_4_mid1_fu_545_p3);
    sensitive << ( out_h_fu_520_p2 );

    SC_METHOD(thread_shl_ln39_mid1_fu_533_p3);
    sensitive << ( out_h_fu_520_p2 );

    SC_METHOD(thread_shl_ln_fu_480_p3);
    sensitive << ( out_h_0_reg_265 );

    SC_METHOD(thread_sub_ln39_1_fu_557_p2);
    sensitive << ( zext_ln39_2_fu_541_p1 );
    sensitive << ( zext_ln39_3_fu_553_p1 );

    SC_METHOD(thread_sub_ln39_fu_504_p2);
    sensitive << ( zext_ln39_fu_488_p1 );
    sensitive << ( zext_ln39_1_fu_500_p1 );

    SC_METHOD(thread_tmp_3_fu_798_p3);
    sensitive << ( buffer_reg_1073 );

    SC_METHOD(thread_tmp_s_fu_326_p17);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_0_reg_232 );

    SC_METHOD(thread_trunc_ln28_fu_322_p1);
    sensitive << ( i_0_reg_232 );

    SC_METHOD(thread_trunc_ln39_2_fu_779_p4);
    sensitive << ( mul_ln39_reg_1068 );

    SC_METHOD(thread_trunc_ln39_fu_621_p1);
    sensitive << ( select_ln36_1_fu_605_p3 );

    SC_METHOD(thread_trunc_ln46_fu_805_p1);
    sensitive << ( buffer_reg_1073 );

    SC_METHOD(thread_xor_ln32_fu_570_p2);
    sensitive << ( icmp_ln33_reg_961 );

    SC_METHOD(thread_xor_ln46_fu_808_p2);
    sensitive << ( tmp_3_fu_798_p3 );

    SC_METHOD(thread_zext_ln36_1_fu_630_p1);
    sensitive << ( out_w_reg_1002 );

    SC_METHOD(thread_zext_ln36_2_fu_633_p1);
    sensitive << ( select_ln36_2_reg_1018 );

    SC_METHOD(thread_zext_ln36_fu_510_p1);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_280_p4 );

    SC_METHOD(thread_zext_ln39_1_fu_500_p1);
    sensitive << ( shl_ln39_4_fu_492_p3 );

    SC_METHOD(thread_zext_ln39_2_fu_541_p1);
    sensitive << ( shl_ln39_mid1_fu_533_p3 );

    SC_METHOD(thread_zext_ln39_3_fu_553_p1);
    sensitive << ( shl_ln39_4_mid1_fu_545_p3 );

    SC_METHOD(thread_zext_ln39_5_fu_674_p1);
    sensitive << ( sext_ln39_fu_671_p1 );

    SC_METHOD(thread_zext_ln39_fu_488_p1);
    sensitive << ( shl_ln_fu_480_p3 );

    SC_METHOD(thread_zext_ln47_fu_832_p1);
    sensitive << ( sext_ln47_fu_829_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( icmp_ln26_fu_310_p2 );

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    ap_CS_fsm = "00001";
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter11 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "pointwise_conv2d_fix_4_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten18_reg_243, "indvar_flatten18_reg_243");
    sc_trace(mVcdFile, indvar_flatten_reg_254, "indvar_flatten_reg_254");
    sc_trace(mVcdFile, out_h_0_reg_265, "out_h_0_reg_265");
    sc_trace(mVcdFile, out_w_0_reg_276, "out_w_0_reg_276");
    sc_trace(mVcdFile, buffer_0_reg_287, "buffer_0_reg_287");
    sc_trace(mVcdFile, in_d_0_reg_299, "in_d_0_reg_299");
    sc_trace(mVcdFile, i_fu_316_p2, "i_fu_316_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln31_fu_448_p2, "icmp_ln31_fu_448_p2");
    sc_trace(mVcdFile, icmp_ln31_reg_952, "icmp_ln31_reg_952");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state4_pp1_stage0_iter0, "ap_block_state4_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp1_stage0_iter1, "ap_block_state5_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter2, "ap_block_state6_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter3, "ap_block_state7_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter4, "ap_block_state8_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter5, "ap_block_state9_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter6, "ap_block_state10_pp1_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state11_pp1_stage0_iter7, "ap_block_state11_pp1_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state12_pp1_stage0_iter8, "ap_block_state12_pp1_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state13_pp1_stage0_iter9, "ap_block_state13_pp1_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state14_pp1_stage0_iter10, "ap_block_state14_pp1_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage0_iter11, "ap_block_state15_pp1_stage0_iter11");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter1_reg, "icmp_ln31_reg_952_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter2_reg, "icmp_ln31_reg_952_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter3_reg, "icmp_ln31_reg_952_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter4_reg, "icmp_ln31_reg_952_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter5_reg, "icmp_ln31_reg_952_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter6_reg, "icmp_ln31_reg_952_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter7_reg, "icmp_ln31_reg_952_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter8_reg, "icmp_ln31_reg_952_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter9_reg, "icmp_ln31_reg_952_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_952_pp1_iter10_reg, "icmp_ln31_reg_952_pp1_iter10_reg");
    sc_trace(mVcdFile, add_ln31_fu_454_p2, "add_ln31_fu_454_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, icmp_ln33_fu_460_p2, "icmp_ln33_fu_460_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_961, "icmp_ln33_reg_961");
    sc_trace(mVcdFile, icmp_ln33_reg_961_pp1_iter1_reg, "icmp_ln33_reg_961_pp1_iter1_reg");
    sc_trace(mVcdFile, select_ln33_fu_472_p3, "select_ln33_fu_472_p3");
    sc_trace(mVcdFile, add_ln39_fu_514_p2, "add_ln39_fu_514_p2");
    sc_trace(mVcdFile, add_ln39_reg_976, "add_ln39_reg_976");
    sc_trace(mVcdFile, sub_ln39_1_fu_557_p2, "sub_ln39_1_fu_557_p2");
    sc_trace(mVcdFile, sub_ln39_1_reg_981, "sub_ln39_1_reg_981");
    sc_trace(mVcdFile, select_ln32_1_fu_563_p3, "select_ln32_1_fu_563_p3");
    sc_trace(mVcdFile, select_ln32_1_reg_986, "select_ln32_1_reg_986");
    sc_trace(mVcdFile, and_ln32_fu_581_p2, "and_ln32_fu_581_p2");
    sc_trace(mVcdFile, and_ln32_reg_992, "and_ln32_reg_992");
    sc_trace(mVcdFile, select_ln31_fu_587_p3, "select_ln31_fu_587_p3");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, out_w_fu_594_p2, "out_w_fu_594_p2");
    sc_trace(mVcdFile, out_w_reg_1002, "out_w_reg_1002");
    sc_trace(mVcdFile, or_ln36_fu_600_p2, "or_ln36_fu_600_p2");
    sc_trace(mVcdFile, or_ln36_reg_1007, "or_ln36_reg_1007");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter2_reg, "or_ln36_reg_1007_pp1_iter2_reg");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter3_reg, "or_ln36_reg_1007_pp1_iter3_reg");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter4_reg, "or_ln36_reg_1007_pp1_iter4_reg");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter5_reg, "or_ln36_reg_1007_pp1_iter5_reg");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter6_reg, "or_ln36_reg_1007_pp1_iter6_reg");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter7_reg, "or_ln36_reg_1007_pp1_iter7_reg");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter8_reg, "or_ln36_reg_1007_pp1_iter8_reg");
    sc_trace(mVcdFile, or_ln36_reg_1007_pp1_iter9_reg, "or_ln36_reg_1007_pp1_iter9_reg");
    sc_trace(mVcdFile, select_ln36_1_fu_605_p3, "select_ln36_1_fu_605_p3");
    sc_trace(mVcdFile, select_ln36_1_reg_1012, "select_ln36_1_reg_1012");
    sc_trace(mVcdFile, select_ln36_2_fu_613_p3, "select_ln36_2_fu_613_p3");
    sc_trace(mVcdFile, select_ln36_2_reg_1018, "select_ln36_2_reg_1018");
    sc_trace(mVcdFile, trunc_ln39_fu_621_p1, "trunc_ln39_fu_621_p1");
    sc_trace(mVcdFile, trunc_ln39_reg_1024, "trunc_ln39_reg_1024");
    sc_trace(mVcdFile, trunc_ln39_reg_1024_pp1_iter2_reg, "trunc_ln39_reg_1024_pp1_iter2_reg");
    sc_trace(mVcdFile, trunc_ln39_reg_1024_pp1_iter3_reg, "trunc_ln39_reg_1024_pp1_iter3_reg");
    sc_trace(mVcdFile, grp_fu_837_p3, "grp_fu_837_p3");
    sc_trace(mVcdFile, add_ln39_1_reg_1029, "add_ln39_1_reg_1029");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, in_d_fu_655_p2, "in_d_fu_655_p2");
    sc_trace(mVcdFile, icmp_ln36_1_fu_660_p2, "icmp_ln36_1_fu_660_p2");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039, "icmp_ln36_1_reg_1039");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter3_reg, "icmp_ln36_1_reg_1039_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter4_reg, "icmp_ln36_1_reg_1039_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter5_reg, "icmp_ln36_1_reg_1039_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter6_reg, "icmp_ln36_1_reg_1039_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter7_reg, "icmp_ln36_1_reg_1039_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter8_reg, "icmp_ln36_1_reg_1039_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter9_reg, "icmp_ln36_1_reg_1039_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln36_1_reg_1039_pp1_iter10_reg, "icmp_ln36_1_reg_1039_pp1_iter10_reg");
    sc_trace(mVcdFile, add_ln47_fu_666_p2, "add_ln47_fu_666_p2");
    sc_trace(mVcdFile, add_ln47_reg_1043, "add_ln47_reg_1043");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter3_reg, "add_ln47_reg_1043_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter4_reg, "add_ln47_reg_1043_pp1_iter4_reg");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter5_reg, "add_ln47_reg_1043_pp1_iter5_reg");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter6_reg, "add_ln47_reg_1043_pp1_iter6_reg");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter7_reg, "add_ln47_reg_1043_pp1_iter7_reg");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter8_reg, "add_ln47_reg_1043_pp1_iter8_reg");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter9_reg, "add_ln47_reg_1043_pp1_iter9_reg");
    sc_trace(mVcdFile, add_ln47_reg_1043_pp1_iter10_reg, "add_ln47_reg_1043_pp1_iter10_reg");
    sc_trace(mVcdFile, input_load_reg_1053, "input_load_reg_1053");
    sc_trace(mVcdFile, tmp_2_fu_727_p18, "tmp_2_fu_727_p18");
    sc_trace(mVcdFile, tmp_2_reg_1058, "tmp_2_reg_1058");
    sc_trace(mVcdFile, grp_fu_767_p2, "grp_fu_767_p2");
    sc_trace(mVcdFile, mul_ln39_reg_1068, "mul_ln39_reg_1068");
    sc_trace(mVcdFile, buffer_fu_792_p2, "buffer_fu_792_p2");
    sc_trace(mVcdFile, buffer_reg_1073, "buffer_reg_1073");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter10, "ap_enable_reg_pp1_iter10");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter1_state5, "ap_condition_pp1_exit_iter1_state5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter6, "ap_enable_reg_pp1_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter7, "ap_enable_reg_pp1_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter8, "ap_enable_reg_pp1_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter9, "ap_enable_reg_pp1_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter11, "ap_enable_reg_pp1_iter11");
    sc_trace(mVcdFile, i_0_reg_232, "i_0_reg_232");
    sc_trace(mVcdFile, icmp_ln26_fu_310_p2, "icmp_ln26_fu_310_p2");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_280_p4, "ap_phi_mux_out_w_0_phi_fu_280_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_buffer_0_phi_fu_291_p4, "ap_phi_mux_buffer_0_phi_fu_291_p4");
    sc_trace(mVcdFile, ap_phi_mux_in_d_0_phi_fu_303_p4, "ap_phi_mux_in_d_0_phi_fu_303_p4");
    sc_trace(mVcdFile, zext_ln39_5_fu_674_p1, "zext_ln39_5_fu_674_p1");
    sc_trace(mVcdFile, zext_ln47_fu_832_p1, "zext_ln47_fu_832_p1");
    sc_trace(mVcdFile, kernel_buffer_15_fu_142, "kernel_buffer_15_fu_142");
    sc_trace(mVcdFile, kernel_buffer_0_fu_364_p1, "kernel_buffer_0_fu_364_p1");
    sc_trace(mVcdFile, trunc_ln28_fu_322_p1, "trunc_ln28_fu_322_p1");
    sc_trace(mVcdFile, kernel_buffer_15_1_fu_146, "kernel_buffer_15_1_fu_146");
    sc_trace(mVcdFile, kernel_buffer_15_2_fu_150, "kernel_buffer_15_2_fu_150");
    sc_trace(mVcdFile, kernel_buffer_15_3_fu_154, "kernel_buffer_15_3_fu_154");
    sc_trace(mVcdFile, kernel_buffer_15_4_fu_158, "kernel_buffer_15_4_fu_158");
    sc_trace(mVcdFile, kernel_buffer_15_5_fu_162, "kernel_buffer_15_5_fu_162");
    sc_trace(mVcdFile, kernel_buffer_15_6_fu_166, "kernel_buffer_15_6_fu_166");
    sc_trace(mVcdFile, kernel_buffer_15_7_fu_170, "kernel_buffer_15_7_fu_170");
    sc_trace(mVcdFile, kernel_buffer_15_8_fu_174, "kernel_buffer_15_8_fu_174");
    sc_trace(mVcdFile, kernel_buffer_15_9_fu_178, "kernel_buffer_15_9_fu_178");
    sc_trace(mVcdFile, kernel_buffer_15_10_fu_182, "kernel_buffer_15_10_fu_182");
    sc_trace(mVcdFile, kernel_buffer_15_11_fu_186, "kernel_buffer_15_11_fu_186");
    sc_trace(mVcdFile, kernel_buffer_15_12_fu_190, "kernel_buffer_15_12_fu_190");
    sc_trace(mVcdFile, kernel_buffer_15_13_fu_194, "kernel_buffer_15_13_fu_194");
    sc_trace(mVcdFile, kernel_buffer_15_14_fu_198, "kernel_buffer_15_14_fu_198");
    sc_trace(mVcdFile, kernel_buffer_15_15_fu_202, "kernel_buffer_15_15_fu_202");
    sc_trace(mVcdFile, tmp_s_fu_326_p17, "tmp_s_fu_326_p17");
    sc_trace(mVcdFile, tmp_s_fu_326_p18, "tmp_s_fu_326_p18");
    sc_trace(mVcdFile, add_ln33_fu_466_p2, "add_ln33_fu_466_p2");
    sc_trace(mVcdFile, shl_ln_fu_480_p3, "shl_ln_fu_480_p3");
    sc_trace(mVcdFile, shl_ln39_4_fu_492_p3, "shl_ln39_4_fu_492_p3");
    sc_trace(mVcdFile, zext_ln39_fu_488_p1, "zext_ln39_fu_488_p1");
    sc_trace(mVcdFile, zext_ln39_1_fu_500_p1, "zext_ln39_1_fu_500_p1");
    sc_trace(mVcdFile, sub_ln39_fu_504_p2, "sub_ln39_fu_504_p2");
    sc_trace(mVcdFile, zext_ln36_fu_510_p1, "zext_ln36_fu_510_p1");
    sc_trace(mVcdFile, out_h_fu_520_p2, "out_h_fu_520_p2");
    sc_trace(mVcdFile, shl_ln39_mid1_fu_533_p3, "shl_ln39_mid1_fu_533_p3");
    sc_trace(mVcdFile, shl_ln39_4_mid1_fu_545_p3, "shl_ln39_4_mid1_fu_545_p3");
    sc_trace(mVcdFile, zext_ln39_2_fu_541_p1, "zext_ln39_2_fu_541_p1");
    sc_trace(mVcdFile, zext_ln39_3_fu_553_p1, "zext_ln39_3_fu_553_p1");
    sc_trace(mVcdFile, icmp_ln36_fu_575_p2, "icmp_ln36_fu_575_p2");
    sc_trace(mVcdFile, xor_ln32_fu_570_p2, "xor_ln32_fu_570_p2");
    sc_trace(mVcdFile, select_ln32_fu_526_p3, "select_ln32_fu_526_p3");
    sc_trace(mVcdFile, zext_ln36_1_fu_630_p1, "zext_ln36_1_fu_630_p1");
    sc_trace(mVcdFile, add_ln39_2_fu_636_p2, "add_ln39_2_fu_636_p2");
    sc_trace(mVcdFile, select_ln32_2_fu_625_p3, "select_ln32_2_fu_625_p3");
    sc_trace(mVcdFile, select_ln36_3_fu_641_p3, "select_ln36_3_fu_641_p3");
    sc_trace(mVcdFile, zext_ln36_2_fu_633_p1, "zext_ln36_2_fu_633_p1");
    sc_trace(mVcdFile, sext_ln39_fu_671_p1, "sext_ln39_fu_671_p1");
    sc_trace(mVcdFile, trunc_ln39_2_fu_779_p4, "trunc_ln39_2_fu_779_p4");
    sc_trace(mVcdFile, select_ln36_fu_772_p3, "select_ln36_fu_772_p3");
    sc_trace(mVcdFile, sext_ln39_2_fu_788_p1, "sext_ln39_2_fu_788_p1");
    sc_trace(mVcdFile, tmp_3_fu_798_p3, "tmp_3_fu_798_p3");
    sc_trace(mVcdFile, xor_ln46_fu_808_p2, "xor_ln46_fu_808_p2");
    sc_trace(mVcdFile, select_ln46_fu_814_p3, "select_ln46_fu_814_p3");
    sc_trace(mVcdFile, trunc_ln46_fu_805_p1, "trunc_ln46_fu_805_p1");
    sc_trace(mVcdFile, sext_ln47_fu_829_p1, "sext_ln47_fu_829_p1");
    sc_trace(mVcdFile, grp_fu_837_p0, "grp_fu_837_p0");
    sc_trace(mVcdFile, grp_fu_837_p1, "grp_fu_837_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, grp_fu_837_p10, "grp_fu_837_p10");
#endif

    }
}

pointwise_conv2d_fix_4::~pointwise_conv2d_fix_4() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_164_16_1_1_x0_U120;
    delete network_mux_164_32_1_1_U121;
    delete network_mul_16s_32s_32_5_1_U122;
    delete network_mac_muladd_11ns_5ns_11s_15_1_1_U123;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_logic_1;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv16_E69A;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv16_C003;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv16_1C17;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv16_F91C;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv16_D6A;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv16_F46C;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv16_FFDC;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv16_FE22;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_2EC;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv16_1B7E;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv16_1ECE;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv16_ED6;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv16_D2BE;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv16_15C7;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv16_E34D;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv16_DA7B;
}

void pointwise_conv2d_fix_4::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(icmp_ln31_fu_448_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter10 = ap_enable_reg_pp1_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter11 = ap_enable_reg_pp1_iter10.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp1_iter11 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter1_state5.read())) {
                ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter0.read();
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter6 = ap_enable_reg_pp1_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter7 = ap_enable_reg_pp1_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter8 = ap_enable_reg_pp1_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter9 = ap_enable_reg_pp1_iter8.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        buffer_0_reg_287 = ap_const_lv23_7FD60D;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter10_reg.read(), ap_const_lv1_0))) {
        buffer_0_reg_287 = buffer_reg_1073.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_232 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()))) {
        i_0_reg_232 = i_fu_316_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        in_d_0_reg_299 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter1_reg.read(), ap_const_lv1_0))) {
        in_d_0_reg_299 = in_d_fu_655_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten18_reg_243 = ap_const_lv14_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_fu_448_p2.read(), ap_const_lv1_0))) {
        indvar_flatten18_reg_243 = add_ln31_fu_454_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten_reg_254 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_fu_448_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_254 = select_ln33_fu_472_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        out_h_0_reg_265 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln31_reg_952.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        out_h_0_reg_265 = select_ln31_fu_587_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        out_w_0_reg_276 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter1_reg.read(), ap_const_lv1_0))) {
        out_w_0_reg_276 = select_ln36_2_reg_1018.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter1_reg.read(), ap_const_lv1_0))) {
        add_ln39_1_reg_1029 = grp_fu_837_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln33_reg_961.read(), ap_const_lv1_0))) {
        add_ln39_reg_976 = add_ln39_fu_514_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln36_1_fu_660_p2.read(), ap_const_lv1_1))) {
        add_ln47_reg_1043 = add_ln47_fu_666_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln47_reg_1043_pp1_iter10_reg = add_ln47_reg_1043_pp1_iter9_reg.read();
        add_ln47_reg_1043_pp1_iter3_reg = add_ln47_reg_1043.read();
        add_ln47_reg_1043_pp1_iter4_reg = add_ln47_reg_1043_pp1_iter3_reg.read();
        add_ln47_reg_1043_pp1_iter5_reg = add_ln47_reg_1043_pp1_iter4_reg.read();
        add_ln47_reg_1043_pp1_iter6_reg = add_ln47_reg_1043_pp1_iter5_reg.read();
        add_ln47_reg_1043_pp1_iter7_reg = add_ln47_reg_1043_pp1_iter6_reg.read();
        add_ln47_reg_1043_pp1_iter8_reg = add_ln47_reg_1043_pp1_iter7_reg.read();
        add_ln47_reg_1043_pp1_iter9_reg = add_ln47_reg_1043_pp1_iter8_reg.read();
        icmp_ln31_reg_952_pp1_iter10_reg = icmp_ln31_reg_952_pp1_iter9_reg.read();
        icmp_ln31_reg_952_pp1_iter2_reg = icmp_ln31_reg_952_pp1_iter1_reg.read();
        icmp_ln31_reg_952_pp1_iter3_reg = icmp_ln31_reg_952_pp1_iter2_reg.read();
        icmp_ln31_reg_952_pp1_iter4_reg = icmp_ln31_reg_952_pp1_iter3_reg.read();
        icmp_ln31_reg_952_pp1_iter5_reg = icmp_ln31_reg_952_pp1_iter4_reg.read();
        icmp_ln31_reg_952_pp1_iter6_reg = icmp_ln31_reg_952_pp1_iter5_reg.read();
        icmp_ln31_reg_952_pp1_iter7_reg = icmp_ln31_reg_952_pp1_iter6_reg.read();
        icmp_ln31_reg_952_pp1_iter8_reg = icmp_ln31_reg_952_pp1_iter7_reg.read();
        icmp_ln31_reg_952_pp1_iter9_reg = icmp_ln31_reg_952_pp1_iter8_reg.read();
        icmp_ln36_1_reg_1039_pp1_iter10_reg = icmp_ln36_1_reg_1039_pp1_iter9_reg.read();
        icmp_ln36_1_reg_1039_pp1_iter3_reg = icmp_ln36_1_reg_1039.read();
        icmp_ln36_1_reg_1039_pp1_iter4_reg = icmp_ln36_1_reg_1039_pp1_iter3_reg.read();
        icmp_ln36_1_reg_1039_pp1_iter5_reg = icmp_ln36_1_reg_1039_pp1_iter4_reg.read();
        icmp_ln36_1_reg_1039_pp1_iter6_reg = icmp_ln36_1_reg_1039_pp1_iter5_reg.read();
        icmp_ln36_1_reg_1039_pp1_iter7_reg = icmp_ln36_1_reg_1039_pp1_iter6_reg.read();
        icmp_ln36_1_reg_1039_pp1_iter8_reg = icmp_ln36_1_reg_1039_pp1_iter7_reg.read();
        icmp_ln36_1_reg_1039_pp1_iter9_reg = icmp_ln36_1_reg_1039_pp1_iter8_reg.read();
        or_ln36_reg_1007_pp1_iter2_reg = or_ln36_reg_1007.read();
        or_ln36_reg_1007_pp1_iter3_reg = or_ln36_reg_1007_pp1_iter2_reg.read();
        or_ln36_reg_1007_pp1_iter4_reg = or_ln36_reg_1007_pp1_iter3_reg.read();
        or_ln36_reg_1007_pp1_iter5_reg = or_ln36_reg_1007_pp1_iter4_reg.read();
        or_ln36_reg_1007_pp1_iter6_reg = or_ln36_reg_1007_pp1_iter5_reg.read();
        or_ln36_reg_1007_pp1_iter7_reg = or_ln36_reg_1007_pp1_iter6_reg.read();
        or_ln36_reg_1007_pp1_iter8_reg = or_ln36_reg_1007_pp1_iter7_reg.read();
        or_ln36_reg_1007_pp1_iter9_reg = or_ln36_reg_1007_pp1_iter8_reg.read();
        trunc_ln39_reg_1024_pp1_iter2_reg = trunc_ln39_reg_1024.read();
        trunc_ln39_reg_1024_pp1_iter3_reg = trunc_ln39_reg_1024_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_reg_952.read(), ap_const_lv1_0))) {
        and_ln32_reg_992 = and_ln32_fu_581_p2.read();
        or_ln36_reg_1007 = or_ln36_fu_600_p2.read();
        out_w_reg_1002 = out_w_fu_594_p2.read();
        select_ln32_1_reg_986 = select_ln32_1_fu_563_p3.read();
        select_ln36_1_reg_1012 = select_ln36_1_fu_605_p3.read();
        sub_ln39_1_reg_981 = sub_ln39_1_fu_557_p2.read();
        trunc_ln39_reg_1024 = trunc_ln39_fu_621_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter10.read()) && esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter9_reg.read(), ap_const_lv1_0))) {
        buffer_reg_1073 = buffer_fu_792_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln31_reg_952 = icmp_ln31_fu_448_p2.read();
        icmp_ln31_reg_952_pp1_iter1_reg = icmp_ln31_reg_952.read();
        icmp_ln33_reg_961_pp1_iter1_reg = icmp_ln33_reg_961.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_fu_448_p2.read(), ap_const_lv1_0))) {
        icmp_ln33_reg_961 = icmp_ln33_fu_460_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter1_reg.read(), ap_const_lv1_0))) {
        icmp_ln36_1_reg_1039 = icmp_ln36_1_fu_660_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter3_reg.read(), ap_const_lv1_0))) {
        input_load_reg_1053 = input_r_q0.read();
        tmp_2_reg_1058 = tmp_2_fu_727_p18.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_A))) {
        kernel_buffer_15_10_fu_182 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_B))) {
        kernel_buffer_15_11_fu_186 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_C))) {
        kernel_buffer_15_12_fu_190 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_D))) {
        kernel_buffer_15_13_fu_194 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_E))) {
        kernel_buffer_15_14_fu_198 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_F))) {
        kernel_buffer_15_15_fu_202 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_1))) {
        kernel_buffer_15_1_fu_146 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_2))) {
        kernel_buffer_15_2_fu_150 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_3))) {
        kernel_buffer_15_3_fu_154 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_4))) {
        kernel_buffer_15_4_fu_158 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_5))) {
        kernel_buffer_15_5_fu_162 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_6))) {
        kernel_buffer_15_6_fu_166 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_7))) {
        kernel_buffer_15_7_fu_170 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_8))) {
        kernel_buffer_15_8_fu_174 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_9))) {
        kernel_buffer_15_9_fu_178 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()) && esl_seteq<1,4,4>(trunc_ln28_fu_322_p1.read(), ap_const_lv4_0))) {
        kernel_buffer_15_fu_142 = kernel_buffer_0_fu_364_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter8_reg.read(), ap_const_lv1_0))) {
        mul_ln39_reg_1068 = grp_fu_767_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_reg_952.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        select_ln36_2_reg_1018 = select_ln36_2_fu_613_p3.read();
    }
}

void pointwise_conv2d_fix_4::thread_add_ln31_fu_454_p2() {
    add_ln31_fu_454_p2 = (!indvar_flatten18_reg_243.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten18_reg_243.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void pointwise_conv2d_fix_4::thread_add_ln33_fu_466_p2() {
    add_ln33_fu_466_p2 = (!indvar_flatten_reg_254.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten_reg_254.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void pointwise_conv2d_fix_4::thread_add_ln39_2_fu_636_p2() {
    add_ln39_2_fu_636_p2 = (!zext_ln36_1_fu_630_p1.read().is_01() || !select_ln32_1_reg_986.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln36_1_fu_630_p1.read()) + sc_biguint<11>(select_ln32_1_reg_986.read()));
}

void pointwise_conv2d_fix_4::thread_add_ln39_fu_514_p2() {
    add_ln39_fu_514_p2 = (!sub_ln39_fu_504_p2.read().is_01() || !zext_ln36_fu_510_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(sub_ln39_fu_504_p2.read()) + sc_biguint<11>(zext_ln36_fu_510_p1.read()));
}

void pointwise_conv2d_fix_4::thread_add_ln47_fu_666_p2() {
    add_ln47_fu_666_p2 = (!zext_ln36_2_fu_633_p1.read().is_01() || !select_ln32_1_reg_986.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln36_2_fu_633_p1.read()) + sc_biguint<11>(select_ln32_1_reg_986.read()));
}

void pointwise_conv2d_fix_4::thread_and_ln32_fu_581_p2() {
    and_ln32_fu_581_p2 = (icmp_ln36_fu_575_p2.read() & xor_ln32_fu_570_p2.read());
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[3];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[4];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void pointwise_conv2d_fix_4::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state10_pp1_stage0_iter6() {
    ap_block_state10_pp1_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state11_pp1_stage0_iter7() {
    ap_block_state11_pp1_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state12_pp1_stage0_iter8() {
    ap_block_state12_pp1_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state13_pp1_stage0_iter9() {
    ap_block_state13_pp1_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state14_pp1_stage0_iter10() {
    ap_block_state14_pp1_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state15_pp1_stage0_iter11() {
    ap_block_state15_pp1_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state4_pp1_stage0_iter0() {
    ap_block_state4_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state5_pp1_stage0_iter1() {
    ap_block_state5_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state6_pp1_stage0_iter2() {
    ap_block_state6_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state7_pp1_stage0_iter3() {
    ap_block_state7_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state8_pp1_stage0_iter4() {
    ap_block_state8_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state9_pp1_stage0_iter5() {
    ap_block_state9_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_condition_pp1_exit_iter1_state5() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0))) {
        ap_condition_pp1_exit_iter1_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter1_state5 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void pointwise_conv2d_fix_4::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter11.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_phi_mux_buffer_0_phi_fu_291_p4() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter10_reg.read(), ap_const_lv1_0))) {
        ap_phi_mux_buffer_0_phi_fu_291_p4 = buffer_reg_1073.read();
    } else {
        ap_phi_mux_buffer_0_phi_fu_291_p4 = buffer_0_reg_287.read();
    }
}

void pointwise_conv2d_fix_4::thread_ap_phi_mux_in_d_0_phi_fu_303_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_in_d_0_phi_fu_303_p4 = in_d_fu_655_p2.read();
    } else {
        ap_phi_mux_in_d_0_phi_fu_303_p4 = in_d_0_reg_299.read();
    }
}

void pointwise_conv2d_fix_4::thread_ap_phi_mux_out_w_0_phi_fu_280_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln31_reg_952_pp1_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_280_p4 = select_ln36_2_reg_1018.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_280_p4 = out_w_0_reg_276.read();
    }
}

void pointwise_conv2d_fix_4::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_buffer_fu_792_p2() {
    buffer_fu_792_p2 = (!select_ln36_fu_772_p3.read().is_01() || !sext_ln39_2_fu_788_p1.read().is_01())? sc_lv<23>(): (sc_biguint<23>(select_ln36_fu_772_p3.read()) + sc_bigint<23>(sext_ln39_2_fu_788_p1.read()));
}

void pointwise_conv2d_fix_4::thread_grp_fu_837_p0() {
    grp_fu_837_p0 =  (sc_lv<11>) (ap_const_lv15_310);
}

void pointwise_conv2d_fix_4::thread_grp_fu_837_p1() {
    grp_fu_837_p1 =  (sc_lv<5>) (grp_fu_837_p10.read());
}

void pointwise_conv2d_fix_4::thread_grp_fu_837_p10() {
    grp_fu_837_p10 = esl_zext<15,5>(select_ln36_1_reg_1012.read());
}

void pointwise_conv2d_fix_4::thread_i_fu_316_p2() {
    i_fu_316_p2 = (!i_0_reg_232.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i_0_reg_232.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void pointwise_conv2d_fix_4::thread_icmp_ln26_fu_310_p2() {
    icmp_ln26_fu_310_p2 = (!i_0_reg_232.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_232.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_4::thread_icmp_ln31_fu_448_p2() {
    icmp_ln31_fu_448_p2 = (!indvar_flatten18_reg_243.read().is_01() || !ap_const_lv14_3100.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten18_reg_243.read() == ap_const_lv14_3100);
}

void pointwise_conv2d_fix_4::thread_icmp_ln33_fu_460_p2() {
    icmp_ln33_fu_460_p2 = (!indvar_flatten_reg_254.read().is_01() || !ap_const_lv10_1C0.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_254.read() == ap_const_lv10_1C0);
}

void pointwise_conv2d_fix_4::thread_icmp_ln36_1_fu_660_p2() {
    icmp_ln36_1_fu_660_p2 = (!in_d_fu_655_p2.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(in_d_fu_655_p2.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_4::thread_icmp_ln36_fu_575_p2() {
    icmp_ln36_fu_575_p2 = (!ap_phi_mux_in_d_0_phi_fu_303_p4.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_in_d_0_phi_fu_303_p4.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_4::thread_in_d_fu_655_p2() {
    in_d_fu_655_p2 = (!ap_const_lv5_1.is_01() || !select_ln36_1_reg_1012.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln36_1_reg_1012.read()));
}

void pointwise_conv2d_fix_4::thread_input_r_address0() {
    input_r_address0 =  (sc_lv<14>) (zext_ln39_5_fu_674_p1.read());
}

void pointwise_conv2d_fix_4::thread_input_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_kernel_buffer_0_fu_364_p1() {
    kernel_buffer_0_fu_364_p1 = esl_sext<32,16>(tmp_s_fu_326_p18.read());
}

void pointwise_conv2d_fix_4::thread_or_ln36_fu_600_p2() {
    or_ln36_fu_600_p2 = (and_ln32_fu_581_p2.read() | icmp_ln33_reg_961.read());
}

void pointwise_conv2d_fix_4::thread_out_h_fu_520_p2() {
    out_h_fu_520_p2 = (!ap_const_lv5_1.is_01() || !out_h_0_reg_265.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(out_h_0_reg_265.read()));
}

void pointwise_conv2d_fix_4::thread_out_w_fu_594_p2() {
    out_w_fu_594_p2 = (!ap_const_lv5_1.is_01() || !select_ln32_fu_526_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln32_fu_526_p3.read()));
}

void pointwise_conv2d_fix_4::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln47_fu_832_p1.read());
}

void pointwise_conv2d_fix_4::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_output_r_d0() {
    output_r_d0 = (select_ln46_fu_814_p3.read() & trunc_ln46_fu_805_p1.read());
}

void pointwise_conv2d_fix_4::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(icmp_ln36_1_reg_1039_pp1_iter10_reg.read(), ap_const_lv1_1))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_select_ln31_fu_587_p3() {
    select_ln31_fu_587_p3 = (!icmp_ln33_reg_961.read()[0].is_01())? sc_lv<5>(): ((icmp_ln33_reg_961.read()[0].to_bool())? out_h_fu_520_p2.read(): out_h_0_reg_265.read());
}

void pointwise_conv2d_fix_4::thread_select_ln32_1_fu_563_p3() {
    select_ln32_1_fu_563_p3 = (!icmp_ln33_reg_961.read()[0].is_01())? sc_lv<11>(): ((icmp_ln33_reg_961.read()[0].to_bool())? sub_ln39_1_fu_557_p2.read(): sub_ln39_fu_504_p2.read());
}

void pointwise_conv2d_fix_4::thread_select_ln32_2_fu_625_p3() {
    select_ln32_2_fu_625_p3 = (!icmp_ln33_reg_961_pp1_iter1_reg.read()[0].is_01())? sc_lv<11>(): ((icmp_ln33_reg_961_pp1_iter1_reg.read()[0].to_bool())? sub_ln39_1_reg_981.read(): add_ln39_reg_976.read());
}

void pointwise_conv2d_fix_4::thread_select_ln32_fu_526_p3() {
    select_ln32_fu_526_p3 = (!icmp_ln33_reg_961.read()[0].is_01())? sc_lv<5>(): ((icmp_ln33_reg_961.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_w_0_phi_fu_280_p4.read());
}

void pointwise_conv2d_fix_4::thread_select_ln33_fu_472_p3() {
    select_ln33_fu_472_p3 = (!icmp_ln33_fu_460_p2.read()[0].is_01())? sc_lv<10>(): ((icmp_ln33_fu_460_p2.read()[0].to_bool())? ap_const_lv10_1: add_ln33_fu_466_p2.read());
}

void pointwise_conv2d_fix_4::thread_select_ln36_1_fu_605_p3() {
    select_ln36_1_fu_605_p3 = (!or_ln36_fu_600_p2.read()[0].is_01())? sc_lv<5>(): ((or_ln36_fu_600_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_in_d_0_phi_fu_303_p4.read());
}

void pointwise_conv2d_fix_4::thread_select_ln36_2_fu_613_p3() {
    select_ln36_2_fu_613_p3 = (!and_ln32_fu_581_p2.read()[0].is_01())? sc_lv<5>(): ((and_ln32_fu_581_p2.read()[0].to_bool())? out_w_fu_594_p2.read(): select_ln32_fu_526_p3.read());
}

void pointwise_conv2d_fix_4::thread_select_ln36_3_fu_641_p3() {
    select_ln36_3_fu_641_p3 = (!and_ln32_reg_992.read()[0].is_01())? sc_lv<11>(): ((and_ln32_reg_992.read()[0].to_bool())? add_ln39_2_fu_636_p2.read(): select_ln32_2_fu_625_p3.read());
}

void pointwise_conv2d_fix_4::thread_select_ln36_fu_772_p3() {
    select_ln36_fu_772_p3 = (!or_ln36_reg_1007_pp1_iter9_reg.read()[0].is_01())? sc_lv<23>(): ((or_ln36_reg_1007_pp1_iter9_reg.read()[0].to_bool())? ap_const_lv23_7FD60D: ap_phi_mux_buffer_0_phi_fu_291_p4.read());
}

void pointwise_conv2d_fix_4::thread_select_ln46_fu_814_p3() {
    select_ln46_fu_814_p3 = (!xor_ln46_fu_808_p2.read()[0].is_01())? sc_lv<16>(): ((xor_ln46_fu_808_p2.read()[0].to_bool())? ap_const_lv16_FFFF: ap_const_lv16_0);
}

void pointwise_conv2d_fix_4::thread_sext_ln39_2_fu_788_p1() {
    sext_ln39_2_fu_788_p1 = esl_sext<23,18>(trunc_ln39_2_fu_779_p4.read());
}

void pointwise_conv2d_fix_4::thread_sext_ln39_fu_671_p1() {
    sext_ln39_fu_671_p1 = esl_sext<32,15>(add_ln39_1_reg_1029.read());
}

void pointwise_conv2d_fix_4::thread_sext_ln47_fu_829_p1() {
    sext_ln47_fu_829_p1 = esl_sext<32,11>(add_ln47_reg_1043_pp1_iter10_reg.read());
}

void pointwise_conv2d_fix_4::thread_shl_ln39_4_fu_492_p3() {
    shl_ln39_4_fu_492_p3 = esl_concat<5,2>(out_h_0_reg_265.read(), ap_const_lv2_0);
}

void pointwise_conv2d_fix_4::thread_shl_ln39_4_mid1_fu_545_p3() {
    shl_ln39_4_mid1_fu_545_p3 = esl_concat<5,2>(out_h_fu_520_p2.read(), ap_const_lv2_0);
}

void pointwise_conv2d_fix_4::thread_shl_ln39_mid1_fu_533_p3() {
    shl_ln39_mid1_fu_533_p3 = esl_concat<5,5>(out_h_fu_520_p2.read(), ap_const_lv5_0);
}

void pointwise_conv2d_fix_4::thread_shl_ln_fu_480_p3() {
    shl_ln_fu_480_p3 = esl_concat<5,5>(out_h_0_reg_265.read(), ap_const_lv5_0);
}

void pointwise_conv2d_fix_4::thread_sub_ln39_1_fu_557_p2() {
    sub_ln39_1_fu_557_p2 = (!zext_ln39_2_fu_541_p1.read().is_01() || !zext_ln39_3_fu_553_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln39_2_fu_541_p1.read()) - sc_biguint<11>(zext_ln39_3_fu_553_p1.read()));
}

void pointwise_conv2d_fix_4::thread_sub_ln39_fu_504_p2() {
    sub_ln39_fu_504_p2 = (!zext_ln39_fu_488_p1.read().is_01() || !zext_ln39_1_fu_500_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln39_fu_488_p1.read()) - sc_biguint<11>(zext_ln39_1_fu_500_p1.read()));
}

void pointwise_conv2d_fix_4::thread_tmp_3_fu_798_p3() {
    tmp_3_fu_798_p3 = buffer_reg_1073.read().range(22, 22);
}

void pointwise_conv2d_fix_4::thread_tmp_s_fu_326_p17() {
    tmp_s_fu_326_p17 = i_0_reg_232.read().range(4-1, 0);
}

void pointwise_conv2d_fix_4::thread_trunc_ln28_fu_322_p1() {
    trunc_ln28_fu_322_p1 = i_0_reg_232.read().range(4-1, 0);
}

void pointwise_conv2d_fix_4::thread_trunc_ln39_2_fu_779_p4() {
    trunc_ln39_2_fu_779_p4 = mul_ln39_reg_1068.read().range(31, 14);
}

void pointwise_conv2d_fix_4::thread_trunc_ln39_fu_621_p1() {
    trunc_ln39_fu_621_p1 = select_ln36_1_fu_605_p3.read().range(4-1, 0);
}

void pointwise_conv2d_fix_4::thread_trunc_ln46_fu_805_p1() {
    trunc_ln46_fu_805_p1 = buffer_reg_1073.read().range(16-1, 0);
}

void pointwise_conv2d_fix_4::thread_xor_ln32_fu_570_p2() {
    xor_ln32_fu_570_p2 = (icmp_ln33_reg_961.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_4::thread_xor_ln46_fu_808_p2() {
    xor_ln46_fu_808_p2 = (tmp_3_fu_798_p3.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_4::thread_zext_ln36_1_fu_630_p1() {
    zext_ln36_1_fu_630_p1 = esl_zext<11,5>(out_w_reg_1002.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln36_2_fu_633_p1() {
    zext_ln36_2_fu_633_p1 = esl_zext<11,5>(select_ln36_2_reg_1018.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln36_fu_510_p1() {
    zext_ln36_fu_510_p1 = esl_zext<11,5>(ap_phi_mux_out_w_0_phi_fu_280_p4.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln39_1_fu_500_p1() {
    zext_ln39_1_fu_500_p1 = esl_zext<11,7>(shl_ln39_4_fu_492_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln39_2_fu_541_p1() {
    zext_ln39_2_fu_541_p1 = esl_zext<11,10>(shl_ln39_mid1_fu_533_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln39_3_fu_553_p1() {
    zext_ln39_3_fu_553_p1 = esl_zext<11,7>(shl_ln39_4_mid1_fu_545_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln39_5_fu_674_p1() {
    zext_ln39_5_fu_674_p1 = esl_zext<64,32>(sext_ln39_fu_671_p1.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln39_fu_488_p1() {
    zext_ln39_fu_488_p1 = esl_zext<11,10>(shl_ln_fu_480_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln47_fu_832_p1() {
    zext_ln47_fu_832_p1 = esl_zext<64,32>(sext_ln47_fu_829_p1.read());
}

void pointwise_conv2d_fix_4::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_310_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 8 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter10.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter10.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXXX";
            break;
    }
}

}

