<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1149" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1149{left:96px;bottom:47px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2_1149{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1149{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1149{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1149{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_1149{left:96px;bottom:1007px;letter-spacing:0.13px;}
#t7_1149{left:151px;bottom:1007px;letter-spacing:0.09px;word-spacing:1.33px;}
#t8_1149{left:151px;bottom:986px;letter-spacing:0.12px;word-spacing:2.27px;}
#t9_1149{left:151px;bottom:964px;letter-spacing:0.11px;word-spacing:1.71px;}
#ta_1149{left:151px;bottom:943px;letter-spacing:0.14px;word-spacing:0.93px;}
#tb_1149{left:151px;bottom:922px;letter-spacing:0.12px;word-spacing:8.81px;}
#tc_1149{left:151px;bottom:900px;letter-spacing:0.07px;}
#td_1149{left:96px;bottom:870px;letter-spacing:0.14px;word-spacing:-0.42px;}
#te_1149{left:96px;bottom:848px;letter-spacing:0.13px;word-spacing:-0.4px;}
#tf_1149{left:96px;bottom:826px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tg_1149{left:96px;bottom:804px;letter-spacing:0.14px;word-spacing:0.01px;}
#th_1149{left:96px;bottom:772px;letter-spacing:0.14px;word-spacing:0.01px;}
#ti_1149{left:96px;bottom:750px;letter-spacing:0.13px;word-spacing:-0.14px;}
#tj_1149{left:96px;bottom:728px;letter-spacing:0.12px;word-spacing:0.01px;}
#tk_1149{left:96px;bottom:688px;letter-spacing:0.12px;}
#tl_1149{left:157px;bottom:688px;letter-spacing:0.17px;word-spacing:0.05px;}
#tm_1149{left:96px;bottom:658px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tn_1149{left:96px;bottom:636px;letter-spacing:0.13px;}
#to_1149{left:96px;bottom:614px;letter-spacing:0.15px;word-spacing:0.01px;}
#tp_1149{left:96px;bottom:592px;letter-spacing:0.14px;word-spacing:0.01px;}
#tq_1149{left:96px;bottom:560px;letter-spacing:0.15px;word-spacing:-0.52px;}
#tr_1149{left:96px;bottom:538px;letter-spacing:0.13px;word-spacing:-0.38px;}
#ts_1149{left:384px;bottom:538px;letter-spacing:0.14px;word-spacing:-0.38px;}
#tt_1149{left:96px;bottom:516px;letter-spacing:0.13px;word-spacing:0.01px;}
#tu_1149{left:96px;bottom:494px;letter-spacing:0.13px;}
#tv_1149{left:96px;bottom:472px;letter-spacing:0.13px;word-spacing:0.01px;}
#tw_1149{left:96px;bottom:441px;letter-spacing:0.14px;}
#tx_1149{left:96px;bottom:419px;letter-spacing:0.14px;word-spacing:0.01px;}
#ty_1149{left:96px;bottom:388px;letter-spacing:0.15px;word-spacing:-0.32px;}
#tz_1149{left:96px;bottom:366px;letter-spacing:0.13px;word-spacing:0.01px;}
#t10_1149{left:96px;bottom:335px;letter-spacing:0.13px;word-spacing:0.01px;}
#t11_1149{left:96px;bottom:313px;letter-spacing:0.14px;word-spacing:0.01px;}
#t12_1149{left:96px;bottom:291px;letter-spacing:0.13px;}
#t13_1149{left:96px;bottom:260px;letter-spacing:0.14px;word-spacing:0.01px;}
#t14_1149{left:96px;bottom:238px;letter-spacing:0.14px;}
#t15_1149{left:96px;bottom:216px;letter-spacing:0.13px;}
#t16_1149{left:96px;bottom:194px;letter-spacing:0.13px;}
#t17_1149{left:96px;bottom:163px;letter-spacing:0.14px;}
#t18_1149{left:96px;bottom:141px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t19_1149{left:96px;bottom:119px;letter-spacing:0.13px;}
#t1a_1149{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1149{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1149{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1149{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1149{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1149{font-size:18px;font-family:TimesNewRoman-BoldItalic_61l;color:#000;}
.s6_1149{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1149{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_1149{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1149" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-BoldItalic_61l;
	src: url("fonts/TimesNewRoman-BoldItalic_61l.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1149Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1149" style="-webkit-user-select: none;"><object width="935" height="1210" data="1149/1149.svg" type="image/svg+xml" id="pdf1149" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1149" class="t s1_1149">Platform Quality of Service (PQOS) Extension </span><span id="t2_1149" class="t s2_1149">694 </span>
<span id="t3_1149" class="t s3_1149">24593—Rev. 3.41—June 2023 </span><span id="t4_1149" class="t s3_1149">AMD64 Technology </span>
<span id="t5_1149" class="t s4_1149">flushes the lines using CLFLUSH, WBINVD, or INVD instructions. </span>
<span id="t6_1149" class="t s5_1149">Note: </span><span id="t7_1149" class="t s6_1149">L3 cache occupancy as reported by the monitoring hardware is an approximation. Software </span>
<span id="t8_1149" class="t s6_1149">must not assume that an L3 occupancy measurement of zero is an indication that no lines </span>
<span id="t9_1149" class="t s6_1149">remain in the cache which were installed by processors running for a given RMID. The L3 </span>
<span id="ta_1149" class="t s6_1149">cache occupancy monitor should never be used to determine whether cache flushing may be </span>
<span id="tb_1149" class="t s6_1149">skipped in situations which would ordinarily require cache flushing for functional </span>
<span id="tc_1149" class="t s6_1149">correctness. </span>
<span id="td_1149" class="t s4_1149">After writing the corresponding EvtID and RMID into the QM_EVTSEL register, L3 occupancy data </span>
<span id="te_1149" class="t s4_1149">is reported via the QM_CTR register. The QM_CTR E bit will be set if system software has specified </span>
<span id="tf_1149" class="t s4_1149">an illegal RMID or an undefined or unsupported EvtID in QM_EVTSEL. If the E bit is set, the rest of </span>
<span id="tg_1149" class="t s4_1149">the QM_CTR value should be ignored. </span>
<span id="th_1149" class="t s4_1149">The U bit may be set on any QM_CTR read. Subsequent reads issued to the same RMID and EvtID </span>
<span id="ti_1149" class="t s4_1149">may have the U bit cleared. The U bit is set when the monitoring hardware does not have an accurate </span>
<span id="tj_1149" class="t s4_1149">count for the selected event. </span>
<span id="tk_1149" class="t s7_1149">19.3.3 </span><span id="tl_1149" class="t s7_1149">Monitoring L3 Memory Bandwidth (MBM) </span>
<span id="tm_1149" class="t s4_1149">The L3 MB) mechanism counts requests made by the L3 cache to the lower-level caches and memory </span>
<span id="tn_1149" class="t s4_1149">(not including I/O). Processors supporting L3 memory bandwidth monitoring are identified by </span>
<span id="to_1149" class="t s4_1149">Fn0000_000F_EDX_x1 bit 1 [L3BWMonEvt0] and bit 2 [L3BWMonEvt1] being set. The </span>
<span id="tp_1149" class="t s4_1149">corresponding Event IDs are EvtID=2 and EvtID=3 respectively. </span>
<span id="tq_1149" class="t s4_1149">By default, L3BWMonEvt0 (EvtID 2) tracks total L3 memory bandwidth and L3BWMonEvt1 (EvtId </span>
<span id="tr_1149" class="t s4_1149">3) tracks local L3 memory bandwidth. </span><span id="ts_1149" class="t s4_1149">If Bandwidth Monitoring Event Configuration (BMEC) is not </span>
<span id="tt_1149" class="t s4_1149">implemented, the types of L3 transactions counted for EvtID2 and EvtID3 are fixed. See </span>
<span id="tu_1149" class="t s4_1149">Section 19.3.3.1. However, if BMEC is supported, the type of bandwidth transactions tracked by </span>
<span id="tv_1149" class="t s4_1149">these events is configurable. See Section 19.3.3.2. </span>
<span id="tw_1149" class="t s4_1149">If Assignable Bandwidth Monitoring Counters (ABMC) are implemented, software can specify </span>
<span id="tx_1149" class="t s4_1149">which RMIDs are tracked by the implemented MBM hardware counters. See Section 19.3.3.3. </span>
<span id="ty_1149" class="t s4_1149">System software reads MBM bandwidth counters using the QM_EVTSEL and QM_CTR registers as </span>
<span id="tz_1149" class="t s4_1149">described in the following sections. </span>
<span id="t10_1149" class="t s4_1149">For all bandwidth monitoring modes, the value returned in QM_CTR must be multiplied by the </span>
<span id="t11_1149" class="t s4_1149">scaling factor, CPUID Fn0000_000F_EBX_x1[ScalingFactor](bits 31:0), to obtain the number of </span>
<span id="t12_1149" class="t s4_1149">bytes used by the selected bandwidth source. </span>
<span id="t13_1149" class="t s4_1149">To obtain a bandwidth, software should read the Time Stamp Counter (TSC) and the L3 Cache </span>
<span id="t14_1149" class="t s4_1149">Bandwidth count, wait some period of time, and then read the TSC and the L3 Cache Bandwidth </span>
<span id="t15_1149" class="t s4_1149">count again. To obtain the rate, software should then divide the difference between the count values </span>
<span id="t16_1149" class="t s4_1149">by the sampling period. </span>
<span id="t17_1149" class="t s4_1149">In PQOS Version 2.0 or higher, the MBM hardware will set the U bit on the first QM_CTR read </span>
<span id="t18_1149" class="t s4_1149">when it begins tracking an RMID that it was not previously tracking. The U bit will be zero for all </span>
<span id="t19_1149" class="t s4_1149">subsequent reads from that RMID while it is still tracked by the hardware. Therefore, a QM_CTR </span>
<span id="t1a_1149" class="t s8_1149">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
