Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls opened at Tue May 20 06:13:22 -03 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-1921@%s [hls] entry 'tb.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(11) 
WARNING: [HLS 200-1921] Skipping unknown ini [hls] entry 'tb.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(11)
Execute     send_msg_by_id WARNING @200-1998@%s%s -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template 
WARNING: [HLS 200-1998] cannot find relative file path '-I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include' in directory(s): /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(5)
Execute     add_files /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp 
INFO: [HLS 200-10] Adding design file '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(6)
Execute     add_files /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp -appendflags -cflags -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(7)
Execute     add_files /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp -appendflags -csimflags -I-I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(9)
Execute     add_files -tb /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/include/opencv4 -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/include/opencv4 -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(10)
Execute     add_files -tb /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp -appendflags -cflags -I/home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/include/opencv4 -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=match_template' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=match_template' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(8)
Execute     set_top match_template 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'clock=3.3' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(3) 
INFO: [HLS 200-1465] Applying ini 'clock=3.3' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(3)
Execute     create_clock -period 3.3 
Execute       ap_set_clock -name default -period 3.3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(14)
Execute     config_cosim -ldflags -L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d 
INFO: [HLS 200-1907] Replacing 'config_cosim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' with 'config_sim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' in current solution file
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(13)
Execute     config_csim -ldflags -L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d 
INFO: [HLS 200-1907] Replacing 'config_csim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' with 'config_sim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' in current solution file
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(18)
Execute     config_sim -ldflags -L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=impl' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(16)
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(17)
Execute     config_export -rtl=verilog 
Execute   apply_ini /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s25csga324-1' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/config.cmdline(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s25csga324-1' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/config.cmdline(1)
Execute     set_part xc7s25csga324-1 
Execute       create_platform xc7s25csga324-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s25-csga324-1'
Command       create_platform done; 0.65 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s25-csga324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.72 sec.
Command   apply_ini done; 0.73 sec.
Execute   ::AP::init_summary_file csynth-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.98 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.87 seconds; current allocated memory: 325.176 MB.
Execute       set_directive_top match_template -name=match_template 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/match_template.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/match_template.cpp as C++
Execute       ap_part_info -name xc7s25-csga324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang src/match_template.cpp -foptimization-record-file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/all.directive.json -E -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=spartan7_slow -device-resource-info=BRAM_90.000000_DSP_80.000000_FF_29200.000000_LUT_14600.000000_SLICE_3650.000000_URAM_0.000000 -device-name-info=xc7s25csga324-1 > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.cpp.clang.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=spartan7_slow -device-resource-info=BRAM_90.000000_DSP_80.000000_FF_29200.000000_LUT_14600.000000_SLICE_3650.000000_URAM_0.000000 -device-name-info=xc7s25csga324-1 > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/clang.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5572] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/match_template.cpp:6:34)
WARNING: [HLS 207-5572] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/match_template.cpp:7:34)
WARNING: [HLS 207-5572] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/match_template.cpp:8:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp std=c++0x -target fpga  -directive=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/.systemc_flag -fix-errors /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp std=c++0x -target fpga  -directive=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/all.directive.json -fix-errors /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7s25-csga324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=spartan7_slow -device-resource-info=BRAM_90.000000_DSP_80.000000_FF_29200.000000_LUT_14600.000000_SLICE_3650.000000_URAM_0.000000 -device-name-info=xc7s25csga324-1 > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.clang.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.pp.0.cpp.clang.err.log
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_axi_sdata.h:38:23)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_axi_sdata.h:54:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.79 seconds; current allocated memory: 330.848 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.g.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -opt -out /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=match_template -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=match_template -reflow-float-conversion -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.41 sec.
Execute       run_link_or_opt -out /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=match_template 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=match_template -mllvm -hls-db-dir -mllvm /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.891 -x ir /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=spartan7_slow -device-resource-info=BRAM_90.000000_DSP_80.000000_FF_29200.000000_LUT_14600.000000_SLICE_3650.000000_URAM_0.000000 -device-name-info=xc7s25csga324-1 2> /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 141 Compile/Link /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,931 Unroll/Inline (step 1) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,918 Unroll/Inline (step 2) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,918 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Unroll/Inline (step 3) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Unroll/Inline (step 4) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Array/Struct (step 1) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Array/Struct (step 2) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Array/Struct (step 3) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Array/Struct (step 4) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Array/Struct (step 5) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,916 Performance (step 1) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,916 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,316 Performance (step 2) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 714 Performance (step 3) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 714 Performance (step 4) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 747 HW Transforms (step 1) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,157 HW Transforms (step 2) /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,157 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'img_out' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-377] Adding 'img_template' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-377] Adding 'img_in' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-210] Disaggregating variable 'img_in' (src/match_template.cpp:5:0)
INFO: [HLS 214-210] Disaggregating variable 'img_template' (src/match_template.cpp:5:0)
INFO: [HLS 214-210] Disaggregating variable 'img_out' (src/match_template.cpp:5:0)
INFO: [HLS 214-291] Loop 'tpl_row_loop' is marked as complete unroll implied by the pipeline pragma (src/match_template.cpp:19:27)
INFO: [HLS 214-291] Loop 'tpl_col_loop' is marked as complete unroll implied by the pipeline pragma (src/match_template.cpp:20:31)
INFO: [HLS 214-186] Unrolling loop 'tpl_row_loop' (src/match_template.cpp:19:27) in function 'match_template' completely with a factor of 10 (src/match_template.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'tpl_col_loop' (src/match_template.cpp:20:31) in function 'match_template' completely with a factor of 10 (src/match_template.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<2, 91, 91, 1, 2>::write<2, (void*)0>(int, ap_uint<16>)' into 'match_template(xf::cv::Mat<0, 100, 100, 1, 2>&, xf::cv::Mat<0, 10, 10, 1, 2>&, xf::cv::Mat<2, 91, 91, 1, 2>&)' (src/match_template.cpp:5:0)
INFO: [HLS 214-364] Automatically inlining function 'ap_uint<8> xf::cv::Mat<0, 100, 100, 1, 2>::read<2, (void*)0>(int)' to improve effectiveness of pipeline pragma in function 'match_template(xf::cv::Mat<0, 100, 100, 1, 2>&, xf::cv::Mat<0, 10, 10, 1, 2>&, xf::cv::Mat<2, 91, 91, 1, 2>&)' (src/match_template.cpp:24:43)
INFO: [HLS 214-364] Automatically inlining function 'ap_uint<8> xf::cv::Mat<0, 10, 10, 1, 2>::read<2, (void*)0>(int)' to improve effectiveness of pipeline pragma in function 'match_template(xf::cv::Mat<0, 100, 100, 1, 2>&, xf::cv::Mat<0, 10, 10, 1, 2>&, xf::cv::Mat<2, 91, 91, 1, 2>&)' (src/match_template.cpp:25:49)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.34 seconds. CPU system time: 0.29 seconds. Elapsed time: 12.41 seconds; current allocated memory: 333.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 333.996 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top match_template -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.0.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 335.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.1.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.2.prechk.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 336.145 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.g.1.bc to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.1.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.1.tmp.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'match_template' (src/match_template.cpp:3:46)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 360.379 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.2.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (src/match_template.cpp:13:15) in function 'match_template'.
Execute           auto_get_db
Command         transform done; 0.19 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.3.bc -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 360.379 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.4 sec.
Command     elaborate done; 15.6 sec.
Execute     ap_eval exec zip -j /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'match_template' ...
Execute       ap_set_top_model match_template 
Execute       get_model_list match_template -filter all-wo-channel -topdown 
Execute       preproc_iomode -model match_template 
Execute       get_model_list match_template -filter all-wo-channel 
INFO-FLOW: Model list for configure: match_template
INFO-FLOW: Configuring Module : match_template ...
Execute       set_default_model match_template 
Execute       apply_spec_resource_limit match_template 
INFO-FLOW: Model list for preprocess: match_template
INFO-FLOW: Preprocessing Module: match_template ...
Execute       set_default_model match_template 
Execute       cdfg_preprocess -model match_template 
Execute       rtl_gen_preprocess match_template 
INFO-FLOW: Model list for synthesis: match_template
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'match_template' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model match_template 
Execute       schedule -model match_template 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.950ns)  of 'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) exceeds the target cycle time (target cycle time: 3.300ns, clock uncertainty: 0.891ns, effective cycle time: 2.409ns).

INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'match_template' (loop 'row_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1) between fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) and fifo read operation ('I', /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24) on port 'img_in_data' (/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->src/match_template.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 100, Depth = 117, loop 'row_loop_col_loop'
WARNING: [HLS 200-871] Estimated clock period (3.950 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'match_template' consists of the following:
	'mul' operation 55 bit ('mul_ln33', src/match_template.cpp:33) [983]  (3.950 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.38 seconds; current allocated memory: 392.512 MB.
Execute       syn_report -verbosereport -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.verbose.sched.rpt 
Execute         list_part -family xc7s25-csga324-1 
Execute           ap_family_info -name xc7s25-csga324-1 -data names 
Execute           ap_part_info -quiet -name xc7s25-csga324-1 -data family 
Execute       db_write -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.sched.adb -f 
INFO-FLOW: Finish scheduling match_template.
Execute       set_default_model match_template 
Execute       bind -model match_template 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 392.512 MB.
Execute       syn_report -verbosereport -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.verbose.bind.rpt 
Execute         list_part -family xc7s25-csga324-1 
Execute           ap_family_info -name xc7s25-csga324-1 -data names 
Execute           ap_part_info -quiet -name xc7s25-csga324-1 -data family 
Execute       db_write -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.bind.adb -f 
INFO-FLOW: Finish binding match_template.
Execute       get_model_list match_template -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess match_template 
INFO-FLOW: Model list for RTL generation: match_template
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'match_template' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model match_template -top_prefix  -sub_prefix match_template_ -mg_file /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_in_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_template_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'match_template/img_out_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'match_template' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'match_template' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_in_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_template_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'match_template/img_out_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_18s_18_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_18s_19_4_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_55_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_2_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'match_template'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 392.512 MB.
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute       gen_rtl match_template -istop -style xilinx -f -lang vhdl -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/vhdl/match_template 
Execute       gen_rtl match_template -istop -style xilinx -f -lang vlog -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/verilog/match_template 
Execute       syn_report -csynth -model match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/match_template_csynth.rpt 
Execute         list_part -family xc7s25-csga324-1 
Execute           ap_family_info -name xc7s25-csga324-1 -data names 
Execute           ap_part_info -quiet -name xc7s25-csga324-1 -data family 
Execute       syn_report -rtlxml -model match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/match_template_csynth.xml 
Execute         list_part -family xc7s25-csga324-1 
Execute           ap_family_info -name xc7s25-csga324-1 -data names 
Execute           ap_part_info -quiet -name xc7s25-csga324-1 -data family 
Execute       syn_report -verbosereport -model match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.verbose.rpt 
Execute         list_part -family xc7s25-csga324-1 
Execute           ap_family_info -name xc7s25-csga324-1 -data names 
Execute           ap_part_info -quiet -name xc7s25-csga324-1 -data family 
Execute       db_write -model match_template -f -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.adb 
Execute       db_write -model match_template -bindview -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info match_template -p /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template 
Execute       export_constraint_db -f -tool general -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.constraint.tcl 
Execute       syn_report -designview -model match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.design.xml 
Execute       syn_report -csynthDesign -model match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth.rpt -MHOut /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7s25-csga324-1 
Execute           ap_family_info -name xc7s25-csga324-1 -data names 
Execute           ap_part_info -quiet -name xc7s25-csga324-1 -data family 
Execute       syn_report -wcfg -model match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model match_template -o /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.protoinst 
Execute       sc_get_clocks match_template 
Execute       sc_get_portdomain match_template 
INFO-FLOW: Model list for RTL component generation: match_template
INFO-FLOW: Handling components in module [match_template] ... 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.tcl 
INFO-FLOW: Found component match_template_mul_32ns_34ns_55_5_1.
INFO-FLOW: Append model match_template_mul_32ns_34ns_55_5_1
INFO-FLOW: Found component match_template_mul_9s_9s_18_2_1.
INFO-FLOW: Append model match_template_mul_9s_9s_18_2_1
INFO-FLOW: Found component match_template_mac_muladd_9s_9s_18s_18_4_1.
INFO-FLOW: Append model match_template_mac_muladd_9s_9s_18s_18_4_1
INFO-FLOW: Found component match_template_mac_muladd_9s_9s_18s_19_4_1.
INFO-FLOW: Append model match_template_mac_muladd_9s_9s_18s_19_4_1
INFO-FLOW: Found component match_template_control_s_axi.
INFO-FLOW: Append model match_template_control_s_axi
INFO-FLOW: Found component match_template_flow_control_loop_pipe.
INFO-FLOW: Append model match_template_flow_control_loop_pipe
INFO-FLOW: Append model match_template
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: match_template_mul_32ns_34ns_55_5_1 match_template_mul_9s_9s_18_2_1 match_template_mac_muladd_9s_9s_18s_18_4_1 match_template_mac_muladd_9s_9s_18s_19_4_1 match_template_control_s_axi match_template_flow_control_loop_pipe match_template
INFO-FLOW: Generating /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model match_template_mul_32ns_34ns_55_5_1
INFO-FLOW: To file: write model match_template_mul_9s_9s_18_2_1
INFO-FLOW: To file: write model match_template_mac_muladd_9s_9s_18s_18_4_1
INFO-FLOW: To file: write model match_template_mac_muladd_9s_9s_18s_19_4_1
INFO-FLOW: To file: write model match_template_control_s_axi
INFO-FLOW: To file: write model match_template_flow_control_loop_pipe
INFO-FLOW: To file: write model match_template
INFO-FLOW: Generating /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/vhdl' dstVlogDir='/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/vlog' tclDir='/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db' modelList='match_template_mul_32ns_34ns_55_5_1
match_template_mul_9s_9s_18_2_1
match_template_mac_muladd_9s_9s_18s_18_4_1
match_template_mac_muladd_9s_9s_18s_19_4_1
match_template_control_s_axi
match_template_flow_control_loop_pipe
match_template
' expOnly='0'
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 392.512 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='match_template_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='match_template_mul_32ns_34ns_55_5_1
match_template_mul_9s_9s_18_2_1
match_template_mac_muladd_9s_9s_18s_18_4_1
match_template_mac_muladd_9s_9s_18s_19_4_1
match_template_control_s_axi
match_template_flow_control_loop_pipe
match_template
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute       ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.constraint.tcl 
Execute       sc_get_clocks match_template 
Execute       source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST match_template MODULE2INSTS {match_template match_template} INST2MODULE {match_template match_template} INSTDATA {match_template {DEPTH 1 CHILDREN {}}} MODULEDATA {match_template {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_fu_150_p2 SOURCE src/match_template.cpp:27 VARIABLE diff LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_1_fu_206_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_1 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_2_fu_189_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_2 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_3_fu_263_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_3 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_4_fu_220_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_4 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_5_fu_240_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_5 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_6_fu_323_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_6 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_7_fu_277_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_7 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_8_fu_300_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_8 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_9_fu_395_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_9 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_10_fu_337_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_10 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_11_fu_360_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_11 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_12_fu_455_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_12 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_13_fu_409_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_13 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_14_fu_432_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_14 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_15_fu_527_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_15 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_16_fu_469_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_16 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_17_fu_492_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_17 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_18_fu_639_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_18 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_19_fu_541_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_19 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_20_fu_576_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_20 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_21_fu_599_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_21 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_22_fu_616_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_22 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_23_fu_656_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_23 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_24_fu_676_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_24 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_25_fu_754_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_25 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_26_fu_711_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_26 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_27_fu_731_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_27 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_28_fu_847_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_28 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_29_fu_768_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_29 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_30_fu_800_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_30 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_31_fu_919_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_31 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_32_fu_861_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_32 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_33_fu_896_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_33 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_34_fu_991_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_34 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_35_fu_933_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_35 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_36_fu_956_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_36 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_37_fu_1051_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_37 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_38_fu_1005_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_38 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_39_fu_1028_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_39 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_40_fu_1123_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_40 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_41_fu_1065_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_41 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_42_fu_1088_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_42 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_43_fu_1235_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_43 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_44_fu_1137_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_44 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_45_fu_1172_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_45 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_46_fu_1195_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_46 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_47_fu_1212_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_47 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_48_fu_1252_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_48 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_49_fu_1272_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_49 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_50_fu_1350_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_50 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_51_fu_1307_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_51 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_52_fu_1327_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_52 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_53_fu_1443_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_53 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_54_fu_1364_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_54 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_55_fu_1396_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_55 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_56_fu_1527_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_56 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_57_fu_1457_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_57 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_58_fu_1492_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_58 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_59_fu_1599_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_59 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_60_fu_1541_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_60 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_61_fu_1564_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_61 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_62_fu_1659_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_62 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_63_fu_1613_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_63 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_64_fu_1636_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_64 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_65_fu_1731_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_65 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_66_fu_1673_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_66 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_67_fu_1696_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_67 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_68_fu_1843_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_68 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_69_fu_1745_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_69 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_70_fu_1780_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_70 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_71_fu_1803_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_71 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_72_fu_1820_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_72 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_73_fu_1860_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_73 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_74_fu_1880_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_74 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_75_fu_1958_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_75 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_76_fu_1915_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_76 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_77_fu_1935_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_77 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_78_fu_2051_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_78 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_79_fu_1972_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_79 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_80_fu_2004_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_80 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_81_fu_2123_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_81 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_82_fu_2065_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_82 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_83_fu_2100_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_83 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_84_fu_2195_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_84 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_85_fu_2137_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_85 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_86_fu_2160_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_86 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_87_fu_2255_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_87 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_88_fu_2209_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_88 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_89_fu_2232_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_89 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_90_fu_2327_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_90 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_91_fu_2269_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_91 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_92_fu_2292_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_92 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_93_fu_2439_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_93 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_94_fu_2341_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_94 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_95_fu_2376_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_95 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_96_fu_2399_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_96 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_97_fu_2416_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_97 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_98_fu_2456_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_98 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_99_fu_2476_p2 SOURCE src/match_template.cpp:27 VARIABLE diff_99 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U82 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U57 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_1 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U57 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U37 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_2 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U52 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_3 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U52 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_1 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U43 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_4 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U43 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_2 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U6 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_5 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U62 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_6 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U9 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_7 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U54 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_8 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U3 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_9 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U96 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_10 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U72 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_11 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U60 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_12 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U67 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_13 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U5 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_14 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U10 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_15 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U27 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_16 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U89 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_17 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U89 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_3 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U87 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_18 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U87 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_4 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U71 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_19 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U71 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_5 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U32 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_20 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U41 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_21 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U41 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_6 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U8 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_22 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U95 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_23 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U95 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_7 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U11 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_24 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U90 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_25 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U47 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_26 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U47 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_8 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U21 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_27 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U40 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_28 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U64 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_29 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U39 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_30 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U39 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_9 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U17 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_31 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U94 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_32 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U99 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_33 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U38 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_34 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U35 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_35 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U63 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_36 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U63 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_10 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U42 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_37 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U91 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_38 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U91 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_11 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U65 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_39 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U65 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_12 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U44 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_40 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U83 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_41 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U78 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_42 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U24 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_43 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U77 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_44 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U77 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_13 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U36 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_45 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U58 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_46 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U84 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_47 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U84 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_14 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U101 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_48 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U93 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_49 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U93 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_15 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U70 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_50 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U56 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_51 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U81 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_52 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U81 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_16 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U55 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_53 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U55 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_17 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U79 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_54 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U79 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_18 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U73 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_55 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U73 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_19 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U25 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_56 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U34 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_57 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U29 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_58 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U69 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_59 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U76 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_60 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U4 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_61 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U18 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_62 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U30 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_63 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U51 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_64 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U80 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_65 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U23 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_66 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U50 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_67 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U74 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_68 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U48 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_69 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U33 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_70 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U61 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_71 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U61 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_20 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U49 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_72 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U49 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_21 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U15 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_73 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U92 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_74 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U100 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_75 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U100 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_22 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U7 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_76 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U13 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_77 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U28 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_78 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U59 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_79 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U59 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_23 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U45 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_80 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U45 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_24 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U31 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_81 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U12 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_82 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U26 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_83 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U86 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_84 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U19 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_85 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U68 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_86 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U68 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_25 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U22 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_87 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U53 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_88 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U16 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_89 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U97 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_90 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U97 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_26 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U85 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_91 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U46 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_92 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U2 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_93 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U66 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_94 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U88 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_95 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U20 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_96 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_2_1_U14 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_97 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U75 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_98 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U75 SOURCE src/match_template.cpp:28 VARIABLE sext_ln28_27 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U98 SOURCE src/match_template.cpp:28 VARIABLE mul_ln28_99 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U38 SOURCE src/match_template.cpp:28 VARIABLE add_ln28 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U39 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_1 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U40 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_2 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U41 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_3 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_4_fu_381_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_4 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U42 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_5 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U43 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_6 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U44 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_7 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U45 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_8 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_9_fu_513_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_9 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_10_fu_553_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_10 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U46 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_11 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U47 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_12 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U48 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_13 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U49 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_14 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_15_fu_694_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_15 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U50 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_16 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U52 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_17 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U51 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_18 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U53 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_19 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_20_fu_780_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_20 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_21_fu_818_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_21 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_22_fu_833_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_22 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_23_fu_873_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_23 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U54 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_24 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U55 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_25 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U56 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_26 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U57 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_27 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_28_fu_977_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_28 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U58 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_29 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U59 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_30 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U60 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_31 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U61 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_32 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_33_fu_1109_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_33 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_34_fu_1149_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_34 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U62 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_35 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U63 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_36 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U64 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_37 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U65 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_38 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_39_fu_1290_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_39 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U66 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_40 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U68 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_41 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U67 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_42 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U69 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_43 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_44_fu_1376_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_44 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_45_fu_1414_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_45 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_46_fu_1429_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_46 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_47_fu_1469_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_47 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_48_fu_1510_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_48 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U70 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_49 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U71 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_50 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U72 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_51 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U73 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_52 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_53_fu_1585_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_53 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U74 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_54 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U75 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_55 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U76 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_56 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U77 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_57 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_58_fu_1717_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_58 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_59_fu_1757_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_59 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U78 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_60 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U79 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_61 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U80 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_62 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U81 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_63 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_64_fu_1898_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_64 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U82 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_65 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U84 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_66 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U83 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_67 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U85 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_68 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_69_fu_1984_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_69 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_70_fu_2022_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_70 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_71_fu_2037_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_71 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_72_fu_2077_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_72 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U86 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_73 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U87 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_74 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U88 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_75 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U89 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_76 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_77_fu_2181_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_77 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U90 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_78 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U91 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_79 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U92 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_80 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U93 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_81 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_82_fu_2313_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_82 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_83_fu_2353_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_83 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U94 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_84 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U95 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_85 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U96 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_86 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U97 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_87 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_88_fu_2494_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_88 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U98 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_89 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_19_4_1_U100 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_90 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U99 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_91 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_18s_18_4_1_U101 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_92 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_93_fu_2512_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_93 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_94_fu_2524_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_94 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_95_fu_2536_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_95 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_96_fu_2548_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_96 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_97_fu_2560_p2 SOURCE src/match_template.cpp:28 VARIABLE add_ln28_97 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rsum_fu_2572_p2 SOURCE src/match_template.cpp:28 VARIABLE rsum LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_55_5_1_U1 SOURCE src/match_template.cpp:33 VARIABLE mul_ln33 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_156_p2 SOURCE src/match_template.cpp:13 VARIABLE add_ln13 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_162_p2 SOURCE src/match_template.cpp:13 VARIABLE icmp_ln13 LOOP row_loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 68 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 397.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for match_template.
INFO: [VLOG 209-307] Generating Verilog RTL for match_template.
Execute       syn_report -model match_template -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.16 MHz
Command     autosyn done; 4.56 sec.
Command   csynth_design done; 20.21 sec.
Execute   export_design -flow none -format ip_catalog 
Execute     config_export -flow=none -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=match_template xml_exists=0
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to match_template
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=7 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='match_template_mul_32ns_34ns_55_5_1
match_template_mul_9s_9s_18_2_1
match_template_mac_muladd_9s_9s_18s_18_4_1
match_template_mac_muladd_9s_9s_18s_19_4_1
match_template_control_s_axi
match_template_flow_control_loop_pipe
match_template
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.constraint.tcl 
Execute     sc_get_clocks match_template 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.constraint.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s hls/match_template.zip 
INFO: [HLS 200-802] Generated output file hls/match_template.zip
Command   export_design done; 14.79 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls opened at Tue May 20 06:14:06 -03 2025
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7s25-csga324-1 
Execute       create_platform xc7s25-csga324-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s25-csga324-1'
Command       create_platform done; 0.69 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s25-csga324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.75 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.77 sec.
Execute   apply_ini /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-1921@%s [hls] entry 'tb.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(11) 
WARNING: [HLS 200-1921] Skipping unknown ini [hls] entry 'tb.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(11)
Execute     send_msg_by_id WARNING @200-1998@%s%s -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template 
WARNING: [HLS 200-1998] cannot find relative file path '-I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include' in directory(s): /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(5)
Execute     add_files /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp 
INFO: [HLS 200-10] Adding design file '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I /tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(6)
Execute     add_files /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp -appendflags -cflags -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file_csimflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp, -I -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(7)
Execute     add_files /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/src/match_template.cpp -appendflags -csimflags -I-I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(9)
Execute     add_files -tb /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/include/opencv4 -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp, -I/home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/include/opencv4 -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(10)
Execute     add_files -tb /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/tb/testbench.cpp -appendflags -cflags -I/home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/include/opencv4 -I/tools/Xilinx/Vitis/2024.2/Vitis_Libraries/vision/L1/include -I/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template -D__SDSVHLS__ -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=match_template' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=match_template' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(8)
Execute     set_top match_template 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'clock=3.3' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(3) 
INFO: [HLS 200-1465] Applying ini 'clock=3.3' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(3)
Execute     create_clock -period 3.3 
Execute       ap_set_clock -name default -period 3.3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(14)
Execute     config_cosim -ldflags -L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d 
INFO: [HLS 200-1907] Replacing 'config_cosim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' with 'config_sim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' in current solution file
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(13)
Execute     config_csim -ldflags -L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d 
INFO: [HLS 200-1907] Replacing 'config_csim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' with 'config_sim -ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' in current solution file
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(18)
Execute     config_sim -ldflags -L /home/aanout/Documents/mestrado/exercicio_2/opencv/source/opencv-4.4.0/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=impl' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(16)
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls_config.cfg(17)
Execute     config_export -rtl=verilog 
Execute   apply_ini /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s25csga324-1' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/config.cmdline(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s25csga324-1' from /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/config.cmdline(1)
Execute     set_part xc7s25csga324-1 
Execute       create_platform xc7s25csga324-1 -board  
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s25-csga324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Command   apply_ini done; 0.12 sec.
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=match_template xml_exists=1
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to match_template
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=7 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='match_template_mul_32ns_34ns_55_5_1
match_template_mul_9s_9s_18_2_1
match_template_mac_muladd_9s_9s_18s_18_4_1
match_template_mac_muladd_9s_9s_18s_19_4_1
match_template_control_s_axi
match_template_flow_control_loop_pipe
match_template
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.rtl_wrap.cfg.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.compgen.dataonly.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.constraint.tcl 
Execute     sc_get_clocks match_template 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.constraint.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.constraint.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/match_template.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s25-csga324-1 -data names -quiet 
Execute     ap_part_info -name xc7s25-csga324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix match_template_ TopModuleNoPrefix match_template TopModuleWithPrefix match_template' export_design_flow='impl' impl_dir='/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xc7s25-csga324-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f64dba54d48' export_design_flow='impl' export_rpt='/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7s25-csga324-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f64dbbcb988' export_design_flow='syn' export_rpt='/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s hls/match_template.zip 
INFO: [HLS 200-802] Generated output file hls/match_template.zip
Command   export_design done; 198.83 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
