Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 14:45:57 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_TT_TEST_wrapper_timing_summary_routed.rpt -pb SCS_TT_TEST_wrapper_timing_summary_routed.pb -rpx SCS_TT_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_TT_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.006    -1708.338                    688                 4930        0.035        0.000                      0                 4930        0.019        0.000                       0                  2857  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_TT_TEST_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clk_out2_SCS_TT_TEST_clk_wiz_0_0    {0.136 1.223}        2.174           460.000         
  clk_out3_SCS_TT_TEST_clk_wiz_0_0    {0.272 1.359}        2.174           460.000         
  clk_out4_SCS_TT_TEST_clk_wiz_0_0    {0.408 1.495}        2.174           460.000         
  clk_out5_SCS_TT_TEST_clk_wiz_0_0    {0.543 1.630}        2.174           460.000         
  clkfbout_SCS_TT_TEST_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1  {0.000 1.087}        2.174           459.982         
  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {0.136 1.223}        2.174           459.982         
  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {0.272 1.359}        2.174           459.982         
  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {0.408 1.495}        2.174           459.982         
  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1  {0.000 2.174}        4.348           229.991         
clk_fpga_0                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -2.600     -380.789                    278                  434        0.168        0.000                      0                  434        0.019        0.000                       0                   359  
  clk_out2_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                    12  
  clk_out3_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                    12  
  clk_out4_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                    12  
  clk_out5_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                    12  
  clkfbout_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    0.287        0.000                       0                     1  
  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                    12  
  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                    12  
  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1                                                                                                                                                    0.019        0.000                       0                    12  
  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1                                                                                                                                                    2.193        0.000                       0                     3  
clk_fpga_0                                  2.580        0.000                      0                 4079        0.035        0.000                      0                 4079        4.020        0.000                       0                  2406  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.088       -5.836                     10                   10        0.218        0.000                      0                   10  
clk_out3_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -0.910       -4.709                      8                   10        0.038        0.000                      0                   10  
clk_out4_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -0.903       -4.745                      8                   10        0.132        0.000                      0                   10  
clk_out5_SCS_TT_TEST_clk_wiz_0_0    clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.274       -5.715                      6                   10        0.174        0.000                      0                   10  
clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -0.831       -6.449                     10                   10        0.172        0.000                      0                   10  
clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -0.959       -6.997                     10                   10        0.228        0.000                      0                   10  
clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.285       -7.737                     10                   10        0.192        0.000                      0                   10  
clk_fpga_0                          clk_out1_SCS_TT_TEST_clk_wiz_0_0         -4.006    -1285.684                    352                  352        0.078        0.000                      0                  352  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          278  Failing Endpoints,  Worst Slack       -2.600ns,  Total Violation     -380.789ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.600ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.257ns (27.123%)  route 3.377ns (72.876%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.858     1.861    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.478     2.339 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/Q
                         net (fo=5, routed)           1.185     3.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg_n_0_[0]
    SLICE_X107Y79        LUT4 (Prop_lut4_I0_O)        0.295     3.819 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[0]_i_3/O
                         net (fo=3, routed)           0.952     4.771    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[0]_i_3_n_0
    SLICE_X109Y77        LUT5 (Prop_lut5_I0_O)        0.152     4.923 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_4/O
                         net (fo=4, routed)           1.241     6.163    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_4_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I0_O)        0.332     6.495 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_3/O
                         net (fo=1, routed)           0.000     6.495    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_3_n_0
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.685     3.862    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/C
                         clock pessimism              0.114     3.976    
                         clock uncertainty           -0.111     3.865    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     3.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.896    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 -2.600    

Slack (VIOLATED) :        -2.465ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.257ns (27.938%)  route 3.242ns (72.062%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.854     1.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.478     2.335 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/Q
                         net (fo=5, routed)           1.035     3.370    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg_n_0_[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I3_O)        0.327     3.697 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_9/O
                         net (fo=3, routed)           1.192     4.889    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_9_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I0_O)        0.328     5.217 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_4/O
                         net (fo=3, routed)           1.015     6.232    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_4_n_0
    SLICE_X111Y82        LUT6 (Prop_lut6_I1_O)        0.124     6.356 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.356    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[3]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[3]/C
                         clock pessimism              0.114     3.972    
                         clock uncertainty           -0.111     3.861    
    SLICE_X111Y82        FDRE (Setup_fdre_C_D)        0.031     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[3]
  -------------------------------------------------------------------
                         required time                          3.892    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                 -2.465    

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.247ns (28.268%)  route 3.164ns (71.732%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.858     1.861    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.478     2.339 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/Q
                         net (fo=5, routed)           1.185     3.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg_n_0_[0]
    SLICE_X107Y79        LUT4 (Prop_lut4_I2_O)        0.323     3.847 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_10/O
                         net (fo=3, routed)           1.009     4.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_10_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.326     5.182 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_5/O
                         net (fo=3, routed)           0.970     6.152    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_5_n_0
    SLICE_X113Y75        LUT3 (Prop_lut3_I2_O)        0.120     6.272 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[1]_i_1/O
                         net (fo=1, routed)           0.000     6.272    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[1]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/C
                         clock pessimism              0.114     3.963    
                         clock uncertainty           -0.111     3.852    
    SLICE_X113Y75        FDRE (Setup_fdre_C_D)        0.075     3.927    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -2.341ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.963ns (21.991%)  route 3.416ns (78.009%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.848     1.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.419     2.270 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[0]/Q
                         net (fo=5, routed)           1.256     3.526    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg_n_0_[0]
    SLICE_X107Y83        LUT4 (Prop_lut4_I0_O)        0.296     3.822 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[0]_i_3/O
                         net (fo=3, routed)           0.872     4.694    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[0]_i_3_n_0
    SLICE_X107Y77        LUT5 (Prop_lut5_I0_O)        0.124     4.818 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_3/O
                         net (fo=4, routed)           1.288     6.106    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_3_n_0
    SLICE_X113Y80        LUT6 (Prop_lut6_I1_O)        0.124     6.230 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.230    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[2]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]/C
                         clock pessimism              0.114     3.969    
                         clock uncertainty           -0.111     3.858    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.031     3.889    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]
  -------------------------------------------------------------------
                         required time                          3.889    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                 -2.341    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.027ns (23.632%)  route 3.319ns (76.368%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.854     1.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.478     2.335 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/Q
                         net (fo=5, routed)           1.035     3.370    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg_n_0_[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I1_O)        0.301     3.671 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[0]_i_3/O
                         net (fo=3, routed)           0.956     4.627    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[0]_i_3_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I2_O)        0.124     4.751 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_5/O
                         net (fo=4, routed)           1.328     6.079    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_5_n_0
    SLICE_X111Y82        LUT6 (Prop_lut6_I0_O)        0.124     6.203 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.203    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[2]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/C
                         clock pessimism              0.114     3.972    
                         clock uncertainty           -0.111     3.861    
    SLICE_X111Y82        FDRE (Setup_fdre_C_D)        0.029     3.890    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.191ns (27.574%)  route 3.128ns (72.426%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.857     1.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.419     2.279 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/Q
                         net (fo=2, routed)           0.906     3.185    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg_n_0_[11]
    SLICE_X109Y75        LUT3 (Prop_lut3_I0_O)        0.322     3.507 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_11/O
                         net (fo=5, routed)           1.272     4.779    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_11_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I5_O)        0.326     5.105 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_6/O
                         net (fo=2, routed)           0.951     6.055    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_6_n_0
    SLICE_X113Y80        LUT6 (Prop_lut6_I3_O)        0.124     6.179 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.179    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[3]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/C
                         clock pessimism              0.114     3.969    
                         clock uncertainty           -0.111     3.858    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.029     3.887    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]
  -------------------------------------------------------------------
                         required time                          3.887    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.191ns (27.561%)  route 3.130ns (72.439%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.857     1.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.419     2.279 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/Q
                         net (fo=2, routed)           0.906     3.185    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg_n_0_[11]
    SLICE_X109Y75        LUT3 (Prop_lut3_I0_O)        0.322     3.507 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_11/O
                         net (fo=5, routed)           1.272     4.779    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_11_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I5_O)        0.326     5.105 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_6/O
                         net (fo=2, routed)           0.953     6.057    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_6_n_0
    SLICE_X113Y80        LUT6 (Prop_lut6_I3_O)        0.124     6.181 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.181    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL[4]_i_2_n_0
    SLICE_X113Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/C
                         clock pessimism              0.114     3.969    
                         clock uncertainty           -0.111     3.858    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.031     3.889    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.889    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.251ns (29.288%)  route 3.020ns (70.712%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.858     1.861    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.478     2.339 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/Q
                         net (fo=5, routed)           1.185     3.524    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg_n_0_[0]
    SLICE_X107Y79        LUT4 (Prop_lut4_I2_O)        0.323     3.847 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_10/O
                         net (fo=3, routed)           1.009     4.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_10_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.326     5.182 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_5/O
                         net (fo=3, routed)           0.826     6.008    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_5_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I1_O)        0.124     6.132 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.132    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[3]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.685     3.862    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/C
                         clock pessimism              0.114     3.976    
                         clock uncertainty           -0.111     3.865    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.029     3.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]
  -------------------------------------------------------------------
                         required time                          3.894    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.203ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.257ns (29.700%)  route 2.975ns (70.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.854     1.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.478     2.335 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/Q
                         net (fo=5, routed)           1.035     3.370    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg_n_0_[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I3_O)        0.327     3.697 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_9/O
                         net (fo=3, routed)           1.192     4.889    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_9_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I0_O)        0.328     5.217 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_4/O
                         net (fo=3, routed)           0.748     5.965    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_4_n_0
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.124     6.089 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[1]_i_1/O
                         net (fo=1, routed)           0.000     6.089    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[1]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]/C
                         clock pessimism              0.114     3.969    
                         clock uncertainty           -0.111     3.858    
    SLICE_X113Y79        FDRE (Setup_fdre_C_D)        0.029     3.887    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]
  -------------------------------------------------------------------
                         required time                          3.887    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.196ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.027ns (24.272%)  route 3.204ns (75.728%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.762    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.854     1.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.478     2.335 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/Q
                         net (fo=5, routed)           1.035     3.370    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg_n_0_[1]
    SLICE_X112Y83        LUT4 (Prop_lut4_I1_O)        0.301     3.671 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[0]_i_3/O
                         net (fo=3, routed)           0.956     4.627    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[0]_i_3_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I2_O)        0.124     4.751 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_5/O
                         net (fo=4, routed)           1.213     5.964    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_5_n_0
    SLICE_X111Y82        LUT6 (Prop_lut6_I2_O)        0.124     6.088 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.088    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_2_n_0
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/C
                         clock pessimism              0.114     3.972    
                         clock uncertainty           -0.111     3.861    
    SLICE_X111Y82        FDRE (Setup_fdre_C_D)        0.031     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.892    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 -2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.835%)  route 0.064ns (28.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.632     0.634    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=6, routed)           0.064     0.862    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[29]
    SLICE_X113Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[29]/C
                         clock pessimism             -0.257     0.647    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.047     0.694    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.229%)  route 0.133ns (44.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.631     0.633    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.164     0.797 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=6, routed)           0.133     0.930    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[27]
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]/C
                         clock pessimism             -0.256     0.648    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.075     0.723    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.631     0.633    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.164     0.797 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=6, routed)           0.134     0.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[26]
    SLICE_X110Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.901     0.903    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/C
                         clock pessimism             -0.256     0.647    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.076     0.723    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.630     0.632    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164     0.796 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=6, routed)           0.124     0.920    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X113Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/C
                         clock pessimism             -0.256     0.645    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.066     0.711    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.214%)  route 0.139ns (45.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.632     0.634    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=6, routed)           0.139     0.936    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[31]
    SLICE_X113Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/C
                         clock pessimism             -0.256     0.649    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.078     0.727    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.492%)  route 0.154ns (48.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.628     0.630    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164     0.794 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=6, routed)           0.154     0.948    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[15]
    SLICE_X109Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]/C
                         clock pessimism             -0.234     0.663    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.072     0.735    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.848%)  route 0.141ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.629     0.631    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.795 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=6, routed)           0.141     0.935    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[17]
    SLICE_X113Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/C
                         clock pessimism             -0.257     0.644    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.075     0.719    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.446%)  route 0.149ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.625     0.627    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.164     0.791 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=6, routed)           0.149     0.939    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[3]
    SLICE_X113Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]/C
                         clock pessimism             -0.256     0.641    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.071     0.712    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.422%)  route 0.155ns (48.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.626     0.628    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     0.792 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=6, routed)           0.155     0.947    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[5]
    SLICE_X113Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[5]/C
                         clock pessimism             -0.256     0.641    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075     0.716    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.672%)  route 0.142ns (46.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.580    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.630     0.632    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164     0.796 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=6, routed)           0.142     0.937    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[22]
    SLICE_X113Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/C
                         clock pessimism             -0.256     0.648    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.047     0.695    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y66     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[0]idline_reg[8]/C
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y84     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[0]idline_reg[8]/C
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y83     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[0]idline_reg[8]/C
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[0]idline_reg[8]/C
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[0]idline_reg[8]/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y87    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y87    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y78    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y4    SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X104Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X104Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X104Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y87    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y76    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y80    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    SCS_TT_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
  To Clock:  SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.174       97.826     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y5    SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y84    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y82    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y6    SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y87    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X113Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y88    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X105Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y87    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y88    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y88    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y87    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X105Y79    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y72    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y75    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y85    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y87    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y77    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y7    SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X108Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y88    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y88    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y73    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y83    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y74    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y86    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y81    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clkfbout_SCS_TT_TEST_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_TT_TEST_clk_wiz_1_0_1
Waveform(ns):       { 0.000 2.174 }
Period(ns):         4.348
Sources:            { SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.348       2.193      BUFGCTRL_X0Y9    SCS_TT_TEST_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.348       95.652     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.348       209.012    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 1.698ns (23.424%)  route 5.551ns (76.576%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=8, routed)           3.943     8.423    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X105Y87        LUT4 (Prop_lut4_I0_O)        0.124     8.547 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_2/O
                         net (fo=2, routed)           1.608    10.156    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[31]
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.124    10.280 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000    10.280    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_0
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.675    12.854    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.031    12.860    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 1.602ns (24.558%)  route 4.921ns (75.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=8, routed)           3.943     8.423    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X105Y87        LUT3 (Prop_lut3_I0_O)        0.152     8.575 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[31]_i_1/O
                         net (fo=1, routed)           0.979     9.554    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/D[0]
    SLICE_X106Y78        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.671    12.850    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y78        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                         clock pessimism              0.129    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X106Y78        FDRE (Setup_fdre_C_D)       -0.260    12.565    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.583ns (39.487%)  route 3.958ns (60.513%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.845     3.139    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDSE (Prop_fdse_C_Q)         0.518     3.657 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.692     4.349    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y102        LUT2 (Prop_lut2_I1_O)        0.150     4.499 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           1.161     5.659    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.354     6.013 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.995     7.008    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.348     7.356 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.356    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.906    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.020    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.242 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           1.112     9.353    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.327     9.680 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.680    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X33Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.478    12.657    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.075    12.707    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 1.196ns (18.201%)  route 5.375ns (81.799%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.716     3.010    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X64Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.419     3.429 f  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=54, routed)          2.993     6.422    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X96Y95         LUT4 (Prop_lut4_I1_O)        0.325     6.747 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_6/O
                         net (fo=15, routed)          0.714     7.461    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_6_n_0
    SLICE_X97Y95         LUT6 (Prop_lut6_I5_O)        0.328     7.789 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2/O
                         net (fo=1, routed)           0.670     8.459    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2_n_0
    SLICE_X97Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.583 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=2, routed)           0.998     9.581    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X80Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.544    12.723    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.229    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)       -0.061    12.737    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.697ns (42.096%)  route 3.710ns (57.904%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.845     3.139    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDSE (Prop_fdse_C_Q)         0.518     3.657 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.692     4.349    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y102        LUT2 (Prop_lut2_I1_O)        0.150     4.499 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           1.161     5.659    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.354     6.013 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.995     7.008    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.348     7.356 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.356    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.906    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.020    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.354 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.863     9.217    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.329     9.546 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.546    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X33Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.478    12.657    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.075    12.707    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.196ns (18.251%)  route 5.357ns (81.749%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.716     3.010    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X64Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.419     3.429 f  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=54, routed)          2.993     6.422    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X96Y95         LUT4 (Prop_lut4_I1_O)        0.325     6.747 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_6/O
                         net (fo=15, routed)          0.565     7.312    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_6_n_0
    SLICE_X95Y92         LUT6 (Prop_lut6_I5_O)        0.328     7.640 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.690     8.330    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X95Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.454 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           1.109     9.563    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X81Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.544    12.723    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.229    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X81Y92         FDRE (Setup_fdre_C_D)       -0.061    12.737    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.952ns (17.534%)  route 4.477ns (82.466%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.914     3.208    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X85Y100        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.456     3.664 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.114     4.778    SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_3
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.124     4.902 r  SCS_TT_TEST_i/DATA_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.650     5.552    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.676 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.440     6.116    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.435     6.675    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X82Y99         LUT5 (Prop_lut5_I4_O)        0.124     6.799 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.839     8.637    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.562    12.742    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    SCS_TT_TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.564ns (41.292%)  route 3.645ns (58.708%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.845     3.139    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y101        FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDSE (Prop_fdse_C_Q)         0.518     3.657 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.692     4.349    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X33Y102        LUT2 (Prop_lut2_I1_O)        0.150     4.499 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           1.161     5.659    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X34Y99         LUT5 (Prop_lut5_I2_O)        0.354     6.013 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.995     7.008    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.348     7.356 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.356    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.906    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.219 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.798     9.017    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.331     9.348 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.348    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X33Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.478    12.657    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y92         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.075    12.707    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.196ns (18.701%)  route 5.199ns (81.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.716     3.010    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X64Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.419     3.429 f  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=54, routed)          2.993     6.422    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X96Y95         LUT4 (Prop_lut4_I1_O)        0.325     6.747 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_6/O
                         net (fo=15, routed)          0.893     7.640    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_6_n_0
    SLICE_X95Y95         LUT6 (Prop_lut6_I5_O)        0.328     7.968 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_2/O
                         net (fo=1, routed)           0.403     8.371    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_2_n_0
    SLICE_X95Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.495 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=2, routed)           0.910     9.405    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X82Y95         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.546    12.725    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X82Y95         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.229    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X82Y95         FDRE (Setup_fdre_C_D)       -0.031    12.769    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.574ns (24.744%)  route 4.787ns (75.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.737     3.031    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=8, routed)           3.943     8.423    SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X105Y87        LUT4 (Prop_lut4_I0_O)        0.124     8.547 r  SCS_TT_TEST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.844     9.392    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/D[31]
    SLICE_X106Y78        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.671    12.850    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y78        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X106Y78        FDRE (Setup_fdre_C_D)       -0.067    12.758    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  3.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.611%)  route 0.253ns (66.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.635     0.971    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X109Y95        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.253     1.351    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio2_io_i_d2[5]
    SLICE_X109Y101       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.992     1.358    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y101       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X109Y101       FDRE (Hold_fdre_C_D)        -0.006     1.317    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (67.016%)  route 0.103ns (32.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.718     1.054    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y100       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164     1.218 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/Q
                         net (fo=1, routed)           0.103     1.321    SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg
    SLICE_X106Y99        LUT5 (Prop_lut5_I2_O)        0.045     1.366 r  SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.366    SCS_TT_TEST_i/DATA1/U0/ip2bus_data[7]
    SLICE_X106Y99        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.906     1.272    SCS_TT_TEST_i/DATA1/U0/s_axi_aclk
    SLICE_X106Y99        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism             -0.035     1.237    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.092     1.329    SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.776%)  route 0.141ns (40.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.690     1.026    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X96Y100        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDSE (Prop_fdse_C_Q)         0.164     1.190 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_OE_reg[7]/Q
                         net (fo=1, routed)           0.141     1.331    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/gpio_io_t[24]
    SLICE_X96Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.376 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.376    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1[7]_i_1_n_0
    SLICE_X96Y98         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.878     1.244    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X96Y98         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X96Y98         FDRE (Hold_fdre_C_D)         0.121     1.330    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.260%)  route 0.295ns (69.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.607     0.943    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X105Y92        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.128     1.071 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.295     1.366    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio_io_i_d2[24]
    SLICE_X105Y102       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.966     1.332    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y102       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/C
                         clock pessimism             -0.035     1.297    
    SLICE_X105Y102       FDRE (Hold_fdre_C_D)         0.017     1.314    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.785%)  route 0.147ns (41.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.691     1.027    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X102Y100       FDSE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100       FDSE (Prop_fdse_C_Q)         0.164     1.191 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/Q
                         net (fo=1, routed)           0.147     1.338    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio2_io_t[14]
    SLICE_X102Y99        LUT5 (Prop_lut5_I1_O)        0.045     1.383 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3[17]_i_1/O
                         net (fo=1, routed)           0.000     1.383    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Read_Reg2_In[17]
    SLICE_X102Y99        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.879     1.245    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X102Y99        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X102Y99        FDRE (Hold_fdre_C_D)         0.120     1.330    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.690     1.026    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y100        FDSE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDSE (Prop_fdse_C_Q)         0.141     1.167 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/Q
                         net (fo=1, routed)           0.144     1.311    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/gpio2_io_t[7]
    SLICE_X97Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.356 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3[24]_i_1/O
                         net (fo=1, routed)           0.000     1.356    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Read_Reg2_In[5]
    SLICE_X97Y99         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.878     1.244    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y99         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[24]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X97Y99         FDRE (Hold_fdre_C_D)         0.092     1.301    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.713%)  route 0.318ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.635     0.971    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X109Y95        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.318     1.416    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio_io_i_d2[5]
    SLICE_X109Y101       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.992     1.358    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y101       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X109Y101       FDRE (Hold_fdre_C_D)         0.025     1.348    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.575     0.911    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y91         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.188    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y90         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.843     1.209    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.267%)  route 0.144ns (40.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.689     1.025    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X92Y100        FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/Q
                         net (fo=1, routed)           0.144     1.333    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/gpio_Data_In[16]
    SLICE_X93Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.378 r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.378    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1[16]_i_1_n_0
    SLICE_X93Y98         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.877     1.243    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y98         FDRE                                         r  SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y98         FDRE (Hold_fdre_C_D)         0.091     1.299    SCS_TT_TEST_i/DATA_UTIL/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.468%)  route 0.175ns (45.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.691     1.027    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y100       FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.164     1.191 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/Q
                         net (fo=1, routed)           0.175     1.366    SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg
    SLICE_X104Y98        LUT5 (Prop_lut5_I3_O)        0.045     1.411 r  SCS_TT_TEST_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000     1.411    SCS_TT_TEST_i/DATA1/U0/ip2bus_data[15]
    SLICE_X104Y98        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.880     1.246    SCS_TT_TEST_i/DATA1/U0/s_axi_aclk
    SLICE_X104Y98        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism             -0.035     1.211    
    SLICE_X104Y98        FDRE (Hold_fdre_C_D)         0.120     1.331    SCS_TT_TEST_i/DATA1/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X86Y97    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y97    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y97    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y97    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y98    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y98    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y98    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X102Y88   SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X98Y87    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y93    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y93    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y94    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :           10  Failing Endpoints,  Worst Slack       -1.088ns,  Total Violation       -5.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        1.421ns  (logic 0.524ns (36.871%)  route 0.897ns (63.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 3.077 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.985    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.851     3.077    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X112Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.524     3.601 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.897     4.498    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[9]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/C
                         clock pessimism             -0.174     3.684    
                         clock uncertainty           -0.231     3.453    
    SLICE_X109Y85        FDRE (Setup_fdre_C_D)       -0.043     3.410    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]
  -------------------------------------------------------------------
                         required time                          3.410    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        1.247ns  (logic 0.459ns (36.810%)  route 0.788ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 3.077 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.985    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.851     3.077    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X111Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.459     3.536 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.788     4.324    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[9]
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
                         clock pessimism             -0.174     3.678    
                         clock uncertainty           -0.231     3.447    
    SLICE_X111Y77        FDRE (Setup_fdre_C_D)       -0.058     3.389    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]
  -------------------------------------------------------------------
                         required time                          3.389    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        1.123ns  (logic 0.459ns (40.856%)  route 0.664ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 3.085 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.985    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.859     3.085    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X107Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.459     3.544 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.664     4.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[9]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/C
                         clock pessimism             -0.174     3.680    
                         clock uncertainty           -0.231     3.449    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)       -0.040     3.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]
  -------------------------------------------------------------------
                         required time                          3.409    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        1.057ns  (logic 0.459ns (43.430%)  route 0.598ns (56.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.072 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.985    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     3.072    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X107Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.459     3.531 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.598     4.129    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[9]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/C
                         clock pessimism             -0.174     3.680    
                         clock uncertainty           -0.231     3.449    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)       -0.072     3.377    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]
  -------------------------------------------------------------------
                         required time                          3.377    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.531%)  route 0.468ns (50.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.089 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.985    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.730 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.125    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.863     3.089    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X110Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.459     3.548 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.468     4.016    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[9]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/C
                         clock pessimism             -0.174     3.685    
                         clock uncertainty           -0.231     3.454    
    SLICE_X112Y83        FDRE (Setup_fdre_C_D)       -0.013     3.441    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.525ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        2.014ns  (logic 0.456ns (22.646%)  route 1.558ns (77.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.782ns = ( 1.918 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.898    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.779     1.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X105Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.456     2.374 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.558     3.931    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[1]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism             -0.174     3.681    
                         clock uncertainty           -0.231     3.450    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)       -0.043     3.407    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                          3.407    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                 -0.525    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.916%)  route 1.238ns (73.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 1.987 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.898    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.848     1.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X111Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.456     2.443 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.238     3.681    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism             -0.174     3.680    
                         clock uncertainty           -0.231     3.449    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)       -0.093     3.356    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        1.746ns  (logic 0.456ns (26.122%)  route 1.290ns (73.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 1.987 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.898    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.848     1.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X111Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.456     2.443 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.290     3.733    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[1]
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism             -0.174     3.678    
                         clock uncertainty           -0.231     3.447    
    SLICE_X108Y80        FDRE (Setup_fdre_C_D)       -0.030     3.417    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.417    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        1.613ns  (logic 0.456ns (28.263%)  route 1.157ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 2.003 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.898    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.864     2.003    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X113Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.456     2.459 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.157     3.616    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[1]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism             -0.174     3.675    
                         clock uncertainty           -0.231     3.444    
    SLICE_X113Y74        FDRE (Setup_fdre_C_D)       -0.093     3.351    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        1.613ns  (logic 0.456ns (28.268%)  route 1.157ns (71.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 1.998 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     1.898    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.038    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.859     1.998    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X109Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.456     2.454 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.157     3.611    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[1]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism             -0.174     3.681    
                         clock uncertainty           -0.231     3.450    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)       -0.092     3.358    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                 -0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.854%)  route 0.535ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.635ns = ( 0.771 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.633     0.771    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X109Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141     0.912 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.535     1.447    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[1]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism              0.049     0.950    
                         clock uncertainty            0.231     1.181    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.047     1.228    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.046%)  route 0.562ns (79.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.637ns = ( 0.773 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.635     0.773    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X113Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     0.914 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.562     1.476    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[1]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.894     0.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism              0.049     0.945    
                         clock uncertainty            0.231     1.176    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.047     1.223    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.770%)  route 0.610ns (81.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns = ( 0.763 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.625     0.763    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X111Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141     0.904 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.610     1.514    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism              0.049     0.949    
                         clock uncertainty            0.231     1.180    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.047     1.227    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.536%)  route 0.620ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.627ns = ( 0.763 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.625     0.763    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X111Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141     0.904 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.620     1.523    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[1]
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.897     0.899    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism              0.049     0.948    
                         clock uncertainty            0.231     1.179    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.053     1.232    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.136ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.940%)  route 0.744ns (84.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.606ns = ( 0.742 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.715    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.406 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.112    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.604     0.742    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X105Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.141     0.883 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.744     1.626    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[1]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism              0.049     0.950    
                         clock uncertainty            0.231     1.181    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.076     1.257    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.145%)  route 0.164ns (52.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.859 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.802    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.634     1.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X110Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.146     2.005 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.164     2.168    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[9]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.064     1.249    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.367ns  (logic 0.146ns (39.733%)  route 0.221ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.858 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.802    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.633     1.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X107Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.146     2.004 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.221     2.225    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[9]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/C
                         clock pessimism              0.049     0.949    
                         clock uncertainty            0.231     1.180    
    SLICE_X111Y78        FDRE (Hold_fdre_C_D)         0.078     1.258    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.458%)  route 0.215ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.626ns = ( 1.849 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.802    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.624     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X107Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.146     1.995 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.215     2.209    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[9]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/C
                         clock pessimism              0.049     0.949    
                         clock uncertainty            0.231     1.180    
    SLICE_X111Y78        FDRE (Hold_fdre_C_D)         0.055     1.235    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.462ns  (logic 0.146ns (31.606%)  route 0.316ns (68.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns = ( 1.853 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.802    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.628     1.853    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X111Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.146     1.999 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.316     2.314    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[9]
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.897     0.899    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
                         clock pessimism              0.049     0.948    
                         clock uncertainty            0.231     1.179    
    SLICE_X111Y77        FDRE (Hold_fdre_C_D)         0.072     1.251    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.223ns)
  Data Path Delay:        0.530ns  (logic 0.167ns (31.499%)  route 0.363ns (68.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.630ns = ( 1.853 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.802    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.681 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.199    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.628     1.853    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X112Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.167     2.020 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.363     2.383    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[9]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/C
                         clock pessimism              0.049     0.953    
                         clock uncertainty            0.231     1.184    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.076     1.260    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  1.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.910ns,  Total Violation       -4.709ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        1.041ns  (logic 0.459ns (44.075%)  route 0.582ns (55.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 3.214 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.121    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.852     3.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X107Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.459     3.673 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.582     4.255    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[10]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/C
                         clock pessimism             -0.174     3.680    
                         clock uncertainty           -0.231     3.449    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)       -0.103     3.346    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]
  -------------------------------------------------------------------
                         required time                          3.346    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.963ns  (logic 0.459ns (47.666%)  route 0.504ns (52.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 3.210 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.121    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.848     3.210    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X111Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.459     3.669 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.504     4.173    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[10]
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/C
                         clock pessimism             -0.174     3.678    
                         clock uncertainty           -0.231     3.447    
    SLICE_X111Y77        FDRE (Setup_fdre_C_D)       -0.067     3.380    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]
  -------------------------------------------------------------------
                         required time                          3.380    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                 -0.793    

Slack (VIOLATED) :        -0.775ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.924ns  (logic 0.459ns (49.682%)  route 0.465ns (50.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 3.214 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.121    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.852     3.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X107Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.459     3.673 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.465     4.138    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[10]
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/C
                         clock pessimism             -0.174     3.675    
                         clock uncertainty           -0.231     3.444    
    SLICE_X109Y77        FDRE (Setup_fdre_C_D)       -0.081     3.363    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]
  -------------------------------------------------------------------
                         required time                          3.363    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                 -0.775    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.938ns  (logic 0.459ns (48.927%)  route 0.479ns (51.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.223 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.121    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.861     3.223    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X107Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.459     3.682 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.479     4.161    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[10]
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.679     3.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/C
                         clock pessimism             -0.174     3.682    
                         clock uncertainty           -0.231     3.451    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)       -0.062     3.389    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]
  -------------------------------------------------------------------
                         required time                          3.389    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.757ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.938ns  (logic 0.459ns (48.927%)  route 0.479ns (51.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.223 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.121    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.594 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.861     3.223    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X107Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.459     3.682 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.479     4.161    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[10]
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.679     3.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/C
                         clock pessimism             -0.174     3.682    
                         clock uncertainty           -0.231     3.451    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)       -0.047     3.404    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 -0.757    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.606ns  (logic 0.456ns (28.390%)  route 1.150ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 2.133 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.034    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.858     2.133    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X107Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456     2.589 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.150     3.739    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[2]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism             -0.174     3.685    
                         clock uncertainty           -0.231     3.454    
    SLICE_X110Y83        FDRE (Setup_fdre_C_D)       -0.067     3.387    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.387    
                         arrival time                          -3.739    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.444ns  (logic 0.518ns (35.878%)  route 0.926ns (64.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 2.123 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.034    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.848     2.123    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X108Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518     2.641 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.926     3.567    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[2]
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism             -0.174     3.678    
                         clock uncertainty           -0.231     3.447    
    SLICE_X111Y77        FDRE (Setup_fdre_C_D)       -0.081     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.366    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.456ns  (logic 0.456ns (31.310%)  route 1.000ns (68.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 2.133 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.034    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.858     2.133    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X107Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456     2.589 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.000     3.589    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[2]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism             -0.174     3.685    
                         clock uncertainty           -0.231     3.454    
    SLICE_X112Y83        FDRE (Setup_fdre_C_D)       -0.013     3.441    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.271ns  (logic 0.518ns (40.762%)  route 0.753ns (59.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 2.123 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.034    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.848     2.123    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X108Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518     2.641 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.753     3.394    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[2]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism             -0.174     3.680    
                         clock uncertainty           -0.231     3.449    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)       -0.047     3.402    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.157ns  (logic 0.518ns (44.776%)  route 0.639ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 2.123 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.034    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.681 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.848     2.123    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X108Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518     2.641 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.639     3.280    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism             -0.174     3.680    
                         clock uncertainty           -0.231     3.449    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)       -0.058     3.391    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                          3.391    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.852%)  route 0.228ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns = ( 0.898 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.851    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.625     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X108Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164     1.062 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.228     1.290    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism              0.049     0.949    
                         clock uncertainty            0.231     1.180    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.072     1.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.255%)  route 0.254ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns = ( 0.898 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.851    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.625     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X108Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164     1.062 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.254     1.316    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[2]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism              0.049     0.949    
                         clock uncertainty            0.231     1.180    
    SLICE_X111Y78        FDRE (Hold_fdre_C_D)         0.075     1.255    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.141%)  route 0.419ns (71.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.627ns = ( 0.898 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.851    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.625     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X108Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164     1.062 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.419     1.481    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[2]
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.897     0.899    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism              0.049     0.948    
                         clock uncertainty            0.231     1.179    
    SLICE_X111Y77        FDRE (Hold_fdre_C_D)         0.066     1.245    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.291%)  route 0.464ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns = ( 0.905 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.851    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.632     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X107Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.464     1.511    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[2]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.064     1.249    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.325%)  route 0.520ns (78.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns = ( 0.905 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.851    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.270 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.632     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X107Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.520     1.567    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[2]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.070     1.255    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.807%)  route 0.153ns (51.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.993 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.938    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.633     1.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X107Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.146     2.139 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.153     2.293    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[10]
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/C
                         clock pessimism              0.049     0.951    
                         clock uncertainty            0.231     1.182    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.075     1.257    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.807%)  route 0.153ns (51.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.993 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.938    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.633     1.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X107Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.146     2.139 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.153     2.293    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[10]
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/C
                         clock pessimism              0.049     0.951    
                         clock uncertainty            0.231     1.182    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.071     1.253    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.363%)  route 0.156ns (51.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.629ns = ( 1.987 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.938    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.627     1.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X107Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.146     2.133 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.156     2.289    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[10]
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.894     0.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/C
                         clock pessimism              0.049     0.945    
                         clock uncertainty            0.231     1.176    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.066     1.242    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.348ns  (logic 0.146ns (41.960%)  route 0.202ns (58.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.627ns = ( 1.985 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.938    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.625     1.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X111Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.146     2.131 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.202     2.333    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[10]
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.897     0.899    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/C
                         clock pessimism              0.049     0.948    
                         clock uncertainty            0.231     1.179    
    SLICE_X111Y77        FDRE (Hold_fdre_C_D)         0.070     1.249    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.763%)  route 0.195ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.629ns = ( 1.987 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.938    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.817 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.627     1.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X107Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.146     2.133 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.195     2.329    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[10]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/C
                         clock pessimism              0.049     0.949    
                         clock uncertainty            0.231     1.180    
    SLICE_X111Y78        FDRE (Hold_fdre_C_D)         0.059     1.239    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  1.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.903ns,  Total Violation       -4.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.910ns  (logic 0.459ns (50.458%)  route 0.451ns (49.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 3.355 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.257    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.857     3.355    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.459     3.814 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.451     4.264    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[11]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/C
                         clock pessimism             -0.174     3.685    
                         clock uncertainty           -0.231     3.454    
    SLICE_X110Y83        FDRE (Setup_fdre_C_D)       -0.092     3.362    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.362    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.748ns  (logic 0.422ns (56.446%)  route 0.326ns (43.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 3.355 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.257    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.857     3.355    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.422     3.777 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.326     4.102    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[11]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/C
                         clock pessimism             -0.174     3.681    
                         clock uncertainty           -0.231     3.450    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)       -0.215     3.235    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]
  -------------------------------------------------------------------
                         required time                          3.235    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.841ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.924ns  (logic 0.459ns (49.668%)  route 0.465ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 3.355 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.257    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.857     3.355    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.459     3.814 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.465     4.279    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[11]
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.679     3.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/C
                         clock pessimism             -0.174     3.682    
                         clock uncertainty           -0.231     3.451    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)       -0.013     3.438    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]
  -------------------------------------------------------------------
                         required time                          3.438    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                 -0.841    

Slack (VIOLATED) :        -0.749ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.782ns  (logic 0.459ns (58.695%)  route 0.323ns (41.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 3.355 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.257    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.857     3.355    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.459     3.814 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.323     4.137    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[11]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                         clock pessimism             -0.174     3.681    
                         clock uncertainty           -0.231     3.450    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)       -0.062     3.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]
  -------------------------------------------------------------------
                         required time                          3.388    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                 -0.749    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.783ns  (logic 0.459ns (58.620%)  route 0.324ns (41.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 3.355 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.257    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.458 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.397    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.857     3.355    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.459     3.814 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.324     4.138    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[11]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/C
                         clock pessimism             -0.174     3.681    
                         clock uncertainty           -0.231     3.450    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)       -0.047     3.403    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]
  -------------------------------------------------------------------
                         required time                          3.403    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        1.396ns  (logic 0.518ns (37.106%)  route 0.878ns (62.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.274 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.170    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.863     2.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X112Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     2.792 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.878     3.670    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[3]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism             -0.174     3.677    
                         clock uncertainty           -0.231     3.446    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.043     3.403    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.403    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        1.374ns  (logic 0.518ns (37.692%)  route 0.856ns (62.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.274 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.170    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.863     2.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X112Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     2.792 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.856     3.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[3]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism             -0.174     3.675    
                         clock uncertainty           -0.231     3.444    
    SLICE_X113Y74        FDRE (Setup_fdre_C_D)       -0.043     3.401    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.401    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.135ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        1.307ns  (logic 0.518ns (39.620%)  route 0.789ns (60.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 2.259 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.170    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.848     2.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X112Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.518     2.777 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.789     3.566    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism             -0.174     3.675    
                         clock uncertainty           -0.231     3.444    
    SLICE_X108Y77        FDRE (Setup_fdre_C_D)       -0.013     3.431    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.961ns  (logic 0.518ns (53.921%)  route 0.443ns (46.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.274 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.170    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.863     2.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X112Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     2.792 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.443     3.234    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[3]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism             -0.174     3.685    
                         clock uncertainty           -0.231     3.454    
    SLICE_X110Y83        FDRE (Setup_fdre_C_D)       -0.093     3.361    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.361    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        1.074ns  (logic 0.518ns (48.234%)  route 0.556ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.783ns = ( 2.191 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.170    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.310    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.780     2.191    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X104Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.518     2.709 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.556     3.265    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[3]
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.679     3.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism             -0.174     3.682    
                         clock uncertainty           -0.231     3.451    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)       -0.030     3.421    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                          3.421    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.145%)  route 0.157ns (48.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.043 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.987    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.634     1.043    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X112Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.157     1.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[3]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.047     1.232    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.105%)  route 0.245ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.607ns = ( 1.014 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.987    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.605     1.014    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X104Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.164     1.178 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.245     1.423    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[3]
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism              0.049     0.951    
                         clock uncertainty            0.231     1.182    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.053     1.235    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.641%)  route 0.309ns (65.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.627ns = ( 1.034 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.987    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.625     1.034    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X112Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164     1.198 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.309     1.508    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.894     0.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism              0.049     0.945    
                         clock uncertainty            0.231     1.176    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.064     1.240    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.076%)  route 0.347ns (67.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.043 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.987    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.634     1.043    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X112Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.347     1.555    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[3]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.894     0.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism              0.049     0.945    
                         clock uncertainty            0.231     1.176    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.076     1.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.408ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.654%)  route 0.371ns (69.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.043 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     0.987    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.134 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.384    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.634     1.043    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X112Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     1.207 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.371     1.578    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[3]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism              0.049     0.946    
                         clock uncertainty            0.231     1.177    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.076     1.253    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.108%)  route 0.101ns (40.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns = ( 2.127 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.074    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.631     2.127    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.146     2.273 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.101     2.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[11]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/C
                         clock pessimism              0.049     0.950    
                         clock uncertainty            0.231     1.181    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.075     1.256    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.108%)  route 0.101ns (40.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns = ( 2.127 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.074    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.631     2.127    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.146     2.273 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.101     2.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[11]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                         clock pessimism              0.049     0.950    
                         clock uncertainty            0.231     1.181    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.071     1.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.239ns  (logic 0.133ns (55.738%)  route 0.106ns (44.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns = ( 2.127 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.074    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.631     2.127    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.133     2.260 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.106     2.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[11]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/C
                         clock pessimism              0.049     0.950    
                         clock uncertainty            0.231     1.181    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.024     1.205    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.535%)  route 0.161ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.633ns = ( 2.127 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.074    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.631     2.127    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.146     2.273 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.161     2.434    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[11]
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/C
                         clock pessimism              0.049     0.951    
                         clock uncertainty            0.231     1.182    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.064     1.246    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.495ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.674%)  route 0.174ns (54.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.633ns = ( 2.127 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.074    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.953 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.471    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.631     2.127    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X107Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.146     2.273 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.174     2.447    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[11]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.047     1.232    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            6  Failing Endpoints,  Worst Slack       -1.274ns,  Total Violation       -5.715ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.274ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        1.157ns  (logic 0.459ns (39.657%)  route 0.698ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.494 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.861     3.494    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X107Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.459     3.953 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.698     4.652    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[12]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/C
                         clock pessimism             -0.174     3.681    
                         clock uncertainty           -0.231     3.450    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)       -0.072     3.378    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]
  -------------------------------------------------------------------
                         required time                          3.378    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 -1.274    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        1.208ns  (logic 0.459ns (38.007%)  route 0.749ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.852ns = ( 3.482 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.849     3.482    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X106Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.459     3.941 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.749     4.690    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[12]
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/C
                         clock pessimism             -0.174     3.678    
                         clock uncertainty           -0.231     3.447    
    SLICE_X108Y80        FDRE (Setup_fdre_C_D)       -0.013     3.434    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.075ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        1.011ns  (logic 0.524ns (51.832%)  route 0.487ns (48.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.479 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.846     3.479    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X108Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.524     4.003 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.487     4.490    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[12]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/C
                         clock pessimism             -0.174     3.677    
                         clock uncertainty           -0.231     3.446    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.030     3.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]
  -------------------------------------------------------------------
                         required time                          3.416    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.953ns  (logic 0.459ns (48.169%)  route 0.494ns (51.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 3.857 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.496 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.863     3.496    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X111Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.459     3.955 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.494     4.449    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[12]
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.680     3.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/C
                         clock pessimism             -0.174     3.683    
                         clock uncertainty           -0.231     3.452    
    SLICE_X108Y84        FDRE (Setup_fdre_C_D)       -0.016     3.436    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]
  -------------------------------------------------------------------
                         required time                          3.436    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.928ns  (logic 0.459ns (49.437%)  route 0.469ns (50.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.852ns = ( 3.482 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     3.392    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -0.323 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.849     3.482    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X106Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.459     3.941 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.469     4.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[12]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/C
                         clock pessimism             -0.174     3.677    
                         clock uncertainty           -0.231     3.446    
    SLICE_X108Y78        FDRE (Setup_fdre_C_D)       -0.030     3.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]
  -------------------------------------------------------------------
                         required time                          3.416    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.102%)  route 0.627ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 2.408 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.862     2.408    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X109Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456     2.864 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.627     3.492    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[4]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
                         clock pessimism             -0.174     3.685    
                         clock uncertainty           -0.231     3.454    
    SLICE_X110Y83        FDRE (Setup_fdre_C_D)       -0.062     3.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.194%)  route 0.490ns (51.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 2.394 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.848     2.394    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X109Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     2.850 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.490     3.341    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[4]
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/C
                         clock pessimism             -0.174     3.677    
                         clock uncertainty           -0.231     3.446    
    SLICE_X111Y76        FDRE (Setup_fdre_C_D)       -0.067     3.379    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.619%)  route 0.445ns (49.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.409 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.863     2.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X110Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.456     2.865 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.445     3.310    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[4]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/C
                         clock pessimism             -0.174     3.685    
                         clock uncertainty           -0.231     3.454    
    SLICE_X110Y83        FDRE (Setup_fdre_C_D)       -0.093     3.361    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.361    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.899ns  (logic 0.456ns (50.744%)  route 0.443ns (49.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.853ns = ( 2.396 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.850     2.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X110Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.456     2.852 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.443     3.295    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[4]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/C
                         clock pessimism             -0.174     3.677    
                         clock uncertainty           -0.231     3.446    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.047     3.399    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]
  -------------------------------------------------------------------
                         required time                          3.399    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 2.400 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.762     2.305    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.715    -1.410 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.854     2.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X107Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.456     2.856 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.323     3.179    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[4]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/C
                         clock pessimism             -0.174     3.678    
                         clock uncertainty           -0.231     3.447    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)       -0.013     3.434    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.631ns = ( 1.174 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.123    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.629     1.174    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X107Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141     1.315 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.101     1.416    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[4]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.896     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/C
                         clock pessimism              0.049     0.947    
                         clock uncertainty            0.231     1.178    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.064     1.242    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.059%)  route 0.159ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.628ns = ( 1.171 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.123    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.626     1.171    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X110Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.141     1.312 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.159     1.471    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[4]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/C
                         clock pessimism              0.049     0.946    
                         clock uncertainty            0.231     1.177    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.075     1.252    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.627ns = ( 1.170 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.123    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.625     1.170    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X109Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.311 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.168     1.479    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[4]
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/C
                         clock pessimism              0.049     0.946    
                         clock uncertainty            0.231     1.177    
    SLICE_X111Y76        FDRE (Hold_fdre_C_D)         0.070     1.247    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.069%)  route 0.172ns (54.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.179 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.123    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.634     1.179    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X110Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141     1.320 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.172     1.492    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[4]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.047     1.232    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.293%)  route 0.237ns (62.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.179 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     1.123    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.634     1.179    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X109Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     1.320 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.237     1.557    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[4]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.071     1.256    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.486%)  route 0.161ns (52.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.629ns = ( 2.259 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.210    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.627     2.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X106Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.146     2.405 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.161     2.567    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[12]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/C
                         clock pessimism              0.049     0.946    
                         clock uncertainty            0.231     1.177    
    SLICE_X108Y78        FDRE (Hold_fdre_C_D)         0.053     1.230    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.315ns  (logic 0.146ns (46.364%)  route 0.169ns (53.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.636ns = ( 2.266 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.210    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.634     2.266    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X111Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.146     2.412 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.169     2.581    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[12]
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.901     0.903    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/C
                         clock pessimism              0.049     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.060     1.243    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.327ns  (logic 0.167ns (51.078%)  route 0.160ns (48.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.626ns = ( 2.256 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.210    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.624     2.256    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X108Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.167     2.423 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.160     2.583    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[12]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/C
                         clock pessimism              0.049     0.946    
                         clock uncertainty            0.231     1.177    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.053     1.230    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.783%)  route 0.240ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.635ns = ( 2.265 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.210    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.633     2.265    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X107Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.146     2.411 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.240     2.652    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[12]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/C
                         clock pessimism              0.049     0.950    
                         clock uncertainty            0.231     1.181    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.055     1.236    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.419ns  (logic 0.146ns (34.871%)  route 0.273ns (65.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.629ns = ( 2.259 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.580     2.210    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.122     1.089 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out5_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.627     2.259    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X106Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.146     2.405 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.273     2.678    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[12]
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.897     0.899    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/C
                         clock pessimism              0.049     0.948    
                         clock uncertainty            0.231     1.179    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.064     1.243    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  1.435    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.831ns,  Total Violation       -6.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        1.129ns  (logic 0.459ns (40.671%)  route 0.670ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 3.086 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.026    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.863     3.086    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X113Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.459     3.545 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.670     4.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[13]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/C
                         clock pessimism              0.000     3.854    
                         clock uncertainty           -0.427     3.426    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)       -0.043     3.383    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]
  -------------------------------------------------------------------
                         required time                          3.383    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        1.117ns  (logic 0.459ns (41.078%)  route 0.658ns (58.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 3.071 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.026    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.848     3.071    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X110Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_fdre_C_Q)         0.459     3.530 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.658     4.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[13]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/C
                         clock pessimism              0.000     3.851    
                         clock uncertainty           -0.427     3.423    
    SLICE_X108Y78        FDRE (Setup_fdre_C_D)       -0.013     3.410    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]
  -------------------------------------------------------------------
                         required time                          3.410    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        1.070ns  (logic 0.459ns (42.897%)  route 0.611ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 3.084 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.026    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.861     3.084    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X109Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.459     3.543 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.611     4.154    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[13]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X109Y85        FDRE (Setup_fdre_C_D)       -0.040     3.390    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.390    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        2.057ns  (logic 0.518ns (25.185%)  route 1.539ns (74.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 1.984 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     1.939    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.848     1.984    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X108Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDRE (Prop_fdre_C_Q)         0.518     2.502 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.539     4.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism              0.000     3.851    
                         clock uncertainty           -0.427     3.423    
    SLICE_X111Y76        FDRE (Setup_fdre_C_D)       -0.043     3.380    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                          3.380    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.171%)  route 1.601ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 1.984 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     1.939    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.848     1.984    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X110Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456     2.440 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.601     4.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[5]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism              0.000     3.851    
                         clock uncertainty           -0.427     3.423    
    SLICE_X108Y78        FDRE (Setup_fdre_C_D)       -0.013     3.410    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.410    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        1.025ns  (logic 0.459ns (44.773%)  route 0.566ns (55.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.777ns = ( 3.000 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.026    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.777     3.000    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X105Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.459     3.459 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.566     4.025    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[13]
    SLICE_X108Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/C
                         clock pessimism              0.000     3.855    
                         clock uncertainty           -0.427     3.427    
    SLICE_X108Y82        FDRE (Setup_fdre_C_D)       -0.016     3.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]
  -------------------------------------------------------------------
                         required time                          3.411    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        1.982ns  (logic 0.456ns (23.002%)  route 1.526ns (76.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 3.853 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 1.984 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     1.939    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.848     1.984    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X110Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.456     2.440 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.526     3.966    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[5]
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.676     3.853    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism              0.000     3.853    
                         clock uncertainty           -0.427     3.425    
    SLICE_X108Y81        FDRE (Setup_fdre_C_D)       -0.030     3.395    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.976%)  route 1.446ns (76.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 3.848 - 2.174 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 1.993 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     1.939    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.857     1.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X106Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.456     2.449 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.446     3.895    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[5]
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.671     3.848    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism              0.000     3.848    
                         clock uncertainty           -0.427     3.420    
    SLICE_X106Y76        FDRE (Setup_fdre_C_D)       -0.095     3.325    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.325    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                 -0.570    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        1.875ns  (logic 0.456ns (24.321%)  route 1.419ns (75.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 1.995 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     1.939    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.854 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.035    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.859     1.995    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X106Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456     2.451 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.419     3.870    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[5]
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism              0.000     3.849    
                         clock uncertainty           -0.427     3.421    
    SLICE_X109Y77        FDRE (Setup_fdre_C_D)       -0.067     3.354    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                          3.354    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.766ns  (logic 0.459ns (59.889%)  route 0.307ns (40.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 3.086 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.026    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.767 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.122    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.863     3.086    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X113Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.459     3.545 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.307     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[13]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X109Y85        FDRE (Setup_fdre_C_D)       -0.092     3.338    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 -0.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.694%)  route 0.656ns (82.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.633ns = ( 0.769 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.730    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.633     0.769    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X106Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.141     0.910 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.656     1.565    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[5]
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.894     0.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.427     1.323    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.070     1.393    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.282%)  route 0.675ns (82.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.631ns = ( 0.767 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.730    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.631     0.767    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X106Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141     0.908 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.675     1.582    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[5]
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.892     0.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.427     1.321    
    SLICE_X106Y76        FDRE (Hold_fdre_C_D)         0.046     1.367    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.853ns  (logic 0.141ns (16.521%)  route 0.712ns (83.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.625ns = ( 0.761 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.730    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.625     0.761    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X110Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141     0.902 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.712     1.614    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[5]
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.427     1.327    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.053     1.380    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.620%)  route 0.762ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns = ( 0.761 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.730    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.625     0.761    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X110Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141     0.902 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.762     1.663    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[5]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.427     1.324    
    SLICE_X108Y78        FDRE (Hold_fdre_C_D)         0.064     1.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.136ns)
  Data Path Delay:        0.954ns  (logic 0.164ns (17.194%)  route 0.790ns (82.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns = ( 0.761 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.136 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.730    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.419 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.110    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.136 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.625     0.761    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X108Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDRE (Prop_fdre_C_Q)         0.164     0.925 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.790     1.714    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.427     1.324    
    SLICE_X111Y76        FDRE (Hold_fdre_C_D)         0.076     1.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.065%)  route 0.114ns (43.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns = ( 1.857 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.817    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.634     1.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X113Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.146     2.003 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.114     2.117    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[13]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.047     1.378    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.344ns  (logic 0.146ns (42.440%)  route 0.198ns (57.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.633ns = ( 1.856 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.817    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.633     1.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X109Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.146     2.002 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.198     2.200    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[13]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.078     1.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.611%)  route 0.242ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.603ns = ( 1.826 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.817    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.603     1.826    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X105Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.146     1.972 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.242     2.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[13]
    SLICE_X108Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.427     1.328    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.060     1.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.634ns = ( 1.857 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.817    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.634     1.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X113Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.146     2.003 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.242     2.244    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[13]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.427     1.327    
    SLICE_X111Y78        FDRE (Hold_fdre_C_D)         0.076     1.403    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.223ns)
  Data Path Delay:        0.414ns  (logic 0.146ns (35.233%)  route 0.268ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns = ( 1.848 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.223 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.817    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.668 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.197    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out1_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.223 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.625     1.848    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X110Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_fdre_C_Q)         0.146     1.994 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.268     2.262    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[13]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.427     1.324    
    SLICE_X108Y78        FDRE (Hold_fdre_C_D)         0.064     1.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.873    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.959ns,  Total Violation       -6.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        1.084ns  (logic 0.459ns (42.325%)  route 0.625ns (57.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 3.224 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.162    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.865     3.224    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X111Y88        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.459     3.683 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.625     4.308    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[14]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X109Y85        FDRE (Setup_fdre_C_D)       -0.081     3.349    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.349    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.905ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        1.082ns  (logic 0.459ns (42.412%)  route 0.623ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.223 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.162    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.864     3.223    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X111Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.459     3.682 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.623     4.305    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[14]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/C
                         clock pessimism              0.000     3.859    
                         clock uncertainty           -0.427     3.431    
    SLICE_X112Y83        FDRE (Setup_fdre_C_D)       -0.031     3.400    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]
  -------------------------------------------------------------------
                         required time                          3.400    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                 -0.905    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        1.081ns  (logic 0.459ns (42.460%)  route 0.622ns (57.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.208 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.162    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.849     3.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X107Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.459     3.667 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.622     4.289    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[14]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/C
                         clock pessimism              0.000     3.851    
                         clock uncertainty           -0.427     3.423    
    SLICE_X108Y78        FDRE (Setup_fdre_C_D)       -0.016     3.407    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]
  -------------------------------------------------------------------
                         required time                          3.407    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.867ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.986ns  (logic 0.459ns (46.565%)  route 0.527ns (53.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.208 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.162    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.849     3.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X107Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.459     3.667 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.527     4.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[14]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/C
                         clock pessimism              0.000     3.849    
                         clock uncertainty           -0.427     3.421    
    SLICE_X113Y74        FDRE (Setup_fdre_C_D)       -0.095     3.326    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]
  -------------------------------------------------------------------
                         required time                          3.326    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 -0.867    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.936ns  (logic 0.459ns (49.039%)  route 0.477ns (50.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 3.848 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.208 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.162    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.631 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.258    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.849     3.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X107Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.459     3.667 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.477     4.144    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[14]
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.671     3.848    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/C
                         clock pessimism              0.000     3.848    
                         clock uncertainty           -0.427     3.420    
    SLICE_X106Y76        FDRE (Setup_fdre_C_D)       -0.047     3.373    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]
  -------------------------------------------------------------------
                         required time                          3.373    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        2.011ns  (logic 0.456ns (22.671%)  route 1.555ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 2.047 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.075    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.775     2.047    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X105Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.456     2.503 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.555     4.058    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[6]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism              0.000     3.852    
                         clock uncertainty           -0.427     3.424    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)       -0.013     3.411    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                          3.411    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        1.869ns  (logic 0.456ns (24.392%)  route 1.413ns (75.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 2.135 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.075    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.863     2.135    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X111Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456     2.591 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.413     4.004    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[6]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism              0.000     3.854    
                         clock uncertainty           -0.427     3.426    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)       -0.067     3.359    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                          3.359    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.529ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        1.822ns  (logic 0.518ns (28.435%)  route 1.304ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 2.118 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.075    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     2.118    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X108Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDRE (Prop_fdre_C_Q)         0.518     2.636 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.304     3.939    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[6]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism              0.000     3.851    
                         clock uncertainty           -0.427     3.423    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.013     3.410    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                          3.410    
                         arrival time                          -3.939    
  -------------------------------------------------------------------
                         slack                                 -0.529    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        1.808ns  (logic 0.456ns (25.224%)  route 1.352ns (74.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 2.047 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.075    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.775     2.047    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X105Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.456     2.503 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.352     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[6]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism              0.000     3.852    
                         clock uncertainty           -0.427     3.424    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)       -0.016     3.408    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -3.855    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        1.632ns  (logic 0.456ns (27.949%)  route 1.176ns (72.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 3.853 - 2.174 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 2.123 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.075    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.718 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.171    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.851     2.123    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X113Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.456     2.579 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.176     3.754    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.676     3.853    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism              0.000     3.853    
                         clock uncertainty           -0.427     3.425    
    SLICE_X108Y81        FDRE (Setup_fdre_C_D)       -0.016     3.409    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                          3.409    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 -0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.034%)  route 0.600ns (80.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.601ns = ( 0.872 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.866    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.601     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X105Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.141     1.013 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.600     1.613    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[6]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.896     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.427     1.325    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.060     1.385    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.623%)  route 0.578ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.628ns = ( 0.899 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.866    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.628     0.899    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X113Y72        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.578     1.618    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.427     1.327    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.060     1.387    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.350%)  route 0.627ns (81.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.601ns = ( 0.872 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.866    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.601     0.872    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X105Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.141     1.013 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.627     1.641    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[6]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.896     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.427     1.325    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.064     1.389    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.781ns  (logic 0.164ns (21.006%)  route 0.617ns (78.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns = ( 0.895 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.866    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.624     0.895    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X108Y75        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDRE (Prop_fdre_C_Q)         0.164     1.059 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.617     1.676    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[6]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.427     1.324    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.064     1.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.272ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.770%)  route 0.652ns (82.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.634ns = ( 0.905 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.272 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     0.866    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.283 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.246    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.272 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.634     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X111Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.046 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.652     1.699    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[6]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.427     1.327    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.070     1.397    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.492%)  route 0.149ns (50.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.627ns = ( 1.985 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.953    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.627     1.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X107Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.146     2.131 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.149     2.280    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[14]
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.892     0.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y76        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/C
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.427     1.321    
    SLICE_X106Y76        FDRE (Hold_fdre_C_D)         0.075     1.396    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.895%)  route 0.211ns (59.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.627ns = ( 1.985 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.953    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.627     1.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X107Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.146     2.131 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.211     2.342    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[14]
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.427     1.324    
    SLICE_X108Y78        FDRE (Hold_fdre_C_D)         0.060     1.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.642%)  route 0.213ns (59.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.993 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.953    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.635     1.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X111Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.146     2.139 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.213     2.353    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[14]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.427     1.332    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.059     1.391    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.747%)  route 0.204ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.627ns = ( 1.985 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.953    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.627     1.985    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X107Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.146     2.131 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.204     2.335    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[14]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.894     0.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.427     1.323    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.046     1.369    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.359ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.578%)  route 0.232ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.994 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.359 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.953    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.804 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.333    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out2_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.359 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.636     1.994    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X111Y88        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.146     2.140 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.232     2.373    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[14]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.066     1.397    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.975    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_1_0_1
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :           10  Failing Endpoints,  Worst Slack       -1.285ns,  Total Violation       -7.737ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        1.264ns  (logic 0.459ns (36.318%)  route 0.805ns (63.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.849 - 2.174 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 3.350 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.298    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.855     3.350    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X109Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.459     3.809 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.805     4.613    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[15]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672     3.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/C
                         clock pessimism              0.000     3.849    
                         clock uncertainty           -0.427     3.421    
    SLICE_X113Y74        FDRE (Setup_fdre_C_D)       -0.093     3.328    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]
  -------------------------------------------------------------------
                         required time                          3.328    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        1.206ns  (logic 0.459ns (38.047%)  route 0.747ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 3.341 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.298    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.846     3.341    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X109Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.459     3.800 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.747     4.547    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[15]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/C
                         clock pessimism              0.000     3.859    
                         clock uncertainty           -0.427     3.431    
    SLICE_X112Y83        FDRE (Setup_fdre_C_D)       -0.045     3.386    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]
  -------------------------------------------------------------------
                         required time                          3.386    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        1.100ns  (logic 0.524ns (47.630%)  route 0.576ns (52.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 3.356 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.298    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.861     3.356    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X108Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.524     3.880 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.576     4.456    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[15]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.678     3.855    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/C
                         clock pessimism              0.000     3.855    
                         clock uncertainty           -0.427     3.427    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)       -0.093     3.334    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        1.027ns  (logic 0.459ns (44.685%)  route 0.568ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 3.358 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.298    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.863     3.358    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X107Y88        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.459     3.817 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.568     4.385    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[15]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.681     3.858    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.427     3.430    
    SLICE_X109Y85        FDRE (Setup_fdre_C_D)       -0.093     3.337    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        1.003ns  (logic 0.459ns (45.749%)  route 0.544ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 3.341 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     3.298    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.394    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.846     3.341    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X109Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.459     3.800 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.544     4.344    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[15]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/C
                         clock pessimism              0.000     3.854    
                         clock uncertainty           -0.427     3.426    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)       -0.062     3.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.685ns  (logic 0.456ns (27.056%)  route 1.229ns (72.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 3.851 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 2.256 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.211    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.848     2.256    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X109Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.456     2.712 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.229     3.941    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.674     3.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism              0.000     3.851    
                         clock uncertainty           -0.427     3.423    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.016     3.407    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                          3.407    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.658ns  (logic 0.456ns (27.495%)  route 1.202ns (72.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 3.852 - 2.174 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 2.263 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.211    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.855     2.263    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X106Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.456     2.719 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.202     3.921    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[7]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.675     3.852    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism              0.000     3.852    
                         clock uncertainty           -0.427     3.424    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)       -0.030     3.394    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.526ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.669%)  route 1.192ns (72.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 3.859 - 2.174 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 2.266 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.211    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.858     2.266    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X106Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.456     2.722 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.192     3.914    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[7]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.682     3.859    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism              0.000     3.859    
                         clock uncertainty           -0.427     3.431    
    SLICE_X110Y83        FDRE (Setup_fdre_C_D)       -0.043     3.388    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                          3.388    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 -0.526    

Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.527ns  (logic 0.456ns (29.866%)  route 1.071ns (70.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 2.263 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.211    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.855     2.263    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X106Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.456     2.719 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.071     3.789    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[7]
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.679     3.856    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism              0.000     3.856    
                         clock uncertainty           -0.427     3.428    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)       -0.013     3.415    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.432%)  route 0.796ns (63.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 3.854 - 2.174 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 2.263 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          1.803     2.211    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.582 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.307    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          1.855     2.263    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X106Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.456     2.719 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.796     3.514    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[7]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570     3.744    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.677     3.854    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism              0.000     3.854    
                         clock uncertainty           -0.427     3.426    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)       -0.093     3.333    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.333    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                 -0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.622%)  route 0.389ns (73.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.630ns = ( 1.037 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.002    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.630     1.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X106Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     1.178 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.389     1.567    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[7]
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.427     1.327    
    SLICE_X111Y78        FDRE (Hold_fdre_C_D)         0.047     1.374    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.402%)  route 0.518ns (78.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.630ns = ( 1.037 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.002    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.630     1.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X106Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     1.178 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.518     1.696    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[7]
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.427     1.329    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.064     1.393    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.027%)  route 0.563ns (79.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.632ns = ( 1.039 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.002    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.632     1.039    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X106Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.563     1.743    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[7]
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.427     1.332    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.076     1.408    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.129%)  route 0.559ns (79.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.630ns = ( 1.037 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.002    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.630     1.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X106Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     1.178 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.559     1.738    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[7]
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.896     0.898    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.427     1.325    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.053     1.378    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise@0.408ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.592%)  route 0.617ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns = ( 1.032 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.408 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     1.002    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.147 r  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.382    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.408 r  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.625     1.032    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X109Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.173 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.617     1.791    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.895     0.897    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y73        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.427     1.324    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.060     1.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.324%)  route 0.207ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.624ns = ( 2.118 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     2.089    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.624     2.118    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X109Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.146     2.264 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.207     2.472    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[15]
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.427     1.327    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.071     1.398    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.106%)  route 0.209ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns = ( 2.129 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     2.089    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.635     2.129    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X107Y88        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.146     2.275 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.209     2.485    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[15]
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.902     0.904    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.427     1.331    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.047     1.378    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.386ns  (logic 0.167ns (43.247%)  route 0.219ns (56.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns = ( 2.127 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     2.089    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.633     2.127    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X108Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.167     2.294 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.219     2.513    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[15]
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y82        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.427     1.328    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.047     1.375    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.445ns  (logic 0.146ns (32.778%)  route 0.299ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.624ns = ( 2.118 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     2.089    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.624     2.118    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X109Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.146     2.264 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.299     2.564    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[15]
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.903     0.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.427     1.332    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.052     1.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall@1.495ns)
  Data Path Delay:        0.470ns  (logic 0.146ns (31.074%)  route 0.324ns (68.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.630ns = ( 2.124 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.495 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=11, routed)          0.595     2.089    SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.940 f  SCS_TT_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.469    SCS_TT_TEST_i/clk_wiz_1/inst/clk_out3_SCS_TT_TEST_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.495 f  SCS_TT_TEST_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=10, routed)          0.630     2.124    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X109Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.146     2.270 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.324     2.594    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[15]
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.894     0.896    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y74        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.427     1.323    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.047     1.370    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  1.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          352  Failing Endpoints,  Worst Slack       -4.006ns,  Total Violation    -1285.684ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.006ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.106%)  route 1.484ns (71.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 32.122 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         1.048    35.210    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.685    32.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/C
                         clock pessimism              0.000    32.122    
                         clock uncertainty           -0.490    31.633    
    SLICE_X110Y87        FDRE (Setup_fdre_C_R)       -0.429    31.204    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]
  -------------------------------------------------------------------
                         required time                         31.204    
                         arrival time                         -35.210    
  -------------------------------------------------------------------
                         slack                                 -4.006    

Slack (VIOLATED) :        -4.006ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.106%)  route 1.484ns (71.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 32.122 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         1.048    35.210    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.685    32.122    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y87        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/C
                         clock pessimism              0.000    32.122    
                         clock uncertainty           -0.490    31.633    
    SLICE_X110Y87        FDRE (Setup_fdre_C_R)       -0.429    31.204    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]
  -------------------------------------------------------------------
                         required time                         31.204    
                         arrival time                         -35.210    
  -------------------------------------------------------------------
                         slack                                 -4.006    

Slack (VIOLATED) :        -3.955ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.917ns  (logic 0.580ns (30.255%)  route 1.337ns (69.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 32.121 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.902    35.063    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.684    32.121    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/C
                         clock pessimism              0.000    32.121    
                         clock uncertainty           -0.490    31.632    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    31.108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]
  -------------------------------------------------------------------
                         required time                         31.108    
                         arrival time                         -35.063    
  -------------------------------------------------------------------
                         slack                                 -3.955    

Slack (VIOLATED) :        -3.912ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.164%)  route 1.281ns (68.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 32.109 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.846    35.007    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672    32.109    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism              0.000    32.109    
                         clock uncertainty           -0.490    31.620    
    SLICE_X108Y77        FDRE (Setup_fdre_C_R)       -0.524    31.096    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -35.007    
  -------------------------------------------------------------------
                         slack                                 -3.912    

Slack (VIOLATED) :        -3.912ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.164%)  route 1.281ns (68.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 32.109 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.846    35.007    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672    32.109    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/C
                         clock pessimism              0.000    32.109    
                         clock uncertainty           -0.490    31.620    
    SLICE_X108Y77        FDRE (Setup_fdre_C_R)       -0.524    31.096    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -35.007    
  -------------------------------------------------------------------
                         slack                                 -3.912    

Slack (VIOLATED) :        -3.912ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.164%)  route 1.281ns (68.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 32.109 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.846    35.007    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672    32.109    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]/C
                         clock pessimism              0.000    32.109    
                         clock uncertainty           -0.490    31.620    
    SLICE_X108Y77        FDRE (Setup_fdre_C_R)       -0.524    31.096    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -35.007    
  -------------------------------------------------------------------
                         slack                                 -3.912    

Slack (VIOLATED) :        -3.912ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.164%)  route 1.281ns (68.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 32.109 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.846    35.007    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672    32.109    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[3]/C
                         clock pessimism              0.000    32.109    
                         clock uncertainty           -0.490    31.620    
    SLICE_X108Y77        FDRE (Setup_fdre_C_R)       -0.524    31.096    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -35.007    
  -------------------------------------------------------------------
                         slack                                 -3.912    

Slack (VIOLATED) :        -3.912ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.164%)  route 1.281ns (68.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 32.109 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.846    35.007    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.672    32.109    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y77        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]/C
                         clock pessimism              0.000    32.109    
                         clock uncertainty           -0.490    31.620    
    SLICE_X108Y77        FDRE (Setup_fdre_C_R)       -0.524    31.096    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -35.007    
  -------------------------------------------------------------------
                         slack                                 -3.912    

Slack (VIOLATED) :        -3.891ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.848ns  (logic 0.580ns (31.377%)  route 1.268ns (68.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 32.117 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.833    34.994    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.680    32.117    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/C
                         clock pessimism              0.000    32.117    
                         clock uncertainty           -0.490    31.628    
    SLICE_X108Y84        FDRE (Setup_fdre_C_R)       -0.524    31.104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]
  -------------------------------------------------------------------
                         required time                         31.104    
                         arrival time                         -34.994    
  -------------------------------------------------------------------
                         slack                                 -3.891    

Slack (VIOLATED) :        -3.891ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/drdyi_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.848ns  (logic 0.580ns (31.377%)  route 1.268ns (68.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 32.117 - 30.435 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 33.146 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.852    33.146    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y79        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    33.602 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.435    34.037    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X113Y79        LUT1 (Prop_lut1_I0_O)        0.124    34.161 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1/O
                         net (fo=315, routed)         0.833    34.994    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[4]_i_1_n_0
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/drdyi_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        1.570    32.005    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.680    32.117    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/drdyi_reg/C
                         clock pessimism              0.000    32.117    
                         clock uncertainty           -0.490    31.628    
    SLICE_X108Y84        FDRE (Setup_fdre_C_R)       -0.524    31.104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/drdyi_reg
  -------------------------------------------------------------------
                         required time                         31.104    
                         arrival time                         -34.994    
  -------------------------------------------------------------------
                         slack                                 -3.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.716%)  route 0.407ns (74.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.632     0.968    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y87        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.407     1.516    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[20]
    SLICE_X111Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.490     1.391    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.047     1.438    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.128ns (25.349%)  route 0.377ns (74.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.625     0.961    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y78        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.128     1.089 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.377     1.466    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[26]
    SLICE_X111Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.490     1.392    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)        -0.007     1.385    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.569%)  route 0.439ns (77.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.604     0.940    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.128     1.068 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.439     1.507    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[24]
    SLICE_X111Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.490     1.391    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.017     1.408    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.287%)  route 0.492ns (77.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.603     0.939    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y83        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141     1.080 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.492     1.571    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[6]
    SLICE_X111Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.490     1.392    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.076     1.468    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.246%)  route 0.493ns (77.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.604     0.940    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y84        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.493     1.573    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[18]
    SLICE_X113Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.490     1.390    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.071     1.461    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.829%)  route 0.447ns (73.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.603     0.939    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X102Y83        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDRE (Prop_fdre_C_Q)         0.164     1.103 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.447     1.550    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[14]
    SLICE_X113Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.490     1.390    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.047     1.437    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.128ns (21.829%)  route 0.458ns (78.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.603     0.939    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y83        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.458     1.525    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[23]
    SLICE_X111Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.899     0.901    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y79        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.490     1.391    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.021     1.412    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.237%)  route 0.423ns (76.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.623     0.959    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y76        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.128     1.087 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.423     1.509    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[10]
    SLICE_X113Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X113Y78        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.490     1.390    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.003     1.393    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.128ns (22.776%)  route 0.434ns (77.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.604     0.940    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y84        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.128     1.068 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.434     1.502    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[15]
    SLICE_X107Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.898     0.900    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X107Y81        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.490     1.390    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)        -0.006     1.384    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.565%)  route 0.439ns (77.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.600     0.936    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y80        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y80        FDRE (Prop_fdre_C_Q)         0.128     1.064 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.439     1.503    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[28]
    SLICE_X111Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2407, routed)        0.846     0.846    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.900     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X111Y80        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.490     1.392    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)        -0.007     1.385    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.118    





