# Copyright (C) 1991-2007 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		read_rabbit_high_limit_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name TOP_LEVEL_ENTITY read_rabbit_high_limit
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "7.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:42:45  JUNE 29, 2010"
set_global_assignment -name LAST_QUARTUS_VERSION "7.1 SP1"
set_location_assignment PIN_Y18 -to LEDS[0]
set_location_assignment PIN_AA20 -to LEDS[1]
set_location_assignment PIN_U17 -to LEDS[2]
set_location_assignment PIN_U18 -to LEDS[3]
set_location_assignment PIN_V18 -to LEDS[4]
set_location_assignment PIN_W19 -to LEDS[5]
set_location_assignment PIN_AF22 -to LEDS[6]
set_location_assignment PIN_AE22 -to LEDS[7]
set_location_assignment PIN_N2 -to fifty_MHz_int
set_location_assignment PIN_G26 -to key_0
set_location_assignment PIN_W23 -to trigger_out
set_location_assignment PIN_U20 -to SCLK_PE_3
set_location_assignment PIN_N20 -to SDIO_PE_5
set_global_assignment -name VERILOG_FILE read_rabbit_high_limit.v
set_global_assignment -name VERILOG_FILE trigger.v
set_global_assignment -name VERILOG_FILE reader.v
set_global_assignment -name VERILOG_FILE converter.v
set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top