Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 3d2a86cd729c4f488f97d0c2e812bd09 --incr --debug typical --relax --mt 8 -d VIVADO_SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 23 for port 'mantissa_norm' [/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/FP_add_sub_top.sv:294]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'dbg_am_st_i' [/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rv32i_soc.sv:350]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'am_st_o' [/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rv32i_soc.sv:864]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/lib.sv" Line 1. Module $unit_lib_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_pkg.sv" Line 1. Module common_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_pkg.sv" Line 10. Module debug_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/rv32i_soc_tb.sv" Line 48. Module rv32i_soc_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rv32i_soc.sv" Line 16. Module rv32i_soc(DMEM_DEPTH=2048,IMEM_DEPTH=8192) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/io_mux.sv" Line 1. Module io_mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/rv32i_top.sv" Line 3. Module rv32i(DMEM_DEPTH=2048,IMEM_DEPTH=8192) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_path.sv" Line 3. Module data_path(DMEM_DEPTH=2048,IMEM_DEPTH=8192) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/program_counter.sv" Line 3. Module program_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/reg_file.sv" Line 1. Module reg_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/reg_file.sv" Line 1. Module reg_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/imm_gen.sv" Line 1. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/value_capture.sv" Line 1. Module value_capture has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu.sv" Line 3. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu.sv" Line 45. Module n_bit_add_sub has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fpu.sv" Line 4. Module fpu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2ints.sv" Line 1. Module float2ints has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2int.sv" Line 1. Module float2int has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2floats.sv" Line 1. Module int2floats has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2float.sv" Line 1. Module int2float has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_div_rem.sv" Line 5. Module int_div_rem_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_mul.sv" Line 3. Module int_mul has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv" Line 23. Module extract_align_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv" Line 23. Module add_sub_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv" Line 23. Module normalize_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv" Line 23. Module round_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/fp_sqrt_Multicycle.sv" Line 4. Module fp_sqrt_Multicycle has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/fdiv.sv" Line 4. Module fdiv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv" Line 23. Module extract_align_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv" Line 23. Module add_sub_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv" Line 23. Module normalize_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv" Line 23. Module round_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv" Line 23. Module extract_align_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv" Line 23. Module add_sub_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv" Line 23. Module normalize_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv" Line 23. Module round_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/n_bit_delayer.sv" Line 24. Module n_bit_delayer(n=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/n_bit_delayer.sv" Line 24. Module n_bit_delayer(n=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/n_bit_delayer.sv" Line 24. Module n_bit_delayer(n=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv" Line 23. Module extract_align_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv" Line 23. Module add_sub_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv" Line 23. Module normalize_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv" Line 23. Module round_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/fdiv.sv" Line 4. Module fdiv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv" Line 23. Module extract_align_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv" Line 23. Module add_sub_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv" Line 23. Module normalize_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv" Line 23. Module round_FP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_mux.sv" Line 3. Module priority_mux(PIPELINE_WIDTH=152) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/busy_registers.sv" Line 41. Module busy_registers_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.riscv_types
Compiling package xil_defaultlib.$unit_lib_sv
Compiling package xil_defaultlib.common_pkg
Compiling package xil_defaultlib.debug_pkg
Compiling module xil_defaultlib.io_mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux2x1(n=32)
Compiling module xil_defaultlib.n_bit_reg(n=1)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=64)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=32,CLR_VALUE=32...
Compiling module xil_defaultlib.n_bit_reg_wclr(n=97)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.one_hot_mux2x1
Compiling module xil_defaultlib.one_hot_mux2x1(n=4)
Compiling module xil_defaultlib.mux2x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=11)
Compiling module xil_defaultlib.one_hot_mux3x1
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.n_bit_reg_wclr(n=247)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=1)
Compiling module xil_defaultlib.n_bit_reg(n=32)
Compiling module xil_defaultlib.n_bit_reg(n=2)
Compiling module xil_defaultlib.value_capture
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.n_bit_add_sub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.float2ints
Compiling module xil_defaultlib.float2int
Compiling module xil_defaultlib.int2floats
Compiling module xil_defaultlib.int2float
Compiling module xil_defaultlib.FP_converter
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.int_div_rem_default
Compiling module xil_defaultlib.int_mul
Compiling module xil_defaultlib.extract_align_FP
Compiling module xil_defaultlib.add_sub_FP
Compiling module xil_defaultlib.normalize_FP
Compiling module xil_defaultlib.round_FP
Compiling module xil_defaultlib.FP_add_sub
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Register(bits=1)
Compiling module xil_defaultlib.Register(bits=152)
Compiling module xil_defaultlib.FP_final_Multiplier
Compiling module xil_defaultlib.fdiv
Compiling module xil_defaultlib.fp_sqrt_Multicycle
Compiling module xil_defaultlib.n_bit_reg_wclr(n=32)
Compiling module xil_defaultlib.n_bit_delayer(n=32)
Compiling module xil_defaultlib.n_bit_delayer(n=1)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=3)
Compiling module xil_defaultlib.n_bit_delayer(n=3)
Compiling module xil_defaultlib.R4_Unit(num_rds=6)
Compiling module xil_defaultlib.priority_mux(PIPELINE_WIDTH=152)
Compiling module xil_defaultlib.n_bits_decoder
Compiling module xil_defaultlib.d_flip_flop_wclr
Compiling module xil_defaultlib.busy_registers_default
Compiling module xil_defaultlib.FP_busy_registers(num_rds=14)
Compiling module xil_defaultlib.clear_units_decoder(num_rds=16)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=184)
Compiling module xil_defaultlib.one_hot_mux3x1(n=32)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=41)
Compiling module xil_defaultlib.data_path(DMEM_DEPTH=2048,IMEM_D...
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.branch_controller
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazard_handler
Compiling module xil_defaultlib.linearization
Compiling module xil_defaultlib.pipeline_controller
Compiling module xil_defaultlib.P_Decoder
Compiling module xil_defaultlib.priority_controller
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.core_dbg_fsm
Compiling module xil_defaultlib.rv32i(DMEM_DEPTH=2048,IMEM_DEPTH...
Compiling module xil_defaultlib.n_bit_dec
Compiling module xil_defaultlib.one_hot_mux2x1(n=5)
Compiling module xil_defaultlib.n_bit_dec(n=1)
Compiling module xil_defaultlib.one_hot_mux3x1(n=4)
Compiling module xil_defaultlib.store_aligner
Compiling module xil_defaultlib.n_bit_reg(n=5)
Compiling module xil_defaultlib.mux4x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=24)
Compiling module xil_defaultlib.mux2x1(n=16)
Compiling module xil_defaultlib.mux4x1(n=32)
Compiling module xil_defaultlib.load_aligner
Compiling module xil_defaultlib.wishbone_controller
Compiling module xil_defaultlib.wb_mux(num_slaves=9,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.n_bit_dec(n=3)
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.data_mem(DEPTH=2048)
Compiling module xil_defaultlib.data_mem(DEPTH=8192)
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dtm
Compiling module xil_defaultlib.dmi_to_dm_sync
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.debug_top
Compiling module xil_defaultlib.rv32i_soc(DMEM_DEPTH=2048,IMEM_D...
Compiling module xil_defaultlib.rv32i_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rv32i_soc_tb_behav
