

================================================================
== Vivado HLS Report for 'mixColumns'
================================================================
* Date:           Thu Nov 14 13:06:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        just_encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.280 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141| 1.410 us | 1.410 us |  141|  141|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mixColumn_fu_246  |mixColumn  |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      140|      140|        35|          -|          -|     4|    no    |
        | + Loop 1.1  |       12|       12|         3|          -|          -|     4|    no    |
        | + Loop 1.2  |        4|        4|         1|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     89|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     510|   1619|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    155|    -|
|Register         |        -|      -|     156|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     666|   1863|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |encrypt_dut_mux_4cud_U32  |encrypt_dut_mux_4cud  |        0|      0|    0|    21|    0|
    |grp_mixColumn_fu_246      |mixColumn             |        0|      0|  510|  1598|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        0|      0|  510|  1619|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln261_fu_298_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln270_fu_359_p2   |     +    |      0|  0|  13|           4|           4|
    |i_fu_268_p2           |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_330_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_280_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln256_fu_262_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln259_fu_274_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln268_fu_324_p2  |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  89|          26|          23|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  41|          8|    1|          8|
    |column_0_1_be_reg_217  |   9|          2|    8|         16|
    |column_0_1_reg_141     |   9|          2|    8|         16|
    |column_1_1_be_reg_199  |   9|          2|    8|         16|
    |column_1_1_reg_130     |   9|          2|    8|         16|
    |column_2_1_be_reg_181  |   9|          2|    8|         16|
    |column_2_1_reg_119     |   9|          2|    8|         16|
    |column_3_1_be_reg_163  |   9|          2|    8|         16|
    |column_3_1_reg_108     |   9|          2|    8|         16|
    |i_0_reg_97             |   9|          2|    3|          6|
    |j_0_reg_152            |   9|          2|    3|          6|
    |j_1_reg_235            |   9|          2|    3|          6|
    |state_address0         |  15|          3|    4|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 155|         33|   78|        166|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  7|   0|    7|          0|
    |column_0_0_reg_85                  |  8|   0|    8|          0|
    |column_0_1_be_reg_217              |  8|   0|    8|          0|
    |column_0_1_reg_141                 |  8|   0|    8|          0|
    |column_0_reg_408                   |  8|   0|    8|          0|
    |column_1_0_reg_73                  |  8|   0|    8|          0|
    |column_1_1_be_reg_199              |  8|   0|    8|          0|
    |column_1_1_reg_130                 |  8|   0|    8|          0|
    |column_1_reg_414                   |  8|   0|    8|          0|
    |column_2_0_reg_61                  |  8|   0|    8|          0|
    |column_2_1_be_reg_181              |  8|   0|    8|          0|
    |column_2_1_reg_119                 |  8|   0|    8|          0|
    |column_2_reg_420                   |  8|   0|    8|          0|
    |column_3_0_reg_49                  |  8|   0|    8|          0|
    |column_3_1_be_reg_163              |  8|   0|    8|          0|
    |column_3_1_reg_108                 |  8|   0|    8|          0|
    |column_3_reg_426                   |  8|   0|    8|          0|
    |grp_mixColumn_fu_246_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_97                         |  3|   0|    3|          0|
    |i_reg_378                          |  3|   0|    3|          0|
    |j_0_reg_152                        |  3|   0|    3|          0|
    |j_1_reg_235                        |  3|   0|    3|          0|
    |j_reg_386                          |  3|   0|    3|          0|
    |trunc_ln261_reg_391                |  2|   0|    2|          0|
    |zext_ln256_reg_369                 |  3|   0|    4|          1|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |156|   0|  157|          1|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  mixColumns  | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

