

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Wed May 11 20:21:40 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        democode
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |       Modules       | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |        |           |           |     |
    |       & Loops       | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +---------------------+------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ fir                |     -|  -3.00|       18|  180.000|         -|       19|     -|        no|     -|  2 (2%)|  146 (~0%)|  144 (~0%)|    -|
    | o shift_accum_loop  |     -|  -7.30|       13|  130.000|         5|        1|    10|       yes|     -|       -|          -|          -|    -|
    +---------------------+------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+

