FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2019 Hangzhou C-SKY Microsystems co.,ltd.
 * Mapping of DWARF debug register numbers into register names.
 */

#include <stddef.h>
#include <errno.h> /* for EINVAL */
#include <string.h> /* for strcmp */
#include <dwarf-regs.h>

struct pt_regs_dwarfnum {
	const char *name;
	unsigned int dwarfnum;
};

#define REG_DWARFNUM_NAME(r, num) {.name = r, .dwarfnum = num}
#define REG_DWARFNUM_END {.name = NULL, .dwarfnum = 0}

struct pt_regs_dwarfnum riscv_dwarf_regs_table[] = {
	REG_DWARFNUM_NAME("%zero", 0),
	REG_DWARFNUM_NAME("%ra", 1),
	REG_DWARFNUM_NAME("%sp", 2),
	REG_DWARFNUM_NAME("%gp", 3),
	REG_DWARFNUM_NAME("%tp", 4),
	REG_DWARFNUM_NAME("%t0", 5),
	REG_DWARFNUM_NAME("%t1", 6),
/* bench 19074.7.0 d442858b50b6 */
/* bench 19074.7.1 7f84ee3a5c01 */
/* bench 19074.7.2 6cbcd4e4f1ac */
/* bench 19074.7.3 cf846d73e1a2 */
/* bench 19074.7.4 ce8ae55f3bf7 */
/* bench 19074.7.5 6fdf689f83e1 */
/* bench 19074.7.6 230c879760e6 */
/* bench 19074.7.7 8d4c1cd02f74 */
/* bench 19074.7.8 c950317985fe */
/* bench 19074.7.9 d55abe1cdeb3 */
/* bench 19074.7.10 024c62756254 */
/* bench 19074.7.11 d2f8f807110e */
/* bench 19074.7.12 aa1ec9e1c9a2 */
/* bench 19074.7.13 a119e6ff5c4b */
/* bench 19074.7.14 7793357af5a2 */
	REG_DWARFNUM_NAME("%s0", 8),
	REG_DWARFNUM_NAME("%s1", 9),
	REG_DWARFNUM_NAME("%a0", 10),
	REG_DWARFNUM_NAME("%a1", 11),
	REG_DWARFNUM_NAME("%a2", 12),
	REG_DWARFNUM_NAME("%a3", 13),
/* bench 28747.2.0 bb3acf5fc6cf */
/* bench 28747.2.1 44b47c8723f2 */
/* bench 28747.2.2 581c2eb7c501 */
/* bench 28747.2.3 c8979cca35e4 */
/* bench 28747.2.4 408a7548101c */
/* bench 28747.2.5 ef7c43bca938 */
/* bench 28747.2.6 11d4cf8d9547 */
/* bench 28747.2.7 3450e1cbd89f */
	REG_DWARFNUM_NAME("%a6", 16),
	REG_DWARFNUM_NAME("%a7", 17),
	REG_DWARFNUM_NAME("%s2", 18),
	REG_DWARFNUM_NAME("%s3", 19),
	REG_DWARFNUM_NAME("%s4", 20),
	REG_DWARFNUM_NAME("%s5", 21),
	REG_DWARFNUM_NAME("%s6", 22),
	REG_DWARFNUM_NAME("%s7", 23),
	REG_DWARFNUM_NAME("%s8", 24),
	REG_DWARFNUM_NAME("%s9", 25),
	REG_DWARFNUM_NAME("%s10", 26),
	REG_DWARFNUM_NAME("%s11", 27),
	REG_DWARFNUM_NAME("%t3", 28),
	REG_DWARFNUM_NAME("%t4", 29),
	REG_DWARFNUM_NAME("%t5", 30),
	REG_DWARFNUM_NAME("%t6", 31),
	REG_DWARFNUM_END,
};

#define RISCV_MAX_REGS ((sizeof(riscv_dwarf_regs_table) / \
		 sizeof(riscv_dwarf_regs_table[0])) - 1)

const char *get_arch_regstr(unsigned int n)
{
	return (n < RISCV_MAX_REGS) ? riscv_dwarf_regs_table[n].name : NULL;
}

int regs_query_register_offset(const char *name)
{
	const struct pt_regs_dwarfnum *roff;

	for (roff = riscv_dwarf_regs_table; roff->name; roff++)
		if (!strcmp(roff->name, name))
			return roff->dwarfnum;
	return -EINVAL;
}
