
---------- Begin Simulation Statistics ----------
host_inst_rate                                 125469                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322712                       # Number of bytes of host memory used
host_seconds                                   159.40                       # Real time elapsed on the host
host_tick_rate                              620914350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.098975                       # Number of seconds simulated
sim_ticks                                 98974765000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4720352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 89187.623432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 87753.400831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1862500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   254885028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.605432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2857852                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            277820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 226406494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.546576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580031                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 129251.897690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 132180.502311                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   75522271576                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40027                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  71942675076                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23834.882007                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50734.657554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.296041                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            191181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14046                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4556776577                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    712619000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6287667                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 95988.501266                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 95492.910772                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2845512                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    330407299576                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.547445                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3442155                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             317847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 298349169576                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.496894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999773                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000267                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.767529                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.273867                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6287667                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 95988.501266                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 95492.910772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2845512                       # number of overall hits
system.cpu.dcache.overall_miss_latency   330407299576                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.547445                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3442155                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            317847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 298349169576                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.496894                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599031                       # number of replacements
system.cpu.dcache.sampled_refs                2600055                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.630596                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3369777                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500953688000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13685440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67862.204724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        65708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13685313                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8618500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108613.595238                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13685440                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67862.204724                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        65708                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13685313                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8618500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184721                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.577095                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13685440                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67862.204724                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        65708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13685313                       # number of overall hits
system.cpu.icache.overall_miss_latency        8618500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8213500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.577095                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13685313                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 78060.822572                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    106200500136                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1360484                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     72178.248588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 81352.775271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        12945                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            511022000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.353558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7080                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2648                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       360555500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.221323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4432                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       172378.083202                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  162814.238242                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1367782                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           208987051000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.469884                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1212376                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     67935                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      186330964000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.443554                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1144439                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    133889.262983                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 118648.218147                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         70191580008                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    62201447012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   13441.666667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.749638                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       120                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            1613000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600183                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        171796.336235                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   162499.984332                       # average overall mshr miss latency
system.l2.demand_hits                         1380727                       # number of demand (read+write) hits
system.l2.demand_miss_latency            209498073000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.468989                       # miss rate for demand accesses
system.l2.demand_misses                       1219456                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      70583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       186691519500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.441842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1148871                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.581956                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.212071                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9534.770048                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3474.578525                       # Average occupied blocks per context
system.l2.overall_accesses                    2600183                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       171796.336235                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  116720.041459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1380727                       # number of overall hits
system.l2.overall_miss_latency           209498073000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.468989                       # miss rate for overall accesses
system.l2.overall_misses                      1219456                       # number of overall misses
system.l2.overall_mshr_hits                     70583                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      292892019636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.965069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2509355                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.925780                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1259509                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      2185725                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            3808                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      4629065                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1432403                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1007123                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2497985                       # number of replacements
system.l2.sampled_refs                        2508890                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13009.348573                       # Cycle average of tags in use
system.l2.total_refs                          1880759                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501452730000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509117                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                119192565                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1453696                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1590112                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       157279                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1631523                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1699164                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25079                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       550790                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     62029079                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.164205                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.914069                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     58692483     94.62%     94.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1430536      2.31%     96.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       634958      1.02%     97.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       230714      0.37%     98.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       275048      0.44%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        44552      0.07%     98.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       126354      0.20%     99.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        43644      0.07%     99.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       550790      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     62029079                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       157270                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7919928                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.875692                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.875692                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     49982179                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        41992                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     26873973                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7574863                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4381785                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1325149                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90251                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5009050                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4890906                       # DTB hits
system.switch_cpus_1.dtb.data_misses           118144                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4021265                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3905271                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           115994                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        987785                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            985635                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2150                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1699164                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3667490                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8246703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       167813                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27541155                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        740212                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021575                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3667490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1478775                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.349698                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     63354228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.434717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.682769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       58775027     92.77%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          71496      0.11%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         661324      1.04%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          87858      0.14%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         725866      1.15%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         123702      0.20%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         319538      0.50%     95.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         271101      0.43%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2318316      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     63354228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15402736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1204995                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256683                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.176018                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6657243                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           987785                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8210701                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12248206                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.802106                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6585850                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.155519                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12367491                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       157438                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      40793020                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6426697                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2226150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1746720                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18126367                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5669458                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1012295                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13862649                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        39736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       197442                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1325149                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       663784                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1445661                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51048                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         7706                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3420149                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       952912                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7706                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       136758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.126973                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.126973                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4965729     33.38%     33.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1408173      9.47%     42.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       171835      1.16%     44.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37575      0.25%     44.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1341176      9.02%     53.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5830832     39.20%     92.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1119603      7.53%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14874946                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       437534                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.029414                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          521      0.12%      0.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1196      0.27%      0.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       123507     28.23%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       240645     55.00%     83.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        71648     16.38%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     63354228                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.234790                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.685107                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     53606768     84.61%     84.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7006261     11.06%     95.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1519069      2.40%     98.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       433261      0.68%     98.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       518203      0.82%     99.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       182596      0.29%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        74236      0.12%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        11116      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         2718      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     63354228                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.188872                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17869684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14874946                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7854966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       324454                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7445642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3667502                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3667490                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       839135                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       268210                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6426697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1746720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78756964                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     47066394                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       146404                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8189474                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2682186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        70328                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36951613                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24625191                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16737267                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3903184                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1325149                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2870026                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9397264                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4976074                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                365047                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
