Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 31 13:31:05 2020
| Host         : DESKTOP-OVE3R84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Mandelbrot_timing_summary_routed.rpt -pb top_Mandelbrot_timing_summary_routed.pb -rpx top_Mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Mandelbrot
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: inst_Gestionnaire_Horloge/s_CE_SPI_66_67kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.879    -1775.067                   1364                22723        0.017        0.000                      0                22723        4.020        0.000                       0                 10380  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.879    -1775.067                   1364                22723        0.017        0.000                      0                22723        4.020        0.000                       0                 10380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1364  Failing Endpoints,  Worst Slack       -3.879ns,  Total Violation    -1775.067ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.879ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[12].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.598ns  (logic 9.059ns (66.621%)  route 4.539ns (33.379%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.803     5.405    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    DSP48_X2Y33          DSP48E1                                      r  inst_Convergence/Gen_IT[12].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.611 r  inst_Convergence/Gen_IT[12].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.613    inst_Convergence/Gen_IT[12].ITX/r22_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.131 r  inst_Convergence/Gen_IT[12].ITX/r22__0/P[3]
                         net (fo=6, routed)           1.487    12.618    inst_Convergence/Gen_IT[12].ITX/r22__0_n_102
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.742 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11/O
                         net (fo=1, routed)           0.000    12.742    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.292 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11/CO[3]
                         net (fo=1, routed)           0.000    13.292    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.406 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11/CO[3]
                         net (fo=1, routed)           0.000    13.406    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.520 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_10__11/CO[3]
                         net (fo=92, routed)          1.412    14.932    inst_Convergence/Gen_IT[12].ITX/r21
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.056 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4/O
                         net (fo=1, routed)           0.000    15.056    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.606 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4/CO[3]
                         net (fo=1, routed)           0.000    15.606    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.720    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.834 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4/CO[3]
                         net (fo=1, routed)           0.000    15.834    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.948 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3/CO[3]
                         net (fo=1, routed)           0.000    15.948    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.282 f  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_22__4/O[1]
                         net (fo=2, routed)           0.644    16.926    inst_Convergence/Gen_IT[12].ITX/r1_enable_out2[17]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.303    17.229 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4/O
                         net (fo=1, routed)           0.000    17.229    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.761 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_2__4/CO[3]
                         net (fo=8, routed)           0.693    18.455    inst_Convergence/Gen_IT[11].ITX/CO[0]
    SLICE_X34Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.579 r  inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[7]_i_2__4/O
                         net (fo=2, routed)           0.301    18.879    inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[7]_i_2__4_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124    19.003 r  inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[4]_i_1__7/O
                         net (fo=1, routed)           0.000    19.003    inst_Convergence/Gen_IT[12].ITX/iteration_out_reg[6]__0_0[4]
    SLICE_X36Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.519    14.942    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.031    15.124    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -19.003    
  -------------------------------------------------------------------
                         slack                                 -3.879    

Slack (VIOLATED) :        -3.879ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[12].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.598ns  (logic 9.059ns (66.622%)  route 4.539ns (33.378%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.803     5.405    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    DSP48_X2Y33          DSP48E1                                      r  inst_Convergence/Gen_IT[12].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.611 r  inst_Convergence/Gen_IT[12].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.613    inst_Convergence/Gen_IT[12].ITX/r22_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.131 r  inst_Convergence/Gen_IT[12].ITX/r22__0/P[3]
                         net (fo=6, routed)           1.487    12.618    inst_Convergence/Gen_IT[12].ITX/r22__0_n_102
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.742 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11/O
                         net (fo=1, routed)           0.000    12.742    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.292 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11/CO[3]
                         net (fo=1, routed)           0.000    13.292    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.406 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11/CO[3]
                         net (fo=1, routed)           0.000    13.406    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.520 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_10__11/CO[3]
                         net (fo=92, routed)          1.412    14.932    inst_Convergence/Gen_IT[12].ITX/r21
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.056 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4/O
                         net (fo=1, routed)           0.000    15.056    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.606 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4/CO[3]
                         net (fo=1, routed)           0.000    15.606    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.720    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.834 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4/CO[3]
                         net (fo=1, routed)           0.000    15.834    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.948 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3/CO[3]
                         net (fo=1, routed)           0.000    15.948    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.282 f  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_22__4/O[1]
                         net (fo=2, routed)           0.644    16.926    inst_Convergence/Gen_IT[12].ITX/r1_enable_out2[17]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.303    17.229 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4/O
                         net (fo=1, routed)           0.000    17.229    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.761 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_2__4/CO[3]
                         net (fo=8, routed)           0.693    18.455    inst_Convergence/Gen_IT[11].ITX/CO[0]
    SLICE_X34Y93         LUT2 (Prop_lut2_I0_O)        0.124    18.579 r  inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[7]_i_2__4/O
                         net (fo=2, routed)           0.300    18.879    inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[7]_i_2__4_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124    19.003 r  inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[7]_i_1__4/O
                         net (fo=1, routed)           0.000    19.003    inst_Convergence/Gen_IT[12].ITX/iteration_out_reg[6]__0_0[7]
    SLICE_X36Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.519    14.942    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.031    15.124    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -19.003    
  -------------------------------------------------------------------
                         slack                                 -3.879    

Slack (VIOLATED) :        -3.800ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[20].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.697ns  (logic 8.910ns (65.052%)  route 4.787ns (34.948%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.886     5.488    inst_Convergence/Gen_IT[20].ITX/clock_IBUF_BUFG
    DSP48_X0Y69          DSP48E1                                      r  inst_Convergence/Gen_IT[20].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.694 r  inst_Convergence/Gen_IT[20].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.056     9.750    inst_Convergence/Gen_IT[20].ITX/i22_n_106
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.268 r  inst_Convergence/Gen_IT[20].ITX/i22__0/P[0]
                         net (fo=7, routed)           1.017    12.285    inst_Convergence/Gen_IT[20].ITX/i22__0_n_105
    SLICE_X11Y173        LUT2 (Prop_lut2_I0_O)        0.124    12.409 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_64__19/O
                         net (fo=1, routed)           0.000    12.409    inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_64__19_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.941 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_40__19/CO[3]
                         net (fo=1, routed)           0.000    12.941    inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_40__19_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.055 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_22__19/CO[3]
                         net (fo=1, routed)           0.009    13.064    inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_22__19_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.178 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_11__19/CO[3]
                         net (fo=73, routed)          1.779    14.957    inst_Convergence/Gen_IT[20].ITX/i21
    SLICE_X9Y155         LUT4 (Prop_lut4_I2_O)        0.124    15.081 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_72__10/O
                         net (fo=1, routed)           0.000    15.081    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_72__10_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.631 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_48__9/CO[3]
                         net (fo=1, routed)           0.000    15.631    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_48__9_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_32__10/CO[3]
                         net (fo=1, routed)           0.000    15.745    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_32__10_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_31__9/CO[3]
                         net (fo=1, routed)           0.000    15.859    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_31__9_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.172 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_22__10/O[3]
                         net (fo=2, routed)           0.810    16.982    inst_Convergence/Gen_IT[20].ITX/r1_enable_out2[19]
    SLICE_X10Y159        LUT2 (Prop_lut2_I0_O)        0.306    17.288 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_10__10/O
                         net (fo=1, routed)           0.000    17.288    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_10__10_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.821 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_2__10/CO[3]
                         net (fo=8, routed)           0.665    18.486    inst_Convergence/Gen_IT[19].ITX/CO[0]
    SLICE_X8Y159         LUT2 (Prop_lut2_I0_O)        0.124    18.610 r  inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[7]_i_2__12/O
                         net (fo=2, routed)           0.451    19.061    inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[7]_i_2__12_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.124    19.185 r  inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[4]_i_1__15/O
                         net (fo=1, routed)           0.000    19.185    inst_Convergence/Gen_IT[20].ITX/iteration_out_reg[6]__0_0[4]
    SLICE_X11Y159        FDRE                                         r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.684    15.106    inst_Convergence/Gen_IT[20].ITX/clock_IBUF_BUFG
    SLICE_X11Y159        FDRE                                         r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]/C
                         clock pessimism              0.283    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X11Y159        FDRE (Setup_fdre_C_D)        0.031    15.385    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                         -19.185    
  -------------------------------------------------------------------
                         slack                                 -3.800    

Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[12].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.352ns  (logic 8.935ns (66.919%)  route 4.417ns (33.081%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.803     5.405    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    DSP48_X2Y33          DSP48E1                                      r  inst_Convergence/Gen_IT[12].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.611 r  inst_Convergence/Gen_IT[12].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.613    inst_Convergence/Gen_IT[12].ITX/r22_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.131 r  inst_Convergence/Gen_IT[12].ITX/r22__0/P[3]
                         net (fo=6, routed)           1.487    12.618    inst_Convergence/Gen_IT[12].ITX/r22__0_n_102
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.742 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11/O
                         net (fo=1, routed)           0.000    12.742    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.292 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11/CO[3]
                         net (fo=1, routed)           0.000    13.292    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.406 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11/CO[3]
                         net (fo=1, routed)           0.000    13.406    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.520 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_10__11/CO[3]
                         net (fo=92, routed)          1.412    14.932    inst_Convergence/Gen_IT[12].ITX/r21
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.056 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4/O
                         net (fo=1, routed)           0.000    15.056    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.606 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4/CO[3]
                         net (fo=1, routed)           0.000    15.606    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.720    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.834 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4/CO[3]
                         net (fo=1, routed)           0.000    15.834    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.948 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3/CO[3]
                         net (fo=1, routed)           0.000    15.948    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.282 f  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_22__4/O[1]
                         net (fo=2, routed)           0.644    16.926    inst_Convergence/Gen_IT[12].ITX/r1_enable_out2[17]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.303    17.229 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4/O
                         net (fo=1, routed)           0.000    17.229    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.761 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_2__4/CO[3]
                         net (fo=8, routed)           0.872    18.633    inst_Convergence/Gen_IT[11].ITX/CO[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.757 r  inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[1]_i_1__10/O
                         net (fo=1, routed)           0.000    18.757    inst_Convergence/Gen_IT[12].ITX/iteration_out_reg[6]__0_0[1]
    SLICE_X35Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.519    14.942    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[1]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.122    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -3.630ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[12].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.349ns  (logic 8.935ns (66.935%)  route 4.414ns (33.066%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.803     5.405    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    DSP48_X2Y33          DSP48E1                                      r  inst_Convergence/Gen_IT[12].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.611 r  inst_Convergence/Gen_IT[12].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.613    inst_Convergence/Gen_IT[12].ITX/r22_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.131 r  inst_Convergence/Gen_IT[12].ITX/r22__0/P[3]
                         net (fo=6, routed)           1.487    12.618    inst_Convergence/Gen_IT[12].ITX/r22__0_n_102
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.742 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11/O
                         net (fo=1, routed)           0.000    12.742    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.292 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11/CO[3]
                         net (fo=1, routed)           0.000    13.292    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.406 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11/CO[3]
                         net (fo=1, routed)           0.000    13.406    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.520 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_10__11/CO[3]
                         net (fo=92, routed)          1.412    14.932    inst_Convergence/Gen_IT[12].ITX/r21
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.056 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4/O
                         net (fo=1, routed)           0.000    15.056    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.606 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4/CO[3]
                         net (fo=1, routed)           0.000    15.606    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.720    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.834 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4/CO[3]
                         net (fo=1, routed)           0.000    15.834    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.948 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3/CO[3]
                         net (fo=1, routed)           0.000    15.948    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.282 f  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_22__4/O[1]
                         net (fo=2, routed)           0.644    16.926    inst_Convergence/Gen_IT[12].ITX/r1_enable_out2[17]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.303    17.229 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4/O
                         net (fo=1, routed)           0.000    17.229    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.761 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_2__4/CO[3]
                         net (fo=8, routed)           0.869    18.630    inst_Convergence/Gen_IT[11].ITX/CO[0]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124    18.754 r  inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[2]_i_1__9/O
                         net (fo=1, routed)           0.000    18.754    inst_Convergence/Gen_IT[12].ITX/iteration_out_reg[6]__0_0[2]
    SLICE_X35Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.519    14.942    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[2]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.031    15.124    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -18.754    
  -------------------------------------------------------------------
                         slack                                 -3.630    

Slack (VIOLATED) :        -3.611ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[20].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.540ns  (logic 8.910ns (65.805%)  route 4.630ns (34.195%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.886     5.488    inst_Convergence/Gen_IT[20].ITX/clock_IBUF_BUFG
    DSP48_X0Y69          DSP48E1                                      r  inst_Convergence/Gen_IT[20].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.694 r  inst_Convergence/Gen_IT[20].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.056     9.750    inst_Convergence/Gen_IT[20].ITX/i22_n_106
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.268 r  inst_Convergence/Gen_IT[20].ITX/i22__0/P[0]
                         net (fo=7, routed)           1.017    12.285    inst_Convergence/Gen_IT[20].ITX/i22__0_n_105
    SLICE_X11Y173        LUT2 (Prop_lut2_I0_O)        0.124    12.409 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_64__19/O
                         net (fo=1, routed)           0.000    12.409    inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_64__19_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.941 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_40__19/CO[3]
                         net (fo=1, routed)           0.000    12.941    inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_40__19_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.055 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_22__19/CO[3]
                         net (fo=1, routed)           0.009    13.064    inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_22__19_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.178 r  inst_Convergence/Gen_IT[20].ITX/r1_zreal_out_reg[23]_i_11__19/CO[3]
                         net (fo=73, routed)          1.779    14.957    inst_Convergence/Gen_IT[20].ITX/i21
    SLICE_X9Y155         LUT4 (Prop_lut4_I2_O)        0.124    15.081 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_72__10/O
                         net (fo=1, routed)           0.000    15.081    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_72__10_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.631 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_48__9/CO[3]
                         net (fo=1, routed)           0.000    15.631    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_48__9_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_32__10/CO[3]
                         net (fo=1, routed)           0.000    15.745    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_32__10_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_31__9/CO[3]
                         net (fo=1, routed)           0.000    15.859    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_31__9_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.172 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_22__10/O[3]
                         net (fo=2, routed)           0.810    16.982    inst_Convergence/Gen_IT[20].ITX/r1_enable_out2[19]
    SLICE_X10Y159        LUT2 (Prop_lut2_I0_O)        0.306    17.288 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_10__10/O
                         net (fo=1, routed)           0.000    17.288    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_10__10_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.821 r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[6]_i_2__10/CO[3]
                         net (fo=8, routed)           0.665    18.486    inst_Convergence/Gen_IT[19].ITX/CO[0]
    SLICE_X8Y159         LUT2 (Prop_lut2_I0_O)        0.124    18.610 r  inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[7]_i_2__12/O
                         net (fo=2, routed)           0.294    18.904    inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[7]_i_2__12_n_0
    SLICE_X8Y159         LUT6 (Prop_lut6_I0_O)        0.124    19.028 r  inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[7]_i_1__12/O
                         net (fo=1, routed)           0.000    19.028    inst_Convergence/Gen_IT[20].ITX/iteration_out_reg[6]__0_0[7]
    SLICE_X8Y159         FDRE                                         r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.683    15.105    inst_Convergence/Gen_IT[20].ITX/clock_IBUF_BUFG
    SLICE_X8Y159         FDRE                                         r  inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]/C
                         clock pessimism              0.268    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X8Y159         FDRE (Setup_fdre_C_D)        0.079    15.417    inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -19.028    
  -------------------------------------------------------------------
                         slack                                 -3.611    

Slack (VIOLATED) :        -3.551ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[12].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 8.935ns (67.344%)  route 4.333ns (32.656%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.803     5.405    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    DSP48_X2Y33          DSP48E1                                      r  inst_Convergence/Gen_IT[12].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.611 r  inst_Convergence/Gen_IT[12].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.613    inst_Convergence/Gen_IT[12].ITX/r22_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.131 r  inst_Convergence/Gen_IT[12].ITX/r22__0/P[3]
                         net (fo=6, routed)           1.487    12.618    inst_Convergence/Gen_IT[12].ITX/r22__0_n_102
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.742 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11/O
                         net (fo=1, routed)           0.000    12.742    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.292 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11/CO[3]
                         net (fo=1, routed)           0.000    13.292    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.406 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11/CO[3]
                         net (fo=1, routed)           0.000    13.406    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.520 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_10__11/CO[3]
                         net (fo=92, routed)          1.412    14.932    inst_Convergence/Gen_IT[12].ITX/r21
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.056 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4/O
                         net (fo=1, routed)           0.000    15.056    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.606 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4/CO[3]
                         net (fo=1, routed)           0.000    15.606    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.720    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.834 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4/CO[3]
                         net (fo=1, routed)           0.000    15.834    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.948 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3/CO[3]
                         net (fo=1, routed)           0.000    15.948    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.282 f  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_22__4/O[1]
                         net (fo=2, routed)           0.644    16.926    inst_Convergence/Gen_IT[12].ITX/r1_enable_out2[17]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.303    17.229 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4/O
                         net (fo=1, routed)           0.000    17.229    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.761 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_2__4/CO[3]
                         net (fo=8, routed)           0.788    18.549    inst_Convergence/Gen_IT[11].ITX/CO[0]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.124    18.673 r  inst_Convergence/Gen_IT[11].ITX/r1_iteration_out[0]_i_1__10/O
                         net (fo=1, routed)           0.000    18.673    inst_Convergence/Gen_IT[12].ITX/iteration_out_reg[6]__0_0[0]
    SLICE_X36Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.519    14.942    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[0]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    15.122    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                 -3.551    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[12].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[12].ITX/r1_enable_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.243ns  (logic 8.935ns (67.468%)  route 4.308ns (32.532%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.803     5.405    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    DSP48_X2Y33          DSP48E1                                      r  inst_Convergence/Gen_IT[12].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.611 r  inst_Convergence/Gen_IT[12].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.613    inst_Convergence/Gen_IT[12].ITX/r22_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.131 r  inst_Convergence/Gen_IT[12].ITX/r22__0/P[3]
                         net (fo=6, routed)           1.487    12.618    inst_Convergence/Gen_IT[12].ITX/r22__0_n_102
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.742 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11/O
                         net (fo=1, routed)           0.000    12.742    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.292 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11/CO[3]
                         net (fo=1, routed)           0.000    13.292    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_31__11_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.406 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11/CO[3]
                         net (fo=1, routed)           0.000    13.406    inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_13__11_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.520 r  inst_Convergence/Gen_IT[12].ITX/r1_zreal_out_reg[23]_i_10__11/CO[3]
                         net (fo=92, routed)          1.412    14.932    inst_Convergence/Gen_IT[12].ITX/r21
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.056 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4/O
                         net (fo=1, routed)           0.000    15.056    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.606 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4/CO[3]
                         net (fo=1, routed)           0.000    15.606    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_49__4_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.720    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_48__3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.834 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4/CO[3]
                         net (fo=1, routed)           0.000    15.834    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_32__4_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.948 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3/CO[3]
                         net (fo=1, routed)           0.000    15.948    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_31__3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.282 f  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_22__4/O[1]
                         net (fo=2, routed)           0.644    16.926    inst_Convergence/Gen_IT[12].ITX/r1_enable_out2[17]
    SLICE_X35Y92         LUT2 (Prop_lut2_I1_O)        0.303    17.229 r  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4/O
                         net (fo=1, routed)           0.000    17.229    inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_11__4_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.761 f  inst_Convergence/Gen_IT[12].ITX/r1_iteration_out_reg[6]_i_2__4/CO[3]
                         net (fo=8, routed)           0.763    18.524    inst_Convergence/Gen_IT[11].ITX/CO[0]
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.124    18.648 r  inst_Convergence/Gen_IT[11].ITX/r1_enable_out_i_1__10/O
                         net (fo=1, routed)           0.000    18.648    inst_Convergence/Gen_IT[12].ITX/r1_enable_out_1
    SLICE_X36Y92         FDSE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.518    14.941    inst_Convergence/Gen_IT[12].ITX/clock_IBUF_BUFG
    SLICE_X36Y92         FDSE                                         r  inst_Convergence/Gen_IT[12].ITX/r1_enable_out_reg/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X36Y92         FDSE (Setup_fdse_C_D)        0.029    15.121    inst_Convergence/Gen_IT[12].ITX/r1_enable_out_reg
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -18.648    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[26].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.140ns  (logic 9.024ns (68.676%)  route 4.116ns (31.324%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.940     5.542    inst_Convergence/Gen_IT[26].ITX/clock_IBUF_BUFG
    DSP48_X2Y60          DSP48E1                                      r  inst_Convergence/Gen_IT[26].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.748 r  inst_Convergence/Gen_IT[26].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.750    inst_Convergence/Gen_IT[26].ITX/r22_n_106
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.268 r  inst_Convergence/Gen_IT[26].ITX/r22__0/P[0]
                         net (fo=4, routed)           0.949    12.217    inst_Convergence/Gen_IT[26].ITX/r22__0_n_105
    SLICE_X75Y150        LUT2 (Prop_lut2_I0_O)        0.124    12.341 r  inst_Convergence/Gen_IT[26].ITX/r1_zreal_out[23]_i_56__25/O
                         net (fo=1, routed)           0.000    12.341    inst_Convergence/Gen_IT[26].ITX/r1_zreal_out[23]_i_56__25_n_0
    SLICE_X75Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.873 r  inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[23]_i_31__25/CO[3]
                         net (fo=1, routed)           0.000    12.873    inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[23]_i_31__25_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.987 r  inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[23]_i_13__25/CO[3]
                         net (fo=1, routed)           0.000    12.987    inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[23]_i_13__25_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.101 r  inst_Convergence/Gen_IT[26].ITX/r1_zreal_out_reg[23]_i_10__25/CO[3]
                         net (fo=92, routed)          1.288    14.389    inst_Convergence/Gen_IT[26].ITX/r21
    SLICE_X79Y148        LUT4 (Prop_lut4_I0_O)        0.124    14.513 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[6]_i_80__16/O
                         net (fo=1, routed)           0.000    14.513    inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[6]_i_80__16_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.063 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_49__16/CO[3]
                         net (fo=1, routed)           0.000    15.063    inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_49__16_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.177 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_48__15/CO[3]
                         net (fo=1, routed)           0.001    15.178    inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_48__15_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.292 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_32__16/CO[3]
                         net (fo=1, routed)           0.000    15.292    inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_32__16_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.406 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_31__15/CO[3]
                         net (fo=1, routed)           0.000    15.406    inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_31__15_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.719 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_22__16/O[3]
                         net (fo=2, routed)           0.752    16.470    inst_Convergence/Gen_IT[26].ITX/r1_enable_out2[19]
    SLICE_X76Y151        LUT2 (Prop_lut2_I0_O)        0.306    16.776 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[6]_i_10__16/O
                         net (fo=1, routed)           0.000    16.776    inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[6]_i_10__16_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.309 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[6]_i_2__16/CO[3]
                         net (fo=8, routed)           0.811    18.121    inst_Convergence/Gen_IT[25].ITX/CO[0]
    SLICE_X75Y148        LUT2 (Prop_lut2_I0_O)        0.124    18.245 r  inst_Convergence/Gen_IT[25].ITX/r1_iteration_out[7]_i_2__18/O
                         net (fo=2, routed)           0.314    18.558    inst_Convergence/Gen_IT[25].ITX/r1_iteration_out[7]_i_2__18_n_0
    SLICE_X73Y148        LUT6 (Prop_lut6_I0_O)        0.124    18.682 r  inst_Convergence/Gen_IT[25].ITX/r1_iteration_out[4]_i_1__21/O
                         net (fo=1, routed)           0.000    18.682    inst_Convergence/Gen_IT[26].ITX/iteration_out_reg[6]__0_0[4]
    SLICE_X73Y148        FDRE                                         r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.580    15.002    inst_Convergence/Gen_IT[26].ITX/clock_IBUF_BUFG
    SLICE_X73Y148        FDRE                                         r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]/C
                         clock pessimism              0.188    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X73Y148        FDRE (Setup_fdre_C_D)        0.031    15.186    inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -18.682    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.462ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[1].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 8.917ns (67.150%)  route 4.362ns (32.850%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.871     5.473    inst_Convergence/Gen_IT[1].ITX/clock_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  inst_Convergence/Gen_IT[1].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.679 r  inst_Convergence/Gen_IT[1].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.681    inst_Convergence/Gen_IT[1].ITX/i22_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.199 r  inst_Convergence/Gen_IT[1].ITX/i22__0/P[2]
                         net (fo=5, routed)           1.620    12.819    inst_Convergence/Gen_IT[1].ITX/i22__0_n_103
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.943 r  inst_Convergence/Gen_IT[1].ITX/r1_zreal_out[23]_i_55__0/O
                         net (fo=1, routed)           0.000    12.943    inst_Convergence/Gen_IT[1].ITX/r1_zreal_out[23]_i_55__0_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.493 r  inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[23]_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    13.493    inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[23]_i_31__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.607 r  inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[23]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    13.607    inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[23]_i_13__0_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.721 r  inst_Convergence/Gen_IT[1].ITX/r1_zreal_out_reg[23]_i_10__0/CO[3]
                         net (fo=72, routed)          1.279    15.000    inst_Convergence/Gen_IT[1].ITX/i21
    SLICE_X26Y26         LUT4 (Prop_lut4_I2_O)        0.124    15.124 r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out[1]_i_81/O
                         net (fo=1, routed)           0.000    15.124    inst_Convergence/Gen_IT[1].ITX/r1_iteration_out[1]_i_81_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.656 r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.656    inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_49_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.770 r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.770    inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_48_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.884 r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.884    inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_32_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.998    inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_31_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.311 r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.719    17.030    inst_Convergence/Gen_IT[1].ITX/r1_enable_out2[19]
    SLICE_X25Y30         LUT2 (Prop_lut2_I0_O)        0.306    17.336 r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out[1]_i_10/O
                         net (fo=1, routed)           0.000    17.336    inst_Convergence/Gen_IT[1].ITX/r1_iteration_out[1]_i_10_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.886 f  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]_i_2/CO[3]
                         net (fo=3, routed)           0.742    18.628    inst_Convergence/Gen_IT[0].ITX/r22__0_0[0]
    SLICE_X24Y30         LUT3 (Prop_lut3_I1_O)        0.124    18.752 r  inst_Convergence/Gen_IT[0].ITX/r1_iteration_out[1]_i_1/O
                         net (fo=1, routed)           0.000    18.752    inst_Convergence/Gen_IT[1].ITX/enable_out_reg__0_0[1]
    SLICE_X24Y30         FDRE                                         r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       1.677    15.099    inst_Convergence/Gen_IT[1].ITX/clock_IBUF_BUFG
    SLICE_X24Y30         FDRE                                         r  inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]/C
                         clock pessimism              0.195    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X24Y30         FDRE (Setup_fdre_C_D)        0.031    15.290    inst_Convergence/Gen_IT[1].ITX/r1_iteration_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -18.752    
  -------------------------------------------------------------------
                         slack                                 -3.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[17].ITX/r1_addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[17].ITX/addr_out_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.633     1.553    inst_Convergence/Gen_IT[17].ITX/clock_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  inst_Convergence/Gen_IT[17].ITX/r1_addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  inst_Convergence/Gen_IT[17].ITX/r1_addr_out_reg[2]/Q
                         net (fo=1, routed)           0.146     1.863    inst_Convergence/Gen_IT[17].ITX/r1_addr_out[2]
    SLICE_X46Y50         SRL16E                                       r  inst_Convergence/Gen_IT[17].ITX/addr_out_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.838     2.003    inst_Convergence/Gen_IT[17].ITX/clock_IBUF_BUFG
    SLICE_X46Y50         SRL16E                                       r  inst_Convergence/Gen_IT[17].ITX/addr_out_reg[2]_srl4/CLK
                         clock pessimism             -0.250     1.752    
    SLICE_X46Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.846    inst_Convergence/Gen_IT[17].ITX/addr_out_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[3].ITX/r1_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[3].ITX/addr_out_reg[10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.638     1.558    inst_Convergence/Gen_IT[3].ITX/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  inst_Convergence/Gen_IT[3].ITX/r1_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  inst_Convergence/Gen_IT[3].ITX/r1_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.146     1.868    inst_Convergence/Gen_IT[3].ITX/r1_addr_out[10]
    SLICE_X34Y50         SRL16E                                       r  inst_Convergence/Gen_IT[3].ITX/addr_out_reg[10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.842     2.007    inst_Convergence/Gen_IT[3].ITX/clock_IBUF_BUFG
    SLICE_X34Y50         SRL16E                                       r  inst_Convergence/Gen_IT[3].ITX/addr_out_reg[10]_srl4/CLK
                         clock pessimism             -0.250     1.756    
    SLICE_X34Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.850    inst_Convergence/Gen_IT[3].ITX/addr_out_reg[10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[14].ITX/r1_startimag_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[14].ITX/r4_startimag_out_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.642%)  route 0.255ns (64.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.567     1.486    inst_Convergence/Gen_IT[14].ITX/clock_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  inst_Convergence/Gen_IT[14].ITX/r1_startimag_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_Convergence/Gen_IT[14].ITX/r1_startimag_out_reg[1]/Q
                         net (fo=1, routed)           0.255     1.882    inst_Convergence/Gen_IT[14].ITX/r1_startimag_out[1]
    SLICE_X60Y103        SRL16E                                       r  inst_Convergence/Gen_IT[14].ITX/r4_startimag_out_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.831     1.996    inst_Convergence/Gen_IT[14].ITX/clock_IBUF_BUFG
    SLICE_X60Y103        SRL16E                                       r  inst_Convergence/Gen_IT[14].ITX/r4_startimag_out_reg[1]_srl3/CLK
                         clock pessimism             -0.245     1.750    
    SLICE_X60Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.859    inst_Convergence/Gen_IT[14].ITX/r4_startimag_out_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[19].ITX/r1_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[19].ITX/addr_out_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.088%)  route 0.204ns (57.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.566     1.485    inst_Convergence/Gen_IT[19].ITX/clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  inst_Convergence/Gen_IT[19].ITX/r1_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  inst_Convergence/Gen_IT[19].ITX/r1_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.204     1.837    inst_Convergence/Gen_IT[19].ITX/r1_addr_out[4]
    SLICE_X54Y50         SRL16E                                       r  inst_Convergence/Gen_IT[19].ITX/addr_out_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.835     2.000    inst_Convergence/Gen_IT[19].ITX/clock_IBUF_BUFG
    SLICE_X54Y50         SRL16E                                       r  inst_Convergence/Gen_IT[19].ITX/addr_out_reg[4]_srl4/CLK
                         clock pessimism             -0.250     1.749    
    SLICE_X54Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.813    inst_Convergence/Gen_IT[19].ITX/addr_out_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[18].ITX/r1_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[18].ITX/addr_out_reg[12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.088%)  route 0.204ns (57.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.564     1.483    inst_Convergence/Gen_IT[18].ITX/clock_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  inst_Convergence/Gen_IT[18].ITX/r1_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  inst_Convergence/Gen_IT[18].ITX/r1_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.204     1.835    inst_Convergence/Gen_IT[18].ITX/r1_addr_out[12]
    SLICE_X54Y57         SRL16E                                       r  inst_Convergence/Gen_IT[18].ITX/addr_out_reg[12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.833     1.998    inst_Convergence/Gen_IT[18].ITX/clock_IBUF_BUFG
    SLICE_X54Y57         SRL16E                                       r  inst_Convergence/Gen_IT[18].ITX/addr_out_reg[12]_srl4/CLK
                         clock pessimism             -0.250     1.747    
    SLICE_X54Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.811    inst_Convergence/Gen_IT[18].ITX/addr_out_reg[12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[7].ITX/r1_startreal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[7].ITX/r4_startreal_out_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.551%)  route 0.222ns (63.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.562     1.481    inst_Convergence/Gen_IT[7].ITX/clock_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  inst_Convergence/Gen_IT[7].ITX/r1_startreal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  inst_Convergence/Gen_IT[7].ITX/r1_startreal_out_reg[9]/Q
                         net (fo=1, routed)           0.222     1.832    inst_Convergence/Gen_IT[7].ITX/r1_startreal_out[9]
    SLICE_X46Y61         SRL16E                                       r  inst_Convergence/Gen_IT[7].ITX/r4_startreal_out_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.835     2.000    inst_Convergence/Gen_IT[7].ITX/clock_IBUF_BUFG
    SLICE_X46Y61         SRL16E                                       r  inst_Convergence/Gen_IT[7].ITX/r4_startreal_out_reg[9]_srl3/CLK
                         clock pessimism             -0.250     1.749    
    SLICE_X46Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.804    inst_Convergence/Gen_IT[7].ITX/r4_startreal_out_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[19].ITX/r1_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[19].ITX/addr_out_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.022%)  route 0.204ns (57.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.566     1.485    inst_Convergence/Gen_IT[19].ITX/clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  inst_Convergence/Gen_IT[19].ITX/r1_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  inst_Convergence/Gen_IT[19].ITX/r1_addr_out_reg[5]/Q
                         net (fo=1, routed)           0.204     1.838    inst_Convergence/Gen_IT[19].ITX/r1_addr_out[5]
    SLICE_X54Y50         SRL16E                                       r  inst_Convergence/Gen_IT[19].ITX/addr_out_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.835     2.000    inst_Convergence/Gen_IT[19].ITX/clock_IBUF_BUFG
    SLICE_X54Y50         SRL16E                                       r  inst_Convergence/Gen_IT[19].ITX/addr_out_reg[5]_srl4/CLK
                         clock pessimism             -0.250     1.749    
    SLICE_X54Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.810    inst_Convergence/Gen_IT[19].ITX/addr_out_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[17].ITX/r1_addr_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[17].ITX/addr_out_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.419%)  route 0.209ns (58.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.633     1.553    inst_Convergence/Gen_IT[17].ITX/clock_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  inst_Convergence/Gen_IT[17].ITX/r1_addr_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  inst_Convergence/Gen_IT[17].ITX/r1_addr_out_reg[7]/Q
                         net (fo=1, routed)           0.209     1.910    inst_Convergence/Gen_IT[17].ITX/r1_addr_out[7]
    SLICE_X46Y50         SRL16E                                       r  inst_Convergence/Gen_IT[17].ITX/addr_out_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.838     2.003    inst_Convergence/Gen_IT[17].ITX/clock_IBUF_BUFG
    SLICE_X46Y50         SRL16E                                       r  inst_Convergence/Gen_IT[17].ITX/addr_out_reg[7]_srl4/CLK
                         clock pessimism             -0.250     1.752    
    SLICE_X46Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.882    inst_Convergence/Gen_IT[17].ITX/addr_out_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[3].ITX/r1_addr_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[3].ITX/addr_out_reg[15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.419%)  route 0.209ns (58.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.638     1.558    inst_Convergence/Gen_IT[3].ITX/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  inst_Convergence/Gen_IT[3].ITX/r1_addr_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.706 r  inst_Convergence/Gen_IT[3].ITX/r1_addr_out_reg[15]/Q
                         net (fo=1, routed)           0.209     1.915    inst_Convergence/Gen_IT[3].ITX/r1_addr_out[15]
    SLICE_X34Y50         SRL16E                                       r  inst_Convergence/Gen_IT[3].ITX/addr_out_reg[15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.842     2.007    inst_Convergence/Gen_IT[3].ITX/clock_IBUF_BUFG
    SLICE_X34Y50         SRL16E                                       r  inst_Convergence/Gen_IT[3].ITX/addr_out_reg[15]_srl4/CLK
                         clock pessimism             -0.250     1.756    
    SLICE_X34Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.886    inst_Convergence/Gen_IT[3].ITX/addr_out_reg[15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[25].ITX/startimag_out_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[26].ITX/r1_zimag_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.288ns (60.192%)  route 0.190ns (39.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.592     1.511    inst_Convergence/Gen_IT[25].ITX/clock_IBUF_BUFG
    SLICE_X74Y147        FDRE                                         r  inst_Convergence/Gen_IT[25].ITX/startimag_out_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y147        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  inst_Convergence/Gen_IT[25].ITX/startimag_out_reg[0]__0/Q
                         net (fo=2, routed)           0.190     1.866    inst_Convergence/Gen_IT[25].ITX/s_startimag[26]_77[0]
    SLICE_X73Y152        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.990 r  inst_Convergence/Gen_IT[25].ITX/r1_zimag_out_reg[3]_i_1__25/O[1]
                         net (fo=1, routed)           0.000     1.990    inst_Convergence/Gen_IT[26].ITX/startimag_out_reg[22]__0[1]
    SLICE_X73Y152        FDRE                                         r  inst_Convergence/Gen_IT[26].ITX/r1_zimag_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10542, routed)       0.941     2.106    inst_Convergence/Gen_IT[26].ITX/clock_IBUF_BUFG
    SLICE_X73Y152        FDRE                                         r  inst_Convergence/Gen_IT[26].ITX/r1_zimag_out_reg[1]/C
                         clock pessimism             -0.250     1.856    
    SLICE_X73Y152        FDRE (Hold_fdre_C_D)         0.105     1.961    inst_Convergence/Gen_IT[26].ITX/r1_zimag_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y22   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y21   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y13   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y3    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y5    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y10   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y23   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y22   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X74Y147  inst_Convergence/Gen_IT[25].ITX/r4_startimag_out_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147  inst_Convergence/Gen_IT[25].ITX/r4_startreal_out_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y147  inst_Convergence/Gen_IT[25].ITX/r4_startreal_out_reg[17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y112  inst_Convergence/Gen_IT[15].ITX/r3_zreal_out_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y112  inst_Convergence/Gen_IT[15].ITX/r4_enable_out_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y118  inst_Convergence/Gen_IT[17].ITX/r3_zimag_out_reg[10]_srl2/CLK



