{
    "fileIDs": {
        "1": "/nfs_project/castor/DV/Azfar/phew/up_down_counter.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "counter_data",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 41,
            "ports": [
                {
                    "direction": "Input",
                    "name": "clock0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dir",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "load",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "counter_input",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "counter_output",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "up_down_counter"
        }
    ],
    "modules": null
}
