<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>efsys.h source code [master/drivers/net/sfc/efsys.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="efsys_bar_s,efsys_mem_s "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/sfc/efsys.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>master</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>sfc</a>/<a href='efsys.h.html'>efsys.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2016-2018 Solarflare Communications Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This software was jointly developed between OKTET Labs (under contract</i></td></tr>
<tr><th id="7">7</th><td><i> * for Solarflare) and Solarflare Communications, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> */</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifndef</span> <span class="macro" data-ref="_M/_SFC_COMMON_EFSYS_H">_SFC_COMMON_EFSYS_H</span></u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/_SFC_COMMON_EFSYS_H" data-ref="_M/_SFC_COMMON_EFSYS_H">_SFC_COMMON_EFSYS_H</dfn></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include &lt;stdbool.h&gt;</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../lib/librte_eal/common/include/arch/x86/rte_spinlock.h.html">&lt;rte_spinlock.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../lib/librte_eal/common/include/arch/x86/rte_byteorder.h.html">&lt;rte_byteorder.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../lib/librte_eal/common/include/rte_debug.h.html">&lt;rte_debug.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../lib/librte_eal/common/include/rte_memzone.h.html">&lt;rte_memzone.h&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../lib/librte_eal/common/include/rte_memory.h.html">&lt;rte_memory.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../lib/librte_eal/common/include/arch/x86/rte_memcpy.h.html">&lt;rte_memcpy.h&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../lib/librte_eal/common/include/arch/x86/rte_cycles.h.html">&lt;rte_cycles.h&gt;</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../lib/librte_eal/common/include/arch/x86/rte_prefetch.h.html">&lt;rte_prefetch.h&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../lib/librte_eal/common/include/rte_common.h.html">&lt;rte_common.h&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../lib/librte_eal/common/include/rte_malloc.h.html">&lt;rte_malloc.h&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../lib/librte_eal/common/include/rte_log.h.html">&lt;rte_log.h&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../lib/librte_eal/common/include/arch/x86/rte_io.h.html">&lt;rte_io.h&gt;</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="sfc_debug.h.html">"sfc_debug.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="sfc_log.h.html">"sfc_log.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="32">32</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="31">endif</span></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/EFSYS_HAS_UINT64" data-ref="_M/EFSYS_HAS_UINT64">EFSYS_HAS_UINT64</dfn> 1</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/EFSYS_USE_UINT64" data-ref="_M/EFSYS_USE_UINT64">EFSYS_USE_UINT64</dfn> 1</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/EFSYS_HAS_SSE2_M128" data-ref="_M/EFSYS_HAS_SSE2_M128">EFSYS_HAS_SSE2_M128</dfn> 1</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="39">if</span> <a class="macro" href="../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#36" title="2" data-ref="_M/RTE_BYTE_ORDER">RTE_BYTE_ORDER</a> == <a class="macro" href="../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#30" title="1" data-ref="_M/RTE_BIG_ENDIAN">RTE_BIG_ENDIAN</a></u></td></tr>
<tr><th id="40">40</th><td><u>#define EFSYS_IS_BIG_ENDIAN 1</u></td></tr>
<tr><th id="41">41</th><td><u>#define EFSYS_IS_LITTLE_ENDIAN 0</u></td></tr>
<tr><th id="42">42</th><td><u>#<span data-ppcond="39">elif</span> <a class="macro" href="../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#36" title="2" data-ref="_M/RTE_BYTE_ORDER">RTE_BYTE_ORDER</a> == <a class="macro" href="../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#31" title="2" data-ref="_M/RTE_LITTLE_ENDIAN">RTE_LITTLE_ENDIAN</a></u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/EFSYS_IS_BIG_ENDIAN" data-ref="_M/EFSYS_IS_BIG_ENDIAN">EFSYS_IS_BIG_ENDIAN</dfn> 0</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/EFSYS_IS_LITTLE_ENDIAN" data-ref="_M/EFSYS_IS_LITTLE_ENDIAN">EFSYS_IS_LITTLE_ENDIAN</dfn> 1</u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="39">else</span></u></td></tr>
<tr><th id="46">46</th><td><u>#error "Cannot determine system endianness"</u></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="39">endif</span></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="base/efx_types.h.html">"efx_types.h"</a></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>typedef</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="typedef" id="boolean_t" title='boolean_t' data-type='_Bool' data-ref="boolean_t">boolean_t</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="53">ifndef</span> <span class="macro" data-ref="_M/B_FALSE">B_FALSE</span></u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/B_FALSE" data-ref="_M/B_FALSE">B_FALSE</dfn>	false</u></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="53">endif</span></u></td></tr>
<tr><th id="56">56</th><td><u>#<span data-ppcond="56">ifndef</span> <span class="macro" data-ref="_M/B_TRUE">B_TRUE</span></u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/B_TRUE" data-ref="_M/B_TRUE">B_TRUE</dfn>	true</u></td></tr>
<tr><th id="58">58</th><td><u>#<span data-ppcond="56">endif</span></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * RTE_MAX() and RTE_MIN() cannot be used since braced-group within</i></td></tr>
<tr><th id="62">62</th><td><i> * expression allowed only inside a function, but MAX() is used as</i></td></tr>
<tr><th id="63">63</th><td><i> * a number of elements in array.</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="65">ifndef</span> <span class="macro" data-ref="_M/MAX">MAX</span></u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MAX" data-ref="_M/MAX">MAX</dfn>(v1, v2)	((v1) &gt; (v2) ? (v1) : (v2))</u></td></tr>
<tr><th id="67">67</th><td><u>#<span data-ppcond="65">endif</span></u></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="68">ifndef</span> <span class="macro" data-ref="_M/MIN">MIN</span></u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/MIN" data-ref="_M/MIN">MIN</dfn>(v1, v2)	((v1) &lt; (v2) ? (v1) : (v2))</u></td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="68">endif</span></u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* There are macros for alignment in DPDK, but we need to make a proper</i></td></tr>
<tr><th id="73">73</th><td><i> * correspondence here, if we want to re-use them at all</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td><u>#<span data-ppcond="75">ifndef</span> <span class="macro" data-ref="_M/IS_P2ALIGNED">IS_P2ALIGNED</span></u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IS_P2ALIGNED" data-ref="_M/IS_P2ALIGNED">IS_P2ALIGNED</dfn>(v, a)	((((uintptr_t)(v)) &amp; ((uintptr_t)(a) - 1)) == 0)</u></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="75">endif</span></u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="79">ifndef</span> <span class="macro" data-ref="_M/P2ROUNDUP">P2ROUNDUP</span></u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/P2ROUNDUP" data-ref="_M/P2ROUNDUP">P2ROUNDUP</dfn>(x, align)	(-(-(x) &amp; -(align)))</u></td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="79">endif</span></u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="83">ifndef</span> <span class="macro" data-ref="_M/P2ALIGN">P2ALIGN</span></u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/P2ALIGN" data-ref="_M/P2ALIGN">P2ALIGN</dfn>(_x, _a)		((_x) &amp; -(_a))</u></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="83">endif</span></u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="87">ifndef</span> <span class="macro" data-ref="_M/IS2P">IS2P</span></u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ISP2" data-ref="_M/ISP2">ISP2</dfn>(x)			rte_is_power_of_2(x)</u></td></tr>
<tr><th id="89">89</th><td><u>#<span data-ppcond="87">endif</span></u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ENOTACTIVE" data-ref="_M/ENOTACTIVE">ENOTACTIVE</dfn>	ENOTCONN</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="94">94</th><td><dfn class="decl def fn" id="prefetch_read_many" title='prefetch_read_many' data-ref="prefetch_read_many">prefetch_read_many</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col1 decl" id="1addr" title='addr' data-type='const volatile void *' data-ref="1addr">addr</dfn>)</td></tr>
<tr><th id="95">95</th><td>{</td></tr>
<tr><th id="96">96</th><td>	<a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_prefetch.h.html#rte_prefetch0" title='rte_prefetch0' data-ref="rte_prefetch0">rte_prefetch0</a>(<a class="local col1 ref" href="#1addr" title='addr' data-ref="1addr">addr</a>);</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="100">100</th><td><dfn class="decl def fn" id="prefetch_read_once" title='prefetch_read_once' data-ref="prefetch_read_once">prefetch_read_once</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col2 decl" id="2addr" title='addr' data-type='const volatile void *' data-ref="2addr">addr</dfn>)</td></tr>
<tr><th id="101">101</th><td>{</td></tr>
<tr><th id="102">102</th><td>	<a class="ref fn" href="../../../lib/librte_eal/common/include/generic/rte_prefetch.h.html#rte_prefetch_non_temporal" title='rte_prefetch_non_temporal' data-ref="rte_prefetch_non_temporal">rte_prefetch_non_temporal</a>(<a class="local col2 ref" href="#2addr" title='addr' data-ref="2addr">addr</a>);</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* Code inclusion options */</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_NAMES" data-ref="_M/EFSYS_OPT_NAMES">EFSYS_OPT_NAMES</dfn> 1</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* Disable SFN5xxx/SFN6xxx since it requires specific support in the PMD */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_SIENA" data-ref="_M/EFSYS_OPT_SIENA">EFSYS_OPT_SIENA</dfn> 0</u></td></tr>
<tr><th id="112">112</th><td><i>/* Enable SFN7xxx support */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_HUNTINGTON" data-ref="_M/EFSYS_OPT_HUNTINGTON">EFSYS_OPT_HUNTINGTON</dfn> 1</u></td></tr>
<tr><th id="114">114</th><td><i>/* Enable SFN8xxx support */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MEDFORD" data-ref="_M/EFSYS_OPT_MEDFORD">EFSYS_OPT_MEDFORD</dfn> 1</u></td></tr>
<tr><th id="116">116</th><td><i>/* Enable SFN2xxx support */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MEDFORD2" data-ref="_M/EFSYS_OPT_MEDFORD2">EFSYS_OPT_MEDFORD2</dfn> 1</u></td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="118">ifdef</span> <span class="macro" data-ref="_M/RTE_LIBRTE_SFC_EFX_DEBUG">RTE_LIBRTE_SFC_EFX_DEBUG</span></u></td></tr>
<tr><th id="119">119</th><td><u>#define EFSYS_OPT_CHECK_REG 1</u></td></tr>
<tr><th id="120">120</th><td><u>#<span data-ppcond="118">else</span></u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_CHECK_REG" data-ref="_M/EFSYS_OPT_CHECK_REG">EFSYS_OPT_CHECK_REG</dfn> 0</u></td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="118">endif</span></u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* MCDI is required for SFN7xxx and SFN8xx */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MCDI" data-ref="_M/EFSYS_OPT_MCDI">EFSYS_OPT_MCDI</dfn> 1</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MCDI_LOGGING" data-ref="_M/EFSYS_OPT_MCDI_LOGGING">EFSYS_OPT_MCDI_LOGGING</dfn> 1</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MCDI_PROXY_AUTH" data-ref="_M/EFSYS_OPT_MCDI_PROXY_AUTH">EFSYS_OPT_MCDI_PROXY_AUTH</dfn> 1</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MAC_STATS" data-ref="_M/EFSYS_OPT_MAC_STATS">EFSYS_OPT_MAC_STATS</dfn> 1</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_LOOPBACK" data-ref="_M/EFSYS_OPT_LOOPBACK">EFSYS_OPT_LOOPBACK</dfn> 1</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MON_MCDI" data-ref="_M/EFSYS_OPT_MON_MCDI">EFSYS_OPT_MON_MCDI</dfn> 0</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_MON_STATS" data-ref="_M/EFSYS_OPT_MON_STATS">EFSYS_OPT_MON_STATS</dfn> 0</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_PHY_STATS" data-ref="_M/EFSYS_OPT_PHY_STATS">EFSYS_OPT_PHY_STATS</dfn> 0</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_BIST" data-ref="_M/EFSYS_OPT_BIST">EFSYS_OPT_BIST</dfn> 0</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_PHY_LED_CONTROL" data-ref="_M/EFSYS_OPT_PHY_LED_CONTROL">EFSYS_OPT_PHY_LED_CONTROL</dfn> 0</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_PHY_FLAGS" data-ref="_M/EFSYS_OPT_PHY_FLAGS">EFSYS_OPT_PHY_FLAGS</dfn> 0</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_VPD" data-ref="_M/EFSYS_OPT_VPD">EFSYS_OPT_VPD</dfn> 0</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_NVRAM" data-ref="_M/EFSYS_OPT_NVRAM">EFSYS_OPT_NVRAM</dfn> 0</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_BOOTCFG" data-ref="_M/EFSYS_OPT_BOOTCFG">EFSYS_OPT_BOOTCFG</dfn> 0</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_IMAGE_LAYOUT" data-ref="_M/EFSYS_OPT_IMAGE_LAYOUT">EFSYS_OPT_IMAGE_LAYOUT</dfn> 0</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_DIAG" data-ref="_M/EFSYS_OPT_DIAG">EFSYS_OPT_DIAG</dfn> 0</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_RX_SCALE" data-ref="_M/EFSYS_OPT_RX_SCALE">EFSYS_OPT_RX_SCALE</dfn> 1</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_QSTATS" data-ref="_M/EFSYS_OPT_QSTATS">EFSYS_OPT_QSTATS</dfn> 0</u></td></tr>
<tr><th id="149">149</th><td><i>/* Filters support is required for SFN7xxx and SFN8xx */</i></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_FILTER" data-ref="_M/EFSYS_OPT_FILTER">EFSYS_OPT_FILTER</dfn> 1</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_RX_SCATTER" data-ref="_M/EFSYS_OPT_RX_SCATTER">EFSYS_OPT_RX_SCATTER</dfn> 0</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_EV_PREFETCH" data-ref="_M/EFSYS_OPT_EV_PREFETCH">EFSYS_OPT_EV_PREFETCH</dfn> 0</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_DECODE_INTR_FATAL" data-ref="_M/EFSYS_OPT_DECODE_INTR_FATAL">EFSYS_OPT_DECODE_INTR_FATAL</dfn> 0</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_LICENSING" data-ref="_M/EFSYS_OPT_LICENSING">EFSYS_OPT_LICENSING</dfn> 0</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_ALLOW_UNCONFIGURED_NIC" data-ref="_M/EFSYS_OPT_ALLOW_UNCONFIGURED_NIC">EFSYS_OPT_ALLOW_UNCONFIGURED_NIC</dfn> 0</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_RX_PACKED_STREAM" data-ref="_M/EFSYS_OPT_RX_PACKED_STREAM">EFSYS_OPT_RX_PACKED_STREAM</dfn> 0</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_RX_ES_SUPER_BUFFER" data-ref="_M/EFSYS_OPT_RX_ES_SUPER_BUFFER">EFSYS_OPT_RX_ES_SUPER_BUFFER</dfn> 1</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_TUNNEL" data-ref="_M/EFSYS_OPT_TUNNEL">EFSYS_OPT_TUNNEL</dfn> 1</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/EFSYS_OPT_FW_SUBVARIANT_AWARE" data-ref="_M/EFSYS_OPT_FW_SUBVARIANT_AWARE">EFSYS_OPT_FW_SUBVARIANT_AWARE</dfn> 1</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* ID */</i></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><b>typedef</b> <b>struct</b> <dfn class="type" id="__efsys_identifier_s" title='__efsys_identifier_s' data-ref="__efsys_identifier_s"><a class="type" href="#__efsys_identifier_s" title='__efsys_identifier_s' data-ref="__efsys_identifier_s">__efsys_identifier_s</a></dfn> <dfn class="typedef" id="efsys_identifier_t" title='efsys_identifier_t' data-type='struct __efsys_identifier_s' data-ref="efsys_identifier_t">efsys_identifier_t</dfn>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE" data-ref="_M/EFSYS_PROBE">EFSYS_PROBE</dfn>(_name)						\</u></td></tr>
<tr><th id="175">175</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE1" data-ref="_M/EFSYS_PROBE1">EFSYS_PROBE1</dfn>(_name, _type1, _arg1)				\</u></td></tr>
<tr><th id="178">178</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE2" data-ref="_M/EFSYS_PROBE2">EFSYS_PROBE2</dfn>(_name, _type1, _arg1, _type2, _arg2)		\</u></td></tr>
<tr><th id="181">181</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE3" data-ref="_M/EFSYS_PROBE3">EFSYS_PROBE3</dfn>(_name, _type1, _arg1, _type2, _arg2,		\</u></td></tr>
<tr><th id="184">184</th><td><u>		     _type3, _arg3)					\</u></td></tr>
<tr><th id="185">185</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE4" data-ref="_M/EFSYS_PROBE4">EFSYS_PROBE4</dfn>(_name, _type1, _arg1, _type2, _arg2,		\</u></td></tr>
<tr><th id="188">188</th><td><u>		     _type3, _arg3, _type4, _arg4)			\</u></td></tr>
<tr><th id="189">189</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE5" data-ref="_M/EFSYS_PROBE5">EFSYS_PROBE5</dfn>(_name, _type1, _arg1, _type2, _arg2,		\</u></td></tr>
<tr><th id="192">192</th><td><u>		     _type3, _arg3, _type4, _arg4, _type5, _arg5)	\</u></td></tr>
<tr><th id="193">193</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE6" data-ref="_M/EFSYS_PROBE6">EFSYS_PROBE6</dfn>(_name, _type1, _arg1, _type2, _arg2,		\</u></td></tr>
<tr><th id="196">196</th><td><u>		     _type3, _arg3, _type4, _arg4, _type5, _arg5,	\</u></td></tr>
<tr><th id="197">197</th><td><u>		     _type6, _arg6)					\</u></td></tr>
<tr><th id="198">198</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PROBE7" data-ref="_M/EFSYS_PROBE7">EFSYS_PROBE7</dfn>(_name, _type1, _arg1, _type2, _arg2,		\</u></td></tr>
<tr><th id="201">201</th><td><u>		     _type3, _arg3, _type4, _arg4, _type5, _arg5,	\</u></td></tr>
<tr><th id="202">202</th><td><u>		     _type6, _arg6, _type7, _arg7)			\</u></td></tr>
<tr><th id="203">203</th><td><u>	do { } while (0)</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/* DMA */</i></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><b>typedef</b> <a class="typedef" href="../../../lib/librte_eal/common/include/rte_memory.h.html#rte_iova_t" title='rte_iova_t' data-type='uint64_t' data-ref="rte_iova_t">rte_iova_t</a> <dfn class="typedef" id="efsys_dma_addr_t" title='efsys_dma_addr_t' data-type='rte_iova_t' data-ref="efsys_dma_addr_t">efsys_dma_addr_t</dfn>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="efsys_mem_s" title='efsys_mem_s' data-ref="efsys_mem_s"><a class="type" href="#efsys_mem_s" title='efsys_mem_s' data-ref="efsys_mem_s">efsys_mem_s</a></dfn> {</td></tr>
<tr><th id="211">211</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../lib/librte_eal/common/include/rte_memzone.h.html#rte_memzone" title='rte_memzone' data-ref="rte_memzone">rte_memzone</a>	*<dfn class="decl field" id="efsys_mem_s::esm_mz" title='efsys_mem_s::esm_mz' data-ref="efsys_mem_s::esm_mz">esm_mz</dfn>;</td></tr>
<tr><th id="212">212</th><td>	<i>/*</i></td></tr>
<tr><th id="213">213</th><td><i>	 * Ideally it should have volatile qualifier to denote that</i></td></tr>
<tr><th id="214">214</th><td><i>	 * the memory may be updated by someone else. However, it adds</i></td></tr>
<tr><th id="215">215</th><td><i>	 * qualifier discard warnings when the pointer or its derivative</i></td></tr>
<tr><th id="216">216</th><td><i>	 * is passed to memset() or rte_mov16().</i></td></tr>
<tr><th id="217">217</th><td><i>	 * So, skip the qualifier here, but make sure that it is added</i></td></tr>
<tr><th id="218">218</th><td><i>	 * below in access macros.</i></td></tr>
<tr><th id="219">219</th><td><i>	 */</i></td></tr>
<tr><th id="220">220</th><td>	<em>void</em>				*<dfn class="decl field" id="efsys_mem_s::esm_base" title='efsys_mem_s::esm_base' data-ref="efsys_mem_s::esm_base">esm_base</dfn>;</td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="#efsys_dma_addr_t" title='efsys_dma_addr_t' data-type='rte_iova_t' data-ref="efsys_dma_addr_t">efsys_dma_addr_t</a>		<dfn class="decl field" id="efsys_mem_s::esm_addr" title='efsys_mem_s::esm_addr' data-ref="efsys_mem_s::esm_addr">esm_addr</dfn>;</td></tr>
<tr><th id="222">222</th><td>} <dfn class="typedef" id="efsys_mem_t" title='efsys_mem_t' data-type='struct efsys_mem_s' data-ref="efsys_mem_t">efsys_mem_t</dfn>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_ZERO" data-ref="_M/EFSYS_MEM_ZERO">EFSYS_MEM_ZERO</dfn>(_esmp, _size)					\</u></td></tr>
<tr><th id="226">226</th><td><u>	do {								\</u></td></tr>
<tr><th id="227">227</th><td><u>		(void)memset((void *)(_esmp)-&gt;esm_base, 0, (_size));	\</u></td></tr>
<tr><th id="228">228</th><td><u>									\</u></td></tr>
<tr><th id="229">229</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="230">230</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_READD" data-ref="_M/EFSYS_MEM_READD">EFSYS_MEM_READD</dfn>(_esmp, _offset, _edp)				\</u></td></tr>
<tr><th id="233">233</th><td><u>	do {								\</u></td></tr>
<tr><th id="234">234</th><td><u>		volatile uint8_t  *_base = (_esmp)-&gt;esm_base;		\</u></td></tr>
<tr><th id="235">235</th><td><u>		volatile uint32_t *_addr;				\</u></td></tr>
<tr><th id="236">236</th><td><u>									\</u></td></tr>
<tr><th id="237">237</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="238">238</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_dword_t)));	\</u></td></tr>
<tr><th id="239">239</th><td><u>									\</u></td></tr>
<tr><th id="240">240</th><td><u>		_addr = (volatile uint32_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="241">241</th><td><u>		(_edp)-&gt;ed_u32[0] = _addr[0];				\</u></td></tr>
<tr><th id="242">242</th><td><u>									\</u></td></tr>
<tr><th id="243">243</th><td><u>		EFSYS_PROBE2(mem_readl, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="244">244</th><td><u>					 uint32_t, (_edp)-&gt;ed_u32[0]);	\</u></td></tr>
<tr><th id="245">245</th><td><u>									\</u></td></tr>
<tr><th id="246">246</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="247">247</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_READQ" data-ref="_M/EFSYS_MEM_READQ">EFSYS_MEM_READQ</dfn>(_esmp, _offset, _eqp)				\</u></td></tr>
<tr><th id="250">250</th><td><u>	do {								\</u></td></tr>
<tr><th id="251">251</th><td><u>		volatile uint8_t  *_base = (_esmp)-&gt;esm_base;		\</u></td></tr>
<tr><th id="252">252</th><td><u>		volatile uint64_t *_addr;				\</u></td></tr>
<tr><th id="253">253</th><td><u>									\</u></td></tr>
<tr><th id="254">254</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="255">255</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_qword_t)));	\</u></td></tr>
<tr><th id="256">256</th><td><u>									\</u></td></tr>
<tr><th id="257">257</th><td><u>		_addr = (volatile uint64_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="258">258</th><td><u>		(_eqp)-&gt;eq_u64[0] = _addr[0];				\</u></td></tr>
<tr><th id="259">259</th><td><u>									\</u></td></tr>
<tr><th id="260">260</th><td><u>		EFSYS_PROBE3(mem_readq, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="261">261</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[1],	\</u></td></tr>
<tr><th id="262">262</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[0]);	\</u></td></tr>
<tr><th id="263">263</th><td><u>									\</u></td></tr>
<tr><th id="264">264</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="265">265</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_READO" data-ref="_M/EFSYS_MEM_READO">EFSYS_MEM_READO</dfn>(_esmp, _offset, _eop)				\</u></td></tr>
<tr><th id="268">268</th><td><u>	do {								\</u></td></tr>
<tr><th id="269">269</th><td><u>		volatile uint8_t *_base = (_esmp)-&gt;esm_base;		\</u></td></tr>
<tr><th id="270">270</th><td><u>		volatile __m128i *_addr;				\</u></td></tr>
<tr><th id="271">271</th><td><u>									\</u></td></tr>
<tr><th id="272">272</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="273">273</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_oword_t)));	\</u></td></tr>
<tr><th id="274">274</th><td><u>									\</u></td></tr>
<tr><th id="275">275</th><td><u>		_addr = (volatile __m128i *)(_base + (_offset));	\</u></td></tr>
<tr><th id="276">276</th><td><u>		(_eop)-&gt;eo_u128[0] = _addr[0];				\</u></td></tr>
<tr><th id="277">277</th><td><u>									\</u></td></tr>
<tr><th id="278">278</th><td><u>		EFSYS_PROBE5(mem_reado, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="279">279</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[3],	\</u></td></tr>
<tr><th id="280">280</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[2],	\</u></td></tr>
<tr><th id="281">281</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[1],	\</u></td></tr>
<tr><th id="282">282</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[0]);	\</u></td></tr>
<tr><th id="283">283</th><td><u>									\</u></td></tr>
<tr><th id="284">284</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="285">285</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_WRITED" data-ref="_M/EFSYS_MEM_WRITED">EFSYS_MEM_WRITED</dfn>(_esmp, _offset, _edp)				\</u></td></tr>
<tr><th id="289">289</th><td><u>	do {								\</u></td></tr>
<tr><th id="290">290</th><td><u>		volatile uint8_t  *_base = (_esmp)-&gt;esm_base;		\</u></td></tr>
<tr><th id="291">291</th><td><u>		volatile uint32_t *_addr;				\</u></td></tr>
<tr><th id="292">292</th><td><u>									\</u></td></tr>
<tr><th id="293">293</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="294">294</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_dword_t)));	\</u></td></tr>
<tr><th id="295">295</th><td><u>									\</u></td></tr>
<tr><th id="296">296</th><td><u>		EFSYS_PROBE2(mem_writed, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="297">297</th><td><u>					 uint32_t, (_edp)-&gt;ed_u32[0]);	\</u></td></tr>
<tr><th id="298">298</th><td><u>									\</u></td></tr>
<tr><th id="299">299</th><td><u>		_addr = (volatile uint32_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="300">300</th><td><u>		_addr[0] = (_edp)-&gt;ed_u32[0];				\</u></td></tr>
<tr><th id="301">301</th><td><u>									\</u></td></tr>
<tr><th id="302">302</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="303">303</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_WRITEQ" data-ref="_M/EFSYS_MEM_WRITEQ">EFSYS_MEM_WRITEQ</dfn>(_esmp, _offset, _eqp)				\</u></td></tr>
<tr><th id="306">306</th><td><u>	do {								\</u></td></tr>
<tr><th id="307">307</th><td><u>		volatile uint8_t  *_base = (_esmp)-&gt;esm_base;		\</u></td></tr>
<tr><th id="308">308</th><td><u>		volatile uint64_t *_addr;				\</u></td></tr>
<tr><th id="309">309</th><td><u>									\</u></td></tr>
<tr><th id="310">310</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="311">311</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_qword_t)));	\</u></td></tr>
<tr><th id="312">312</th><td><u>									\</u></td></tr>
<tr><th id="313">313</th><td><u>		EFSYS_PROBE3(mem_writeq, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="314">314</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[1],	\</u></td></tr>
<tr><th id="315">315</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[0]);	\</u></td></tr>
<tr><th id="316">316</th><td><u>									\</u></td></tr>
<tr><th id="317">317</th><td><u>		_addr = (volatile uint64_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="318">318</th><td><u>		_addr[0] = (_eqp)-&gt;eq_u64[0];				\</u></td></tr>
<tr><th id="319">319</th><td><u>									\</u></td></tr>
<tr><th id="320">320</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="321">321</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_WRITEO" data-ref="_M/EFSYS_MEM_WRITEO">EFSYS_MEM_WRITEO</dfn>(_esmp, _offset, _eop)				\</u></td></tr>
<tr><th id="324">324</th><td><u>	do {								\</u></td></tr>
<tr><th id="325">325</th><td><u>		volatile uint8_t *_base = (_esmp)-&gt;esm_base;		\</u></td></tr>
<tr><th id="326">326</th><td><u>		volatile __m128i *_addr;				\</u></td></tr>
<tr><th id="327">327</th><td><u>									\</u></td></tr>
<tr><th id="328">328</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="329">329</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_oword_t)));	\</u></td></tr>
<tr><th id="330">330</th><td><u>									\</u></td></tr>
<tr><th id="331">331</th><td><u>									\</u></td></tr>
<tr><th id="332">332</th><td><u>		EFSYS_PROBE5(mem_writeo, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="333">333</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[3],	\</u></td></tr>
<tr><th id="334">334</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[2],	\</u></td></tr>
<tr><th id="335">335</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[1],	\</u></td></tr>
<tr><th id="336">336</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[0]);	\</u></td></tr>
<tr><th id="337">337</th><td><u>									\</u></td></tr>
<tr><th id="338">338</th><td><u>		_addr = (volatile __m128i *)(_base + (_offset));	\</u></td></tr>
<tr><th id="339">339</th><td><u>		_addr[0] = (_eop)-&gt;eo_u128[0];				\</u></td></tr>
<tr><th id="340">340</th><td><u>									\</u></td></tr>
<tr><th id="341">341</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="342">342</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/EFSYS_MEM_SIZE" data-ref="_M/EFSYS_MEM_SIZE">EFSYS_MEM_SIZE</dfn>(_esmp)						\</u></td></tr>
<tr><th id="346">346</th><td><u>	((_esmp)-&gt;esm_mz-&gt;len)</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_ADDR" data-ref="_M/EFSYS_MEM_ADDR">EFSYS_MEM_ADDR</dfn>(_esmp)						\</u></td></tr>
<tr><th id="349">349</th><td><u>	((_esmp)-&gt;esm_addr)</u></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_IS_NULL" data-ref="_M/EFSYS_MEM_IS_NULL">EFSYS_MEM_IS_NULL</dfn>(_esmp)					\</u></td></tr>
<tr><th id="352">352</th><td><u>	((_esmp)-&gt;esm_base == NULL)</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_PREFETCH" data-ref="_M/EFSYS_MEM_PREFETCH">EFSYS_MEM_PREFETCH</dfn>(_esmp, _offset)				\</u></td></tr>
<tr><th id="355">355</th><td><u>	do {								\</u></td></tr>
<tr><th id="356">356</th><td><u>		volatile uint8_t *_base = (_esmp)-&gt;esm_base;		\</u></td></tr>
<tr><th id="357">357</th><td><u>									\</u></td></tr>
<tr><th id="358">358</th><td><u>		rte_prefetch0(_base + (_offset));			\</u></td></tr>
<tr><th id="359">359</th><td><u>	} while (0)</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><i>/* BAR */</i></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="efsys_bar_s" title='efsys_bar_s' data-ref="efsys_bar_s"><a class="type" href="#efsys_bar_s" title='efsys_bar_s' data-ref="efsys_bar_s">efsys_bar_s</a></dfn> {</td></tr>
<tr><th id="365">365</th><td>	<a class="typedef" href="../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a>		<dfn class="decl field" id="efsys_bar_s::esb_lock" title='efsys_bar_s::esb_lock' data-ref="efsys_bar_s::esb_lock">esb_lock</dfn>;</td></tr>
<tr><th id="366">366</th><td>	<em>int</em>			<dfn class="decl field" id="efsys_bar_s::esb_rid" title='efsys_bar_s::esb_rid' data-ref="efsys_bar_s::esb_rid">esb_rid</dfn>;</td></tr>
<tr><th id="367">367</th><td>	<b>struct</b> <dfn class="type" id="rte_pci_device" title='rte_pci_device' data-ref="rte_pci_device"><a class="type" href="#rte_pci_device" title='rte_pci_device' data-ref="rte_pci_device">rte_pci_device</a></dfn>	*<dfn class="decl field" id="efsys_bar_s::esb_dev" title='efsys_bar_s::esb_dev' data-ref="efsys_bar_s::esb_dev">esb_dev</dfn>;</td></tr>
<tr><th id="368">368</th><td>	<i>/*</i></td></tr>
<tr><th id="369">369</th><td><i>	 * Ideally it should have volatile qualifier to denote that</i></td></tr>
<tr><th id="370">370</th><td><i>	 * the memory may be updated by someone else. However, it adds</i></td></tr>
<tr><th id="371">371</th><td><i>	 * qualifier discard warnings when the pointer or its derivative</i></td></tr>
<tr><th id="372">372</th><td><i>	 * is passed to memset() or rte_mov16().</i></td></tr>
<tr><th id="373">373</th><td><i>	 * So, skip the qualifier here, but make sure that it is added</i></td></tr>
<tr><th id="374">374</th><td><i>	 * below in access macros.</i></td></tr>
<tr><th id="375">375</th><td><i>	 */</i></td></tr>
<tr><th id="376">376</th><td>	<em>void</em>			*<dfn class="decl field" id="efsys_bar_s::esb_base" title='efsys_bar_s::esb_base' data-ref="efsys_bar_s::esb_base">esb_base</dfn>;</td></tr>
<tr><th id="377">377</th><td>} <dfn class="typedef" id="efsys_bar_t" title='efsys_bar_t' data-type='struct efsys_bar_s' data-ref="efsys_bar_t">efsys_bar_t</dfn>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/SFC_BAR_LOCK_INIT" data-ref="_M/SFC_BAR_LOCK_INIT">SFC_BAR_LOCK_INIT</dfn>(_esbp, _ifname)				\</u></td></tr>
<tr><th id="380">380</th><td><u>	do {								\</u></td></tr>
<tr><th id="381">381</th><td><u>		rte_spinlock_init(&amp;(_esbp)-&gt;esb_lock);			\</u></td></tr>
<tr><th id="382">382</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="383">383</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/SFC_BAR_LOCK_DESTROY" data-ref="_M/SFC_BAR_LOCK_DESTROY">SFC_BAR_LOCK_DESTROY</dfn>(_esbp)	((void)0)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/SFC_BAR_LOCK" data-ref="_M/SFC_BAR_LOCK">SFC_BAR_LOCK</dfn>(_esbp)		rte_spinlock_lock(&amp;(_esbp)-&gt;esb_lock)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/SFC_BAR_UNLOCK" data-ref="_M/SFC_BAR_UNLOCK">SFC_BAR_UNLOCK</dfn>(_esbp)		rte_spinlock_unlock(&amp;(_esbp)-&gt;esb_lock)</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_READD" data-ref="_M/EFSYS_BAR_READD">EFSYS_BAR_READD</dfn>(_esbp, _offset, _edp, _lock)			\</u></td></tr>
<tr><th id="389">389</th><td><u>	do {								\</u></td></tr>
<tr><th id="390">390</th><td><u>		volatile uint8_t  *_base = (_esbp)-&gt;esb_base;		\</u></td></tr>
<tr><th id="391">391</th><td><u>		volatile uint32_t *_addr;				\</u></td></tr>
<tr><th id="392">392</th><td><u>									\</u></td></tr>
<tr><th id="393">393</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="394">394</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_dword_t)));	\</u></td></tr>
<tr><th id="395">395</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="396">396</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="397">397</th><td><u>			SFC_BAR_LOCK(_esbp);				\</u></td></tr>
<tr><th id="398">398</th><td><u>									\</u></td></tr>
<tr><th id="399">399</th><td><u>		_addr = (volatile uint32_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="400">400</th><td><u>		rte_rmb();						\</u></td></tr>
<tr><th id="401">401</th><td><u>		(_edp)-&gt;ed_u32[0] = rte_read32_relaxed(_addr);		\</u></td></tr>
<tr><th id="402">402</th><td><u>									\</u></td></tr>
<tr><th id="403">403</th><td><u>		EFSYS_PROBE2(bar_readd, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="404">404</th><td><u>					 uint32_t, (_edp)-&gt;ed_u32[0]);	\</u></td></tr>
<tr><th id="405">405</th><td><u>									\</u></td></tr>
<tr><th id="406">406</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="407">407</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="408">408</th><td><u>			SFC_BAR_UNLOCK(_esbp);				\</u></td></tr>
<tr><th id="409">409</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="410">410</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_READQ" data-ref="_M/EFSYS_BAR_READQ">EFSYS_BAR_READQ</dfn>(_esbp, _offset, _eqp)				\</u></td></tr>
<tr><th id="413">413</th><td><u>	do {								\</u></td></tr>
<tr><th id="414">414</th><td><u>		volatile uint8_t  *_base = (_esbp)-&gt;esb_base;		\</u></td></tr>
<tr><th id="415">415</th><td><u>		volatile uint64_t *_addr;				\</u></td></tr>
<tr><th id="416">416</th><td><u>									\</u></td></tr>
<tr><th id="417">417</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="418">418</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_qword_t)));	\</u></td></tr>
<tr><th id="419">419</th><td><u>									\</u></td></tr>
<tr><th id="420">420</th><td><u>		SFC_BAR_LOCK(_esbp);					\</u></td></tr>
<tr><th id="421">421</th><td><u>									\</u></td></tr>
<tr><th id="422">422</th><td><u>		_addr = (volatile uint64_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="423">423</th><td><u>		rte_rmb();						\</u></td></tr>
<tr><th id="424">424</th><td><u>		(_eqp)-&gt;eq_u64[0] = rte_read64_relaxed(_addr);		\</u></td></tr>
<tr><th id="425">425</th><td><u>									\</u></td></tr>
<tr><th id="426">426</th><td><u>		EFSYS_PROBE3(bar_readq, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="427">427</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[1],	\</u></td></tr>
<tr><th id="428">428</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[0]);	\</u></td></tr>
<tr><th id="429">429</th><td><u>									\</u></td></tr>
<tr><th id="430">430</th><td><u>		SFC_BAR_UNLOCK(_esbp);					\</u></td></tr>
<tr><th id="431">431</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="432">432</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_READO" data-ref="_M/EFSYS_BAR_READO">EFSYS_BAR_READO</dfn>(_esbp, _offset, _eop, _lock)			\</u></td></tr>
<tr><th id="435">435</th><td><u>	do {								\</u></td></tr>
<tr><th id="436">436</th><td><u>		volatile uint8_t *_base = (_esbp)-&gt;esb_base;		\</u></td></tr>
<tr><th id="437">437</th><td><u>		volatile __m128i *_addr;				\</u></td></tr>
<tr><th id="438">438</th><td><u>									\</u></td></tr>
<tr><th id="439">439</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="440">440</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_oword_t)));	\</u></td></tr>
<tr><th id="441">441</th><td><u>									\</u></td></tr>
<tr><th id="442">442</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="443">443</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="444">444</th><td><u>			SFC_BAR_LOCK(_esbp);				\</u></td></tr>
<tr><th id="445">445</th><td><u>									\</u></td></tr>
<tr><th id="446">446</th><td><u>		_addr = (volatile __m128i *)(_base + (_offset));	\</u></td></tr>
<tr><th id="447">447</th><td><u>		rte_rmb();						\</u></td></tr>
<tr><th id="448">448</th><td><u>		/* There is no rte_read128_relaxed() yet */		\</u></td></tr>
<tr><th id="449">449</th><td><u>		(_eop)-&gt;eo_u128[0] = _addr[0];				\</u></td></tr>
<tr><th id="450">450</th><td><u>									\</u></td></tr>
<tr><th id="451">451</th><td><u>		EFSYS_PROBE5(bar_reado, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="452">452</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[3],	\</u></td></tr>
<tr><th id="453">453</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[2],	\</u></td></tr>
<tr><th id="454">454</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[1],	\</u></td></tr>
<tr><th id="455">455</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[0]);	\</u></td></tr>
<tr><th id="456">456</th><td><u>									\</u></td></tr>
<tr><th id="457">457</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="458">458</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="459">459</th><td><u>			SFC_BAR_UNLOCK(_esbp);				\</u></td></tr>
<tr><th id="460">460</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="461">461</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_WRITED" data-ref="_M/EFSYS_BAR_WRITED">EFSYS_BAR_WRITED</dfn>(_esbp, _offset, _edp, _lock)			\</u></td></tr>
<tr><th id="465">465</th><td><u>	do {								\</u></td></tr>
<tr><th id="466">466</th><td><u>		volatile uint8_t  *_base = (_esbp)-&gt;esb_base;		\</u></td></tr>
<tr><th id="467">467</th><td><u>		volatile uint32_t *_addr;				\</u></td></tr>
<tr><th id="468">468</th><td><u>									\</u></td></tr>
<tr><th id="469">469</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="470">470</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_dword_t)));	\</u></td></tr>
<tr><th id="471">471</th><td><u>									\</u></td></tr>
<tr><th id="472">472</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="473">473</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="474">474</th><td><u>			SFC_BAR_LOCK(_esbp);				\</u></td></tr>
<tr><th id="475">475</th><td><u>									\</u></td></tr>
<tr><th id="476">476</th><td><u>		EFSYS_PROBE2(bar_writed, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="477">477</th><td><u>					 uint32_t, (_edp)-&gt;ed_u32[0]);	\</u></td></tr>
<tr><th id="478">478</th><td><u>									\</u></td></tr>
<tr><th id="479">479</th><td><u>		_addr = (volatile uint32_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="480">480</th><td><u>		rte_write32_relaxed((_edp)-&gt;ed_u32[0], _addr);		\</u></td></tr>
<tr><th id="481">481</th><td><u>		rte_wmb();						\</u></td></tr>
<tr><th id="482">482</th><td><u>									\</u></td></tr>
<tr><th id="483">483</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="484">484</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="485">485</th><td><u>			SFC_BAR_UNLOCK(_esbp);				\</u></td></tr>
<tr><th id="486">486</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="487">487</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_WRITEQ" data-ref="_M/EFSYS_BAR_WRITEQ">EFSYS_BAR_WRITEQ</dfn>(_esbp, _offset, _eqp)				\</u></td></tr>
<tr><th id="490">490</th><td><u>	do {								\</u></td></tr>
<tr><th id="491">491</th><td><u>		volatile uint8_t  *_base = (_esbp)-&gt;esb_base;		\</u></td></tr>
<tr><th id="492">492</th><td><u>		volatile uint64_t *_addr;				\</u></td></tr>
<tr><th id="493">493</th><td><u>									\</u></td></tr>
<tr><th id="494">494</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="495">495</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_qword_t)));	\</u></td></tr>
<tr><th id="496">496</th><td><u>									\</u></td></tr>
<tr><th id="497">497</th><td><u>		SFC_BAR_LOCK(_esbp);					\</u></td></tr>
<tr><th id="498">498</th><td><u>									\</u></td></tr>
<tr><th id="499">499</th><td><u>		EFSYS_PROBE3(bar_writeq, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="500">500</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[1],	\</u></td></tr>
<tr><th id="501">501</th><td><u>					 uint32_t, (_eqp)-&gt;eq_u32[0]);	\</u></td></tr>
<tr><th id="502">502</th><td><u>									\</u></td></tr>
<tr><th id="503">503</th><td><u>		_addr = (volatile uint64_t *)(_base + (_offset));	\</u></td></tr>
<tr><th id="504">504</th><td><u>		rte_write64_relaxed((_eqp)-&gt;eq_u64[0], _addr);		\</u></td></tr>
<tr><th id="505">505</th><td><u>		rte_wmb();						\</u></td></tr>
<tr><th id="506">506</th><td><u>									\</u></td></tr>
<tr><th id="507">507</th><td><u>		SFC_BAR_UNLOCK(_esbp);					\</u></td></tr>
<tr><th id="508">508</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="509">509</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><i>/*</i></td></tr>
<tr><th id="512">512</th><td><i> * Guarantees 64bit aligned 64bit writes to write combined BAR mapping</i></td></tr>
<tr><th id="513">513</th><td><i> * (required by PIO hardware).</i></td></tr>
<tr><th id="514">514</th><td><i> *</i></td></tr>
<tr><th id="515">515</th><td><i> * Neither VFIO, nor UIO, nor NIC UIO (on FreeBSD) support</i></td></tr>
<tr><th id="516">516</th><td><i> * write-combined memory mapped to user-land, so just abort if used.</i></td></tr>
<tr><th id="517">517</th><td><i> */</i></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_WC_WRITEQ" data-ref="_M/EFSYS_BAR_WC_WRITEQ">EFSYS_BAR_WC_WRITEQ</dfn>(_esbp, _offset, _eqp)			\</u></td></tr>
<tr><th id="519">519</th><td><u>	do {								\</u></td></tr>
<tr><th id="520">520</th><td><u>		rte_panic("Write-combined BAR access not supported");	\</u></td></tr>
<tr><th id="521">521</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_WRITEO" data-ref="_M/EFSYS_BAR_WRITEO">EFSYS_BAR_WRITEO</dfn>(_esbp, _offset, _eop, _lock)			\</u></td></tr>
<tr><th id="524">524</th><td><u>	do {								\</u></td></tr>
<tr><th id="525">525</th><td><u>		volatile uint8_t *_base = (_esbp)-&gt;esb_base;		\</u></td></tr>
<tr><th id="526">526</th><td><u>		volatile __m128i *_addr;				\</u></td></tr>
<tr><th id="527">527</th><td><u>									\</u></td></tr>
<tr><th id="528">528</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="529">529</th><td><u>		SFC_ASSERT(IS_P2ALIGNED(_offset, sizeof(efx_oword_t)));	\</u></td></tr>
<tr><th id="530">530</th><td><u>									\</u></td></tr>
<tr><th id="531">531</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="532">532</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="533">533</th><td><u>			SFC_BAR_LOCK(_esbp);				\</u></td></tr>
<tr><th id="534">534</th><td><u>									\</u></td></tr>
<tr><th id="535">535</th><td><u>		EFSYS_PROBE5(bar_writeo, unsigned int, (_offset),	\</u></td></tr>
<tr><th id="536">536</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[3],	\</u></td></tr>
<tr><th id="537">537</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[2],	\</u></td></tr>
<tr><th id="538">538</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[1],	\</u></td></tr>
<tr><th id="539">539</th><td><u>					 uint32_t, (_eop)-&gt;eo_u32[0]);	\</u></td></tr>
<tr><th id="540">540</th><td><u>									\</u></td></tr>
<tr><th id="541">541</th><td><u>		_addr = (volatile __m128i *)(_base + (_offset));	\</u></td></tr>
<tr><th id="542">542</th><td><u>		/* There is no rte_write128_relaxed() yet */		\</u></td></tr>
<tr><th id="543">543</th><td><u>		_addr[0] = (_eop)-&gt;eo_u128[0];				\</u></td></tr>
<tr><th id="544">544</th><td><u>		rte_wmb();						\</u></td></tr>
<tr><th id="545">545</th><td><u>									\</u></td></tr>
<tr><th id="546">546</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="547">547</th><td><u>		if (_lock)						\</u></td></tr>
<tr><th id="548">548</th><td><u>			SFC_BAR_UNLOCK(_esbp);				\</u></td></tr>
<tr><th id="549">549</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="550">550</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><i>/* Use the standard octo-word write for doorbell writes */</i></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/EFSYS_BAR_DOORBELL_WRITEO" data-ref="_M/EFSYS_BAR_DOORBELL_WRITEO">EFSYS_BAR_DOORBELL_WRITEO</dfn>(_esbp, _offset, _eop)			\</u></td></tr>
<tr><th id="554">554</th><td><u>	do {								\</u></td></tr>
<tr><th id="555">555</th><td><u>		EFSYS_BAR_WRITEO((_esbp), (_offset), (_eop), B_FALSE);	\</u></td></tr>
<tr><th id="556">556</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="557">557</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i>/* SPIN */</i></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/EFSYS_SPIN" data-ref="_M/EFSYS_SPIN">EFSYS_SPIN</dfn>(_us)							\</u></td></tr>
<tr><th id="562">562</th><td><u>	do {								\</u></td></tr>
<tr><th id="563">563</th><td><u>		rte_delay_us(_us);					\</u></td></tr>
<tr><th id="564">564</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="565">565</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/EFSYS_SLEEP" data-ref="_M/EFSYS_SLEEP">EFSYS_SLEEP</dfn> EFSYS_SPIN</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i>/* BARRIERS */</i></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/EFSYS_MEM_READ_BARRIER" data-ref="_M/EFSYS_MEM_READ_BARRIER">EFSYS_MEM_READ_BARRIER</dfn>()	rte_rmb()</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/EFSYS_PIO_WRITE_BARRIER" data-ref="_M/EFSYS_PIO_WRITE_BARRIER">EFSYS_PIO_WRITE_BARRIER</dfn>()	rte_io_wmb()</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i>/* DMA SYNC */</i></td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><i>/*</i></td></tr>
<tr><th id="577">577</th><td><i> * DPDK does not provide any DMA syncing API, and no PMD drivers</i></td></tr>
<tr><th id="578">578</th><td><i> * have any traces of explicit DMA syncing.</i></td></tr>
<tr><th id="579">579</th><td><i> * DMA mapping is assumed to be coherent.</i></td></tr>
<tr><th id="580">580</th><td><i> */</i></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/EFSYS_DMA_SYNC_FOR_KERNEL" data-ref="_M/EFSYS_DMA_SYNC_FOR_KERNEL">EFSYS_DMA_SYNC_FOR_KERNEL</dfn>(_esmp, _offset, _size)	((void)0)</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/* Just avoid store and compiler (impliciltly) reordering */</i></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/EFSYS_DMA_SYNC_FOR_DEVICE" data-ref="_M/EFSYS_DMA_SYNC_FOR_DEVICE">EFSYS_DMA_SYNC_FOR_DEVICE</dfn>(_esmp, _offset, _size)	rte_wmb()</u></td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><i>/* TIMESTAMP */</i></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><b>typedef</b> <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="efsys_timestamp_t" title='efsys_timestamp_t' data-type='uint64_t' data-ref="efsys_timestamp_t">efsys_timestamp_t</dfn>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/EFSYS_TIMESTAMP" data-ref="_M/EFSYS_TIMESTAMP">EFSYS_TIMESTAMP</dfn>(_usp)						\</u></td></tr>
<tr><th id="592">592</th><td><u>	do {								\</u></td></tr>
<tr><th id="593">593</th><td><u>		*(_usp) = rte_get_timer_cycles() * 1000000 /		\</u></td></tr>
<tr><th id="594">594</th><td><u>			rte_get_timer_hz();				\</u></td></tr>
<tr><th id="595">595</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="596">596</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><i>/* KMEM */</i></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/EFSYS_KMEM_ALLOC" data-ref="_M/EFSYS_KMEM_ALLOC">EFSYS_KMEM_ALLOC</dfn>(_esip, _size, _p)				\</u></td></tr>
<tr><th id="601">601</th><td><u>	do {								\</u></td></tr>
<tr><th id="602">602</th><td><u>		(_esip) = (_esip);					\</u></td></tr>
<tr><th id="603">603</th><td><u>		(_p) = rte_zmalloc("sfc", (_size), 0);			\</u></td></tr>
<tr><th id="604">604</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="605">605</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/EFSYS_KMEM_FREE" data-ref="_M/EFSYS_KMEM_FREE">EFSYS_KMEM_FREE</dfn>(_esip, _size, _p)				\</u></td></tr>
<tr><th id="608">608</th><td><u>	do {								\</u></td></tr>
<tr><th id="609">609</th><td><u>		(void)(_esip);						\</u></td></tr>
<tr><th id="610">610</th><td><u>		(void)(_size);						\</u></td></tr>
<tr><th id="611">611</th><td><u>		rte_free((_p));						\</u></td></tr>
<tr><th id="612">612</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="613">613</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i>/* LOCK */</i></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><b>typedef</b> <a class="typedef" href="../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> <dfn class="typedef" id="efsys_lock_t" title='efsys_lock_t' data-type='rte_spinlock_t' data-ref="efsys_lock_t">efsys_lock_t</dfn>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/SFC_EFSYS_LOCK_INIT" data-ref="_M/SFC_EFSYS_LOCK_INIT">SFC_EFSYS_LOCK_INIT</dfn>(_eslp, _ifname, _label)	\</u></td></tr>
<tr><th id="620">620</th><td><u>	rte_spinlock_init((_eslp))</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/SFC_EFSYS_LOCK_DESTROY" data-ref="_M/SFC_EFSYS_LOCK_DESTROY">SFC_EFSYS_LOCK_DESTROY</dfn>(_eslp) ((void)0)</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/SFC_EFSYS_LOCK" data-ref="_M/SFC_EFSYS_LOCK">SFC_EFSYS_LOCK</dfn>(_eslp)				\</u></td></tr>
<tr><th id="623">623</th><td><u>	rte_spinlock_lock((_eslp))</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/SFC_EFSYS_UNLOCK" data-ref="_M/SFC_EFSYS_UNLOCK">SFC_EFSYS_UNLOCK</dfn>(_eslp)				\</u></td></tr>
<tr><th id="625">625</th><td><u>	rte_spinlock_unlock((_eslp))</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/SFC_EFSYS_LOCK_ASSERT_OWNED" data-ref="_M/SFC_EFSYS_LOCK_ASSERT_OWNED">SFC_EFSYS_LOCK_ASSERT_OWNED</dfn>(_eslp)		\</u></td></tr>
<tr><th id="627">627</th><td><u>	SFC_ASSERT(rte_spinlock_is_locked((_eslp)))</u></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><b>typedef</b> <em>int</em> <dfn class="typedef" id="efsys_lock_state_t" title='efsys_lock_state_t' data-type='int' data-ref="efsys_lock_state_t">efsys_lock_state_t</dfn>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/EFSYS_LOCK_MAGIC" data-ref="_M/EFSYS_LOCK_MAGIC">EFSYS_LOCK_MAGIC</dfn>	0x000010c4</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/EFSYS_LOCK" data-ref="_M/EFSYS_LOCK">EFSYS_LOCK</dfn>(_lockp, _state)				\</u></td></tr>
<tr><th id="634">634</th><td><u>	do {							\</u></td></tr>
<tr><th id="635">635</th><td><u>		SFC_EFSYS_LOCK(_lockp);				\</u></td></tr>
<tr><th id="636">636</th><td><u>		(_state) = EFSYS_LOCK_MAGIC;			\</u></td></tr>
<tr><th id="637">637</th><td><u>		_NOTE(CONSTANTCONDITION);			\</u></td></tr>
<tr><th id="638">638</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/EFSYS_UNLOCK" data-ref="_M/EFSYS_UNLOCK">EFSYS_UNLOCK</dfn>(_lockp, _state)				\</u></td></tr>
<tr><th id="641">641</th><td><u>	do {							\</u></td></tr>
<tr><th id="642">642</th><td><u>		SFC_ASSERT((_state) == EFSYS_LOCK_MAGIC);	\</u></td></tr>
<tr><th id="643">643</th><td><u>		SFC_EFSYS_UNLOCK(_lockp);			\</u></td></tr>
<tr><th id="644">644</th><td><u>		_NOTE(CONSTANTCONDITION);			\</u></td></tr>
<tr><th id="645">645</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>/* STAT */</i></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><b>typedef</b> <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>	<dfn class="typedef" id="efsys_stat_t" title='efsys_stat_t' data-type='uint64_t' data-ref="efsys_stat_t">efsys_stat_t</dfn>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/EFSYS_STAT_INCR" data-ref="_M/EFSYS_STAT_INCR">EFSYS_STAT_INCR</dfn>(_knp, _delta)				\</u></td></tr>
<tr><th id="652">652</th><td><u>	do {							\</u></td></tr>
<tr><th id="653">653</th><td><u>		*(_knp) += (_delta);				\</u></td></tr>
<tr><th id="654">654</th><td><u>		_NOTE(CONSTANTCONDITION);			\</u></td></tr>
<tr><th id="655">655</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/EFSYS_STAT_DECR" data-ref="_M/EFSYS_STAT_DECR">EFSYS_STAT_DECR</dfn>(_knp, _delta)				\</u></td></tr>
<tr><th id="658">658</th><td><u>	do {							\</u></td></tr>
<tr><th id="659">659</th><td><u>		*(_knp) -= (_delta);				\</u></td></tr>
<tr><th id="660">660</th><td><u>		_NOTE(CONSTANTCONDITION);			\</u></td></tr>
<tr><th id="661">661</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/EFSYS_STAT_SET" data-ref="_M/EFSYS_STAT_SET">EFSYS_STAT_SET</dfn>(_knp, _val)				\</u></td></tr>
<tr><th id="664">664</th><td><u>	do {							\</u></td></tr>
<tr><th id="665">665</th><td><u>		*(_knp) = (_val);				\</u></td></tr>
<tr><th id="666">666</th><td><u>		_NOTE(CONSTANTCONDITION);			\</u></td></tr>
<tr><th id="667">667</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/EFSYS_STAT_SET_QWORD" data-ref="_M/EFSYS_STAT_SET_QWORD">EFSYS_STAT_SET_QWORD</dfn>(_knp, _valp)			\</u></td></tr>
<tr><th id="670">670</th><td><u>	do {							\</u></td></tr>
<tr><th id="671">671</th><td><u>		*(_knp) = rte_le_to_cpu_64((_valp)-&gt;eq_u64[0]);	\</u></td></tr>
<tr><th id="672">672</th><td><u>		_NOTE(CONSTANTCONDITION);			\</u></td></tr>
<tr><th id="673">673</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/EFSYS_STAT_SET_DWORD" data-ref="_M/EFSYS_STAT_SET_DWORD">EFSYS_STAT_SET_DWORD</dfn>(_knp, _valp)			\</u></td></tr>
<tr><th id="676">676</th><td><u>	do {							\</u></td></tr>
<tr><th id="677">677</th><td><u>		*(_knp) = rte_le_to_cpu_32((_valp)-&gt;ed_u32[0]);	\</u></td></tr>
<tr><th id="678">678</th><td><u>		_NOTE(CONSTANTCONDITION);			\</u></td></tr>
<tr><th id="679">679</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/EFSYS_STAT_INCR_QWORD" data-ref="_M/EFSYS_STAT_INCR_QWORD">EFSYS_STAT_INCR_QWORD</dfn>(_knp, _valp)				\</u></td></tr>
<tr><th id="682">682</th><td><u>	do {								\</u></td></tr>
<tr><th id="683">683</th><td><u>		*(_knp) += rte_le_to_cpu_64((_valp)-&gt;eq_u64[0]);	\</u></td></tr>
<tr><th id="684">684</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="685">685</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/EFSYS_STAT_SUBR_QWORD" data-ref="_M/EFSYS_STAT_SUBR_QWORD">EFSYS_STAT_SUBR_QWORD</dfn>(_knp, _valp)				\</u></td></tr>
<tr><th id="688">688</th><td><u>	do {								\</u></td></tr>
<tr><th id="689">689</th><td><u>		*(_knp) -= rte_le_to_cpu_64((_valp)-&gt;eq_u64[0]);	\</u></td></tr>
<tr><th id="690">690</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="691">691</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><i>/* ERR */</i></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#<span data-ppcond="695">if</span> <a class="macro" href="#155" title="0" data-ref="_M/EFSYS_OPT_DECODE_INTR_FATAL">EFSYS_OPT_DECODE_INTR_FATAL</a></u></td></tr>
<tr><th id="696">696</th><td><u>#define EFSYS_ERR(_esip, _code, _dword0, _dword1)			\</u></td></tr>
<tr><th id="697">697</th><td><u>	do {								\</u></td></tr>
<tr><th id="698">698</th><td><u>		(void)(_esip);						\</u></td></tr>
<tr><th id="699">699</th><td><u>		SFC_GENERIC_LOG(ERR, "FATAL ERROR #%u (0x%08x%08x)",	\</u></td></tr>
<tr><th id="700">700</th><td><u>			(_code), (_dword0), (_dword1));			\</u></td></tr>
<tr><th id="701">701</th><td><u>		_NOTE(CONSTANTCONDITION);				\</u></td></tr>
<tr><th id="702">702</th><td><u>	} while (B_FALSE)</u></td></tr>
<tr><th id="703">703</th><td><u>#<span data-ppcond="695">endif</span></u></td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><i>/* ASSERT */</i></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>/* RTE_VERIFY from DPDK treats expressions with % operator incorrectly,</i></td></tr>
<tr><th id="708">708</th><td><i> * so we re-implement it here</i></td></tr>
<tr><th id="709">709</th><td><i> */</i></td></tr>
<tr><th id="710">710</th><td><u>#<span data-ppcond="710">ifdef</span> <span class="macro" data-ref="_M/RTE_LIBRTE_SFC_EFX_DEBUG">RTE_LIBRTE_SFC_EFX_DEBUG</span></u></td></tr>
<tr><th id="711">711</th><td><u>#define EFSYS_ASSERT(_exp)						\</u></td></tr>
<tr><th id="712">712</th><td><u>	do {								\</u></td></tr>
<tr><th id="713">713</th><td><u>		if (unlikely(!(_exp)))					\</u></td></tr>
<tr><th id="714">714</th><td><u>			rte_panic("line %d\tassert \"%s\" failed\n",	\</u></td></tr>
<tr><th id="715">715</th><td><u>				  __LINE__, (#_exp));			\</u></td></tr>
<tr><th id="716">716</th><td><u>	} while (0)</u></td></tr>
<tr><th id="717">717</th><td><u>#<span data-ppcond="710">else</span></u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/EFSYS_ASSERT" data-ref="_M/EFSYS_ASSERT">EFSYS_ASSERT</dfn>(_exp)		(void)(_exp)</u></td></tr>
<tr><th id="719">719</th><td><u>#<span data-ppcond="710">endif</span></u></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/EFSYS_ASSERT3" data-ref="_M/EFSYS_ASSERT3">EFSYS_ASSERT3</dfn>(_x, _op, _y, _t)	EFSYS_ASSERT((_t)(_x) _op (_t)(_y))</u></td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/EFSYS_ASSERT3U" data-ref="_M/EFSYS_ASSERT3U">EFSYS_ASSERT3U</dfn>(_x, _op, _y)	EFSYS_ASSERT3(_x, _op, _y, uint64_t)</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/EFSYS_ASSERT3S" data-ref="_M/EFSYS_ASSERT3S">EFSYS_ASSERT3S</dfn>(_x, _op, _y)	EFSYS_ASSERT3(_x, _op, _y, int64_t)</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/EFSYS_ASSERT3P" data-ref="_M/EFSYS_ASSERT3P">EFSYS_ASSERT3P</dfn>(_x, _op, _y)	EFSYS_ASSERT3(_x, _op, _y, uintptr_t)</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i>/* ROTATE */</i></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/EFSYS_HAS_ROTL_DWORD" data-ref="_M/EFSYS_HAS_ROTL_DWORD">EFSYS_HAS_ROTL_DWORD</dfn>	0</u></td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><u>#<span data-ppcond="731">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="732">732</th><td>}</td></tr>
<tr><th id="733">733</th><td><u>#<span data-ppcond="731">endif</span></u></td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td><u>#<span data-ppcond="10">endif</span>  /* _SFC_COMMON_EFSYS_H */</u></td></tr>
<tr><th id="736">736</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='base/ef10_ev.c.html'>master/drivers/net/sfc/base/ef10_ev.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
