#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec  4 07:21:22 2024
# Process ID: 13664
# Current directory: F:/01_SoC/myOLEDrgb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21752 F:\01_SoC\myOLEDrgb\myOLEDrgb.xpr
# Log file: F:/01_SoC/myOLEDrgb/vivado.log
# Journal file: F:/01_SoC/myOLEDrgb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/myOLEDrgb/myOLEDrgb.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'f:/01_SoC/ip_repo/myOLEDrgb_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myOLEDrgb_0_0

update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:myOLEDrgb:1.0 - myOLEDrgb_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 797.691 ; gain = 68.328
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'f:/01_SoC/ip_repo/myOLEDrgb_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/pixel_data_handler.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/pixel_data_handler.v] -no_script -reset -force -quiet
remove_files  f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/pixel_data_handler.v
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/pixel_data_handler.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/pixel_data_handler.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo/myOLEDrgb_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'f:/01_SoC/ip_repo/myOLEDrgb_1.0'. ''f:/01_SoC/ip_repo/myOLEDrgb_1.0' is not valid: Path is contained within another repository.'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 1 to revision 2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CS'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'DC'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'MOSI'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'PMODEN'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'RES'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SCK'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'VCCEN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myOLEDrgb_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myOLEDrgb_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/myOLEDrgb/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/myOLEDrgb_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property  ip_repo_paths  f:/01_SoC/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
add_files -fileset constrs_1 -norecurse F:/01_SoC/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 F:/01_SoC/Zybo-Z7-Master.xdc
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 2 to revision 3
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK
/myOLEDrgb_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myOLEDrgb_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myOLEDrgb_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </myOLEDrgb_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
create_bd_port -dir O -from 0 -to 0 -type data MOSI
connect_bd_net [get_bd_ports MOSI] [get_bd_pins myOLEDrgb_0/MOSI]
create_bd_port -dir O -from 0 -to 0 -type clk SCK
connect_bd_net [get_bd_ports SCK] [get_bd_pins myOLEDrgb_0/SCK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0/SCK(undef)
create_bd_port -dir O -type rst RES
delete_bd_objs [get_bd_nets myOLEDrgb_0_SCK] [get_bd_ports SCK]
delete_bd_objs [get_bd_nets myOLEDrgb_0_MOSI] [get_bd_ports MOSI]
connect_bd_net [get_bd_ports RES] [get_bd_pins myOLEDrgb_0/RES]
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0/RES(undef)
create_bd_port -dir O CS
startgroup
connect_bd_net [get_bd_ports CS] [get_bd_pins myOLEDrgb_0/CS]
endgroup
create_bd_port -dir O -type data MOSI
startgroup
connect_bd_net [get_bd_ports MOSI] [get_bd_pins myOLEDrgb_0/MOSI]
endgroup
create_bd_port -dir O -type clk SCK
startgroup
connect_bd_net [get_bd_ports SCK] [get_bd_pins myOLEDrgb_0/SCK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0/SCK(undef)
endgroup
create_bd_port -dir O DC
startgroup
connect_bd_net [get_bd_ports DC] [get_bd_pins myOLEDrgb_0/DC]
endgroup
create_bd_port -dir O VCCEN
startgroup
connect_bd_net [get_bd_ports VCCEN] [get_bd_pins myOLEDrgb_0/VCCEN]
endgroup
create_bd_port -dir O PMODEN
startgroup
connect_bd_net [get_bd_ports PMODEN] [get_bd_pins myOLEDrgb_0/PMODEN]
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
report_ip_status -name ip_status 
make_wrapper -files [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Dec  4 23:51:13 2024] Launched design_1_myOLEDrgb_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Wed Dec  4 23:51:13 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.523 ; gain = 79.566
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 3 to revision 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 1.905 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec  4 23:54:10 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 1.905 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec  4 23:54:33 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 2.378 MB.
[Wed Dec  4 23:55:16 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Wed Dec  4 23:55:16 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.043 ; gain = 38.164
file mkdir F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk -hwspec F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk -hwspec F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 4 to revision 5
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 2.378 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 00:18:52 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 2.378 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 00:19:15 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 00:19:33 2024] Launched design_1_myOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 00:19:33 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 5 to revision 6
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 2.827 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 03:35:59 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myOLEDrgb_0_0, cache-ID = 91f64cb93b9b245e; cache size = 3.275 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.275 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 03:37:40 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 03:37:40 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v w ]
add_files -fileset sim_1 F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v w ]
add_files -fileset sim_1 F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_receiver.v w ]
add_files -fileset sim_1 F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_receiver.v
update_compile_order -fileset sim_1
set_property library xil_defaultlib [get_files]
set_property top tb_oled_receiver [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_receiver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_receiver_behav xil_defaultlib.tb_oled_receiver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_receiver_behav xil_defaultlib.tb_oled_receiver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_receiver
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_receiver_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/tb_oled_receiver_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  5 03:53:47 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_oled_receiver_behav -key {Behavioral:sim_1:Functional:tb_oled_receiver} -tclbatch {tb_oled_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_oled_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data invalid!
$stop called at time : 240 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_receiver.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_oled_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1737.336 ; gain = 20.859
save_wave_config {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg}
add_files -fileset sim_1 -norecurse f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg
set_property xsim.view f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg [get_filesets sim_1]
set_property top tb_oled_spi [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_i' [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master(DATA_WIDTH=16)
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/tb_oled_spi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  5 03:56:53 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_oled_spi_behav -key {Behavioral:sim_1:Functional:tb_oled_spi} -tclbatch {tb_oled_spi.tcl} -view {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg
WARNING: Simulation object /tb_oled_receiver/sclk was not found in the design.
WARNING: Simulation object /tb_oled_receiver/mosi was not found in the design.
WARNING: Simulation object /tb_oled_receiver/cs was not found in the design.
WARNING: Simulation object /tb_oled_receiver/pixel_data was not found in the design.
WARNING: Simulation object /tb_oled_receiver/valid was not found in the design.
source tb_oled_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_oled_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.613 ; gain = 0.000
create_wave_config
save_wave_config {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg}
add_files -fileset sim_1 -norecurse f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg
set_property xsim.view {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_i' [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'pixel_data' [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master(DATA_WIDTH=16)
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_i' [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master(DATA_WIDTH=16)
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.613 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_i' [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master(DATA_WIDTH=16)
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_i' [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_i' [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.613 ; gain = 0.000
save_wave_config {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.613 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.613 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ff1741864047b8ba97721f02604b5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 21. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.613 ; gain = 0.000
run 5 us
run 5 us
save_wave_config {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 7-560]  
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 6 to revision 7
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.275 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 06:25:26 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.275 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 06:25:53 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 06:26:37 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 06:26:37 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg' does not exist. The file is ignored.
update_compile_order -fileset sources_1
current_project myOLEDrgb
current_project myOLEDrgb_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_receiver_behav.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 7 to revision 8
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.716 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 06:31:34 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.716 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 06:31:54 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 06:32:16 2024] Launched design_1_myOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 06:32:16 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_oled_spi_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/tb_oled_spi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  5 06:44:46 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_oled_spi_behav -key {Behavioral:sim_1:Functional:tb_oled_spi} -tclbatch {tb_oled_spi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_oled_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_oled_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2582.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2582.098 ; gain = 0.000
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.098 ; gain = 0.000
run 5 ms
run 5 ms
run 5 ms
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
run 5 ms
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.098 ; gain = 0.000
run 5 ms
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2582.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.098 ; gain = 0.000
run 5 ms
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg}
add_files -fileset sim_1 -norecurse f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg
set_property xsim.view f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_oled_spi_behav -key {Behavioral:sim_1:Functional:tb_oled_spi} -tclbatch {tb_oled_spi.tcl} -view {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg
source tb_oled_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_oled_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a11e35ea41a42d9b68a74ea4cd6ed0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.098 ; gain = 0.000
run all
save_wave_config {f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 8 to revision 9
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 4.164 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 07:27:55 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 4.164 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 07:28:12 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 07:28:32 2024] Launched design_1_myOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 07:28:32 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg' does not exist. The file is ignored.
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/tb_oled_spi_behav.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 9 to revision 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 4.646 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 07:52:01 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 4.646 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 07:52:17 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 07:52:50 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 07:52:50 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 10 to revision 11
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 5.128 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 08:05:52 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 5.128 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 08:06:07 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 08:06:42 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 08:06:42 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 11 to revision 12
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 5.600 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 08:16:28 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 5.600 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 08:16:45 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 5.600 MB.
[Thu Dec  5 08:17:11 2024] Launched design_1_myOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 08:17:11 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.219 ; gain = 44.336
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/tb_oled_spi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  5 08:38:20 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_oled_spi_behav -key {Behavioral:sim_1:Functional:tb_oled_spi} -tclbatch {tb_oled_spi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_oled_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_oled_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.414 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_oled_spi_behav -key {Behavioral:sim_1:Functional:tb_oled_spi} -tclbatch {tb_oled_spi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_oled_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_oled_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.414 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.414 ; gain = 0.000
run all
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.414 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.414 ; gain = 0.000
run all
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.414 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.414 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.414 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10002665 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.410 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10008695 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2700.410 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10009895 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2700.410 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10009895 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.410 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10009895 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.410 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10009895 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.410 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10009895 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
run 5 ms
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2709.711 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10013095 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.242 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10012295 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 136
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_oled_spi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v" Line 20. Module oled_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.oled_receiver
Compiling module xil_defaultlib.tb_oled_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_oled_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.242 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10016140 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 137
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_oled_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_oled_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dde512b51b342a0a5f9f97da571e70d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_oled_spi_behav xil_defaultlib.tb_oled_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.242 ; gain = 0.000
run all
Initialization complete
Pixel data transmission complete
No valid data received.
$stop called at time : 10016140 ns : File "f:/01_soc/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v" Line 137
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 12 to revision 14
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 6.032 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 10:28:36 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 10:30:03 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 10:30:03 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 14 to revision 15
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 6.436 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 10:49:07 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 6.436 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 10:49:32 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 10:49:52 2024] Launched design_1_myOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 10:49:53 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_4bits}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports btns_4bits]
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 15 to revision 16
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myOLEDrgb_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myOLEDrgb_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/myOLEDrgb/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/myOLEDrgb_0/start

Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myOLEDrgb_0_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_pc_0_synth_1}
[Thu Dec  5 11:20:11 2024] Launched design_1_myOLEDrgb_0_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/myOLEDrgb_0/start

Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_xbar_0_synth_1 design_1_myOLEDrgb_0_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_pc_0_synth_1}
[Thu Dec  5 11:20:45 2024] Launched design_1_xbar_0_synth_1, design_1_myOLEDrgb_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_xbar_0_synth_1/runme.log
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_port -dir I start
connect_bd_net [get_bd_ports start] [get_bd_pins myOLEDrgb_0/start]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Dec  5 11:22:12 2024] Launched design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_auto_pc_1_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 11:22:13 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3023.281 ; gain = 36.180
file copy -force F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb/myOLEDrgb.sdk/design_1_wrapper.hdf

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7AC1BA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4147.344 ; gain = 1123.059
set_property PROGRAM.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir f:/01_SoC/ip_repo/myOLEDrgb_1.0/src
set_property -dict [list CONFIG.C_PROBE10_WIDTH {4} CONFIG.C_PROBE9_WIDTH {2} CONFIG.C_PROBE8_WIDTH {7} CONFIG.C_PROBE4_WIDTH {1} CONFIG.C_NUM_OF_PROBES {15}] [get_ips ila_0]
generate_target {instantiation_template} [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci]
launch_runs -jobs 12 ila_0_synth_1
[Thu Dec  5 11:38:05 2024] Launched ila_0_synth_1...
Run output will be captured here: f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci] -directory f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.ip_user_files -ipstatic_source_dir f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/modelsim} {questa=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/questa} {riviera=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/riviera} {activehdl=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project myOLEDrgb
current_project myOLEDrgb_v1_0_project
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci
INFO: [Project 1-386] Moving file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir f:/01_SoC/ip_repo/myOLEDrgb_1.0/src
set_property -dict [list CONFIG.C_PROBE2_WIDTH {4} CONFIG.C_PROBE1_WIDTH {2} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_NUM_OF_PROBES {16}] [get_ips ila_0]
generate_target {instantiation_template} [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci]
launch_runs -jobs 12 ila_0_synth_1
[Thu Dec  5 11:40:20 2024] Launched ila_0_synth_1...
Run output will be captured here: f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci] -directory f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.ip_user_files -ipstatic_source_dir f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/modelsim} {questa=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/questa} {riviera=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/riviera} {activehdl=f:/01_soc/myoledrgb/myoledrgb.tmp/myoledrgb_v1_0_project/myOLEDrgb_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project myOLEDrgb
current_project myOLEDrgb_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-20:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 16 to revision 17
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4435.141 ; gain = 35.000
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 7f93ad82727e8416; cache size = 10.151 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2a07eeb756def28; cache size = 10.152 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 11:43:44 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4471.750 ; gain = 36.609
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 7f93ad82727e8416; cache size = 10.152 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2a07eeb756def28; cache size = 10.152 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 11:44:28 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 11:45:22 2024] Launched design_1_myOLEDrgb_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
synth_1: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/synth_1/runme.log
[Thu Dec  5 11:45:22 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7AC1BA
set_property PROGRAM.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/myOLEDrgb_0/inst/your_instance_name' at location 'uuid_2CAF4A7112755C80A895D137A9E3CE83' from probes file, since it cannot be found on the programmed device.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7AC1BA
set_property PROGRAM.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/myOLEDrgb_0/inst/your_instance_name' at location 'uuid_2CAF4A7112755C80A895D137A9E3CE83' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci'.
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/src/ila_0_1/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 17 to revision 18
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCK(clk) and /myOLEDrgb_0_upgraded_ipi/SCK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RES(rst) and /myOLEDrgb_0_upgraded_ipi/RES(undef)
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb\myOLEDrgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 7f93ad82727e8416; cache size = 18.890 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2a07eeb756def28; cache size = 18.890 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec  5 12:20:11 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb/myOLEDrgb.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb/myOLEDrgb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb/myOLEDrgb.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/cursor_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/oled_receiver.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 22:13:07 2024...
