

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'
================================================================
* Date:           Tue Jul 20 16:13:18 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      789|      789| 3.945 us | 3.945 us |  789|  789|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      787|      787|         5|          1|          1|   784|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1568, i32 0, i32 0, [1 x i8]* @p_str1569, [1 x i8]* @p_str1570, [1 x i8]* @p_str1571, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1572, [1 x i8]* @p_str1573)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1561, i32 0, i32 0, [1 x i8]* @p_str1562, [1 x i8]* @p_str1563, [1 x i8]* @p_str1564, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1565, [1 x i8]* @p_str1566)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1554, i32 0, i32 0, [1 x i8]* @p_str1555, [1 x i8]* @p_str1556, [1 x i8]* @p_str1557, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1558, [1 x i8]* @p_str1559)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1547, i32 0, i32 0, [1 x i8]* @p_str1548, [1 x i8]* @p_str1549, [1 x i8]* @p_str1550, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1551, [1 x i8]* @p_str1552)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1540, i32 0, i32 0, [1 x i8]* @p_str1541, [1 x i8]* @p_str1542, [1 x i8]* @p_str1543, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1544, [1 x i8]* @p_str1545)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1533, i32 0, i32 0, [1 x i8]* @p_str1534, [1 x i8]* @p_str1535, [1 x i8]* @p_str1536, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1537, [1 x i8]* @p_str1538)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1526, i32 0, i32 0, [1 x i8]* @p_str1527, [1 x i8]* @p_str1528, [1 x i8]* @p_str1529, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1530, [1 x i8]* @p_str1531)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1519, i32 0, i32 0, [1 x i8]* @p_str1520, [1 x i8]* @p_str1521, [1 x i8]* @p_str1522, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1523, [1 x i8]* @p_str1524)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_window_0_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 16 'alloca' 'data_window_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str559, [1 x i8]* @p_str559, i32 28, i32 28, i16* %data_window_0_V_V, i16* %data_window_0_V_V)"   --->   Operation 17 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str560, i32 0, i32 0, [1 x i8]* @p_str561, [1 x i8]* @p_str562, [1 x i8]* @p_str563, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str564, [1 x i8]* @p_str565)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_window_1_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 19 'alloca' 'data_window_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str566, [1 x i8]* @p_str566, i32 28, i32 28, i16* %data_window_1_V_V, i16* %data_window_1_V_V)"   --->   Operation 20 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str567, i32 0, i32 0, [1 x i8]* @p_str568, [1 x i8]* @p_str569, [1 x i8]* @p_str570, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str571, [1 x i8]* @p_str572)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_window_2_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 22 'alloca' 'data_window_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str573, [1 x i8]* @p_str573, i32 28, i32 28, i16* %data_window_2_V_V, i16* %data_window_2_V_V)"   --->   Operation 23 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str574, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str576, [1 x i8]* @p_str577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str578, [1 x i8]* @p_str579)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_window_3_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 25 'alloca' 'data_window_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str580, [1 x i8]* @p_str580, i32 28, i32 28, i16* %data_window_3_V_V, i16* %data_window_3_V_V)"   --->   Operation 26 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str581, i32 0, i32 0, [1 x i8]* @p_str582, [1 x i8]* @p_str583, [1 x i8]* @p_str584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str585, [1 x i8]* @p_str586)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_window_4_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 28 'alloca' 'data_window_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str587, [1 x i8]* @p_str587, i32 28, i32 28, i16* %data_window_4_V_V, i16* %data_window_4_V_V)"   --->   Operation 29 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str588, i32 0, i32 0, [1 x i8]* @p_str589, [1 x i8]* @p_str590, [1 x i8]* @p_str591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str592, [1 x i8]* @p_str593)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_window_5_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 31 'alloca' 'data_window_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str594, [1 x i8]* @p_str594, i32 28, i32 28, i16* %data_window_5_V_V, i16* %data_window_5_V_V)"   --->   Operation 32 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str595, i32 0, i32 0, [1 x i8]* @p_str596, [1 x i8]* @p_str597, [1 x i8]* @p_str598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str599, [1 x i8]* @p_str600)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_window_6_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 34 'alloca' 'data_window_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str601, [1 x i8]* @p_str601, i32 28, i32 28, i16* %data_window_6_V_V, i16* %data_window_6_V_V)"   --->   Operation 35 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str602, i32 0, i32 0, [1 x i8]* @p_str603, [1 x i8]* @p_str604, [1 x i8]* @p_str605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str606, [1 x i8]* @p_str607)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_window_7_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 37 'alloca' 'data_window_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str608, [1 x i8]* @p_str608, i32 28, i32 28, i16* %data_window_7_V_V, i16* %data_window_7_V_V)"   --->   Operation 38 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str609, i32 0, i32 0, [1 x i8]* @p_str610, [1 x i8]* @p_str611, [1 x i8]* @p_str612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str613, [1 x i8]* @p_str614)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_window_8_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 40 'alloca' 'data_window_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str615, [1 x i8]* @p_str615, i32 28, i32 28, i16* %data_window_8_V_V, i16* %data_window_8_V_V)"   --->   Operation 41 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str616, i32 0, i32 0, [1 x i8]* @p_str617, [1 x i8]* @p_str618, [1 x i8]* @p_str619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str620, [1 x i8]* @p_str621)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_window_9_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 43 'alloca' 'data_window_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str622, [1 x i8]* @p_str622, i32 28, i32 28, i16* %data_window_9_V_V, i16* %data_window_9_V_V)"   --->   Operation 44 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str623, i32 0, i32 0, [1 x i8]* @p_str624, [1 x i8]* @p_str625, [1 x i8]* @p_str626, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str627, [1 x i8]* @p_str628)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_window_10_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 46 'alloca' 'data_window_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str629, [1 x i8]* @p_str629, i32 28, i32 28, i16* %data_window_10_V_V, i16* %data_window_10_V_V)"   --->   Operation 47 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str630, i32 0, i32 0, [1 x i8]* @p_str631, [1 x i8]* @p_str632, [1 x i8]* @p_str633, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str634, [1 x i8]* @p_str635)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_window_11_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 49 'alloca' 'data_window_11_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str636, [1 x i8]* @p_str636, i32 28, i32 28, i16* %data_window_11_V_V, i16* %data_window_11_V_V)"   --->   Operation 50 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str637, i32 0, i32 0, [1 x i8]* @p_str638, [1 x i8]* @p_str639, [1 x i8]* @p_str640, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str641, [1 x i8]* @p_str642)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_window_12_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 52 'alloca' 'data_window_12_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str643, [1 x i8]* @p_str643, i32 28, i32 28, i16* %data_window_12_V_V, i16* %data_window_12_V_V)"   --->   Operation 53 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str644, i32 0, i32 0, [1 x i8]* @p_str645, [1 x i8]* @p_str646, [1 x i8]* @p_str647, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str648, [1 x i8]* @p_str649)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_window_13_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 55 'alloca' 'data_window_13_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str650, [1 x i8]* @p_str650, i32 28, i32 28, i16* %data_window_13_V_V, i16* %data_window_13_V_V)"   --->   Operation 56 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str651, i32 0, i32 0, [1 x i8]* @p_str652, [1 x i8]* @p_str653, [1 x i8]* @p_str654, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str655, [1 x i8]* @p_str656)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_window_14_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 58 'alloca' 'data_window_14_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str657, [1 x i8]* @p_str657, i32 28, i32 28, i16* %data_window_14_V_V, i16* %data_window_14_V_V)"   --->   Operation 59 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str658, i32 0, i32 0, [1 x i8]* @p_str659, [1 x i8]* @p_str660, [1 x i8]* @p_str661, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str662, [1 x i8]* @p_str663)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_window_15_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:134]   --->   Operation 61 'alloca' 'data_window_15_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str664, [1 x i8]* @p_str664, i32 28, i32 28, i16* %data_window_15_V_V, i16* %data_window_15_V_V)"   --->   Operation 62 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str665, i32 0, i32 0, [1 x i8]* @p_str666, [1 x i8]* @p_str667, [1 x i8]* @p_str668, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str669, [1 x i8]* @p_str670)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.85ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:142]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %.preheader5.preheader ], [ %add_ln142, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_pooling_stream.h:142]   --->   Operation 65 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h_idx_assign = phi i5 [ 0, %.preheader5.preheader ], [ %select_ln81_2, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 66 'phi' 'h_idx_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%wp_idx = phi i5 [ 0, %.preheader5.preheader ], [ %i_iw, %ReadInputWidth_end ]"   --->   Operation 67 'phi' 'wp_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.94ns)   --->   "%icmp_ln142 = icmp eq i10 %indvar_flatten, -240" [firmware/nnet_utils/nnet_pooling_stream.h:142]   --->   Operation 68 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.54ns)   --->   "%add_ln142 = add i10 %indvar_flatten, 1" [firmware/nnet_utils/nnet_pooling_stream.h:142]   --->   Operation 69 'add' 'add_ln142' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %1, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_pooling_stream.h:142]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.87ns)   --->   "%icmp_ln143 = icmp eq i5 %wp_idx, -4" [firmware/nnet_utils/nnet_pooling_stream.h:143]   --->   Operation 71 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.62ns)   --->   "%select_ln81 = select i1 %icmp_ln143, i5 0, i5 %wp_idx" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 72 'select' 'select_ln81' <Predicate = (!icmp_ln142)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.34ns)   --->   "%add_ln142_2 = add i5 %h_idx_assign, 1" [firmware/nnet_utils/nnet_pooling_stream.h:142]   --->   Operation 73 'add' 'add_ln142_2' <Predicate = (!icmp_ln142)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.62ns)   --->   "%select_ln81_2 = select i1 %icmp_ln143, i5 %add_ln142_2, i5 %h_idx_assign" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 74 'select' 'select_ln81_2' <Predicate = (!icmp_ln142)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %select_ln81_2 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 75 'zext' 'zext_ln81' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%pool_table_height23_addr = getelementptr [28 x i1]* @pool_table_height23, i64 0, i64 %zext_ln81" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 76 'getelementptr' 'pool_table_height23_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.15ns)   --->   "%pool_table_height23_load = load i1* %pool_table_height23_addr, align 1" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 77 'load' 'pool_table_height23_load' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 28> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str54)" [firmware/nnet_utils/nnet_pooling_stream.h:143]   --->   Operation 78 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %select_ln81 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 79 'zext' 'zext_ln89' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pool_table_width25_addr = getelementptr [28 x i1]* @pool_table_width25, i64 0, i64 %zext_ln89" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 80 'getelementptr' 'pool_table_width25_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.15ns)   --->   "%pool_table_width25_load = load i1* %pool_table_width25_addr, align 1" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 81 'load' 'pool_table_width25_load' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 28> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str54, i32 %tmp_s)" [firmware/nnet_utils/nnet_pooling_stream.h:149]   --->   Operation 82 'specregionend' 'empty_90' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.34ns)   --->   "%i_iw = add i5 %select_ln81, 1" [firmware/nnet_utils/nnet_pooling_stream.h:143]   --->   Operation 83 'add' 'i_iw' <Predicate = (!icmp_ln142)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 84 'br' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 85 [1/2] (1.15ns)   --->   "%pool_table_height23_load = load i1* %pool_table_height23_addr, align 1" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 85 'load' 'pool_table_height23_load' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 28> <ROM>
ST_3 : Operation 86 [1/2] (1.15ns)   --->   "%pool_table_width25_load = load i1* %pool_table_width25_addr, align 1" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 86 'load' 'pool_table_width25_load' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 28> <ROM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %pool_table_height23_load, i1 %pool_table_width25_load)" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 87 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.87ns)   --->   "switch i2 %or_ln, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 88 'switch' <Predicate = (!icmp_ln142)> <Delay = 0.87>
ST_3 : Operation 89 [1/1] (0.87ns)   --->   "switch i2 %or_ln, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 89 'switch' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i1.i1(i2 -2, i1 %pool_table_height23_load, i1 %pool_table_width25_load)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 90 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.87ns)   --->   "switch i4 %or_ln1, label %branch27 [
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
  ]" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 91 'switch' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 92 [1/1] (0.87ns)   --->   "switch i2 %or_ln, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 92 'switch' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 93 [1/1] (0.48ns)   --->   "%icmp_ln879 = icmp eq i2 %or_ln, -1" [firmware/nnet_utils/nnet_pooling_stream.h:96->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 93 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader.i.0, label %ReadInputWidth_end" [firmware/nnet_utils/nnet_pooling_stream.h:96->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 95 [1/1] (2.18ns)   --->   "%empty_93 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 95 'read' 'empty_93' <Predicate = (!icmp_ln142)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3 = extractvalue { i16, i16, i16, i16 } %empty_93, 0" [firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 96 'extractvalue' 'tmp_data_0_V_3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_V_72 = extractvalue { i16, i16, i16, i16 } %empty_93, 1" [firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 97 'extractvalue' 'tmp_V_72' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_V_73 = extractvalue { i16, i16, i16, i16 } %empty_93, 2" [firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 98 'extractvalue' 'tmp_V_73' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_V_74 = extractvalue { i16, i16, i16, i16 } %empty_93, 3" [firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 99 'extractvalue' 'tmp_V_74' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_data_0_V_3)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 100 'write' <Predicate = (or_ln == 2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge.i414" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 101 'br' <Predicate = (or_ln == 2)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_data_0_V_3)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 102 'write' <Predicate = (or_ln == 1)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge.i414" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 103 'br' <Predicate = (or_ln == 1)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_data_0_V_3)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 104 'write' <Predicate = (or_ln == 0)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %._crit_edge.i414" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 105 'br' <Predicate = (or_ln == 0)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_3_V_V, i16 %tmp_data_0_V_3)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 106 'write' <Predicate = (or_ln == 3)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge.i414" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 107 'br' <Predicate = (or_ln == 3)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_6_V_V, i16 %tmp_V_72)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 108 'write' <Predicate = (or_ln == 2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge.i397" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 109 'br' <Predicate = (or_ln == 2)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_5_V_V, i16 %tmp_V_72)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 110 'write' <Predicate = (or_ln == 1)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge.i397" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 111 'br' <Predicate = (or_ln == 1)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_4_V_V, i16 %tmp_V_72)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 112 'write' <Predicate = (or_ln == 0)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge.i397" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 113 'br' <Predicate = (or_ln == 0)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_7_V_V, i16 %tmp_V_72)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 114 'write' <Predicate = (or_ln == 3)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge.i397" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 115 'br' <Predicate = (or_ln == 3)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_10_V_V, i16 %tmp_V_73)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 116 'write' <Predicate = (or_ln1 == 10)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge.i380" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 117 'br' <Predicate = (or_ln1 == 10)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_9_V_V, i16 %tmp_V_73)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 118 'write' <Predicate = (or_ln1 == 9)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge.i380" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 119 'br' <Predicate = (or_ln1 == 9)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_8_V_V, i16 %tmp_V_73)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 120 'write' <Predicate = (or_ln1 == 8)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge.i380" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 121 'br' <Predicate = (or_ln1 == 8)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_11_V_V, i16 %tmp_V_73)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 122 'write' <Predicate = (or_ln1 != 8 & or_ln1 != 9 & or_ln1 != 10)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge.i380" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 123 'br' <Predicate = (or_ln1 != 8 & or_ln1 != 9 & or_ln1 != 10)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_14_V_V, i16 %tmp_V_74)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 124 'write' <Predicate = (or_ln == 2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge.i363" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 125 'br' <Predicate = (or_ln == 2)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_13_V_V, i16 %tmp_V_74)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 126 'write' <Predicate = (or_ln == 1)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge.i363" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 127 'br' <Predicate = (or_ln == 1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_12_V_V, i16 %tmp_V_74)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 128 'write' <Predicate = (or_ln == 0)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge.i363" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 129 'br' <Predicate = (or_ln == 0)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_15_V_V, i16 %tmp_V_74)" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 130 'write' <Predicate = (or_ln == 3)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge.i363" [firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 131 'br' <Predicate = (or_ln == 3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.84>
ST_5 : Operation 132 [1/1] (2.18ns)   --->   "%tmp_V_91 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 132 'read' 'tmp_V_91' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 133 [1/1] (2.18ns)   --->   "%tmp_V_92 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 133 'read' 'tmp_V_92' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 134 [1/1] (2.18ns)   --->   "%tmp_V_93 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 134 'read' 'tmp_V_93' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 135 [1/1] (2.18ns)   --->   "%tmp_V_94 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_3_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 135 'read' 'tmp_V_94' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 136 [1/1] (1.18ns)   --->   "%icmp_ln1496 = icmp slt i16 %tmp_V_91, %tmp_V_92" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 136 'icmp' 'icmp_ln1496' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.47ns)   --->   "%select_ln94 = select i1 %icmp_ln1496, i16 %tmp_V_92, i16 %tmp_V_91" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 137 'select' 'select_ln94' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.18ns)   --->   "%icmp_ln1496_24 = icmp slt i16 %tmp_V_93, %tmp_V_94" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 138 'icmp' 'icmp_ln1496_24' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.47ns)   --->   "%select_ln94_24 = select i1 %icmp_ln1496_24, i16 %tmp_V_94, i16 %tmp_V_93" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 139 'select' 'select_ln94_24' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (2.18ns)   --->   "%tmp_V_95 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_4_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 140 'read' 'tmp_V_95' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 141 [1/1] (2.18ns)   --->   "%tmp_V_96 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_5_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 141 'read' 'tmp_V_96' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 142 [1/1] (2.18ns)   --->   "%tmp_V_97 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_6_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 142 'read' 'tmp_V_97' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 143 [1/1] (2.18ns)   --->   "%tmp_V_98 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_7_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 143 'read' 'tmp_V_98' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 144 [1/1] (1.18ns)   --->   "%icmp_ln1496_26 = icmp slt i16 %tmp_V_95, %tmp_V_96" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 144 'icmp' 'icmp_ln1496_26' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.47ns)   --->   "%select_ln94_26 = select i1 %icmp_ln1496_26, i16 %tmp_V_96, i16 %tmp_V_95" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 145 'select' 'select_ln94_26' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.18ns)   --->   "%icmp_ln1496_27 = icmp slt i16 %tmp_V_97, %tmp_V_98" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 146 'icmp' 'icmp_ln1496_27' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.47ns)   --->   "%select_ln94_27 = select i1 %icmp_ln1496_27, i16 %tmp_V_98, i16 %tmp_V_97" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 147 'select' 'select_ln94_27' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (2.18ns)   --->   "%tmp_V_99 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_8_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 148 'read' 'tmp_V_99' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 149 [1/1] (2.18ns)   --->   "%tmp_V_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_9_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 149 'read' 'tmp_V_100' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 150 [1/1] (2.18ns)   --->   "%tmp_V_101 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_10_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 150 'read' 'tmp_V_101' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 151 [1/1] (2.18ns)   --->   "%tmp_V_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_11_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 151 'read' 'tmp_V_102' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 152 [1/1] (1.18ns)   --->   "%icmp_ln1496_29 = icmp slt i16 %tmp_V_99, %tmp_V_100" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 152 'icmp' 'icmp_ln1496_29' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.47ns)   --->   "%select_ln94_29 = select i1 %icmp_ln1496_29, i16 %tmp_V_100, i16 %tmp_V_99" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 153 'select' 'select_ln94_29' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.18ns)   --->   "%icmp_ln1496_30 = icmp slt i16 %tmp_V_101, %tmp_V_102" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 154 'icmp' 'icmp_ln1496_30' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.47ns)   --->   "%select_ln94_30 = select i1 %icmp_ln1496_30, i16 %tmp_V_102, i16 %tmp_V_101" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 155 'select' 'select_ln94_30' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (2.18ns)   --->   "%tmp_V_103 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_12_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 156 'read' 'tmp_V_103' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 157 [1/1] (2.18ns)   --->   "%tmp_V_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_13_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 157 'read' 'tmp_V_104' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 158 [1/1] (2.18ns)   --->   "%tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_14_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 158 'read' 'tmp_V_105' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 159 [1/1] (2.18ns)   --->   "%tmp_V_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_15_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 159 'read' 'tmp_V_106' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 160 [1/1] (1.18ns)   --->   "%icmp_ln1496_32 = icmp slt i16 %tmp_V_103, %tmp_V_104" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 160 'icmp' 'icmp_ln1496_32' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.47ns)   --->   "%select_ln94_32 = select i1 %icmp_ln1496_32, i16 %tmp_V_104, i16 %tmp_V_103" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 161 'select' 'select_ln94_32' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (1.18ns)   --->   "%icmp_ln1496_33 = icmp slt i16 %tmp_V_105, %tmp_V_106" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 162 'icmp' 'icmp_ln1496_33' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.47ns)   --->   "%select_ln94_33 = select i1 %icmp_ln1496_33, i16 %tmp_V_106, i16 %tmp_V_105" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 163 'select' 'select_ln94_33' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.84>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 164 'specloopname' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 165 'speclooptripcount' 'empty_91' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str54) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:143]   --->   Operation 166 'specloopname' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)" [firmware/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 167 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:146]   --->   Operation 168 'specpipeline' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2)" [firmware/nnet_utils/nnet_pooling_stream.h:147]   --->   Operation 169 'specregionend' 'empty_92' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str65) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:84->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 170 'specloopname' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.18ns)   --->   "%icmp_ln1496_25 = icmp slt i16 %select_ln94, %select_ln94_24" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 171 'icmp' 'icmp_ln1496_25' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.47ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1496_25, i16 %select_ln94_24, i16 %select_ln94" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 172 'select' 'tmp_data_0_V' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (1.18ns)   --->   "%icmp_ln1496_28 = icmp slt i16 %select_ln94_26, %select_ln94_27" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 173 'icmp' 'icmp_ln1496_28' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.47ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1496_28, i16 %select_ln94_27, i16 %select_ln94_26" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 174 'select' 'tmp_data_1_V' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (1.18ns)   --->   "%icmp_ln1496_31 = icmp slt i16 %select_ln94_29, %select_ln94_30" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 175 'icmp' 'icmp_ln1496_31' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.47ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1496_31, i16 %select_ln94_30, i16 %select_ln94_29" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 176 'select' 'tmp_data_2_V' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (1.18ns)   --->   "%icmp_ln1496_34 = icmp slt i16 %select_ln94_32, %select_ln94_33" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 177 'icmp' 'icmp_ln1496_34' <Predicate = (icmp_ln879)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.47ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1496_34, i16 %select_ln94_33, i16 %select_ln94_32" [firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 178 'select' 'tmp_data_3_V' <Predicate = (icmp_ln879)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:109->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 179 'write' <Predicate = (icmp_ln879)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_pooling_stream.h:118->firmware/nnet_utils/nnet_pooling_stream.h:148]   --->   Operation 180 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:151]   --->   Operation 181 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_pooling_stream.h:142) with incoming values : ('add_ln142', firmware/nnet_utils/nnet_pooling_stream.h:142) [70]  (0.85 ns)

 <State 2>: 2.65ns
The critical path consists of the following:
	'phi' operation ('i_iw') with incoming values : ('i_iw', firmware/nnet_utils/nnet_pooling_stream.h:143) [72]  (0 ns)
	'icmp' operation ('icmp_ln143', firmware/nnet_utils/nnet_pooling_stream.h:143) [79]  (0.871 ns)
	'select' operation ('select_ln81_2', firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148) [82]  (0.625 ns)
	'getelementptr' operation ('pool_table_height23_addr', firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148) [84]  (0 ns)
	'load' operation ('pool_table_height23_load', firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148) on array 'pool_table_height23' [85]  (1.16 ns)

 <State 3>: 2.03ns
The critical path consists of the following:
	'load' operation ('pool_table_height23_load', firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:148) on array 'pool_table_height23' [85]  (1.16 ns)
	blocking operation 0.874 ns on control path)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:148) [91]  (2.19 ns)
	fifo write on port 'data_window[15].V.V', firmware/nnet_utils/nnet_pooling_stream.h:134 (firmware/nnet_utils/nnet_pooling_stream.h:93->firmware/nnet_utils/nnet_pooling_stream.h:148) [155]  (2.19 ns)

 <State 5>: 3.84ns
The critical path consists of the following:
	fifo read on port 'data_window[0].V.V', firmware/nnet_utils/nnet_pooling_stream.h:134 (firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) [161]  (2.19 ns)
	'icmp' operation ('icmp_ln1496', firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) [165]  (1.18 ns)
	'select' operation ('select_ln94', firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) [166]  (0.474 ns)

 <State 6>: 3.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1496_25', firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) [169]  (1.18 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_common.h:94->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) [170]  (0.474 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:109->firmware/nnet_utils/nnet_pooling_stream.h:148) [201]  (2.19 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
