|DUT
input_vector[0] => main:add_instance.reset
input_vector[1] => main:add_instance.clock
output_vector[0] <= main:add_instance.output


|DUT|main:add_instance
clock => register_file:rf.clock
clock => lmsm_count[0].CLK
clock => lmsm_count[1].CLK
clock => lmsm_count[2].CLK
clock => lmsm_count[3].CLK
clock => lmsm_count[4].CLK
clock => lmsm_count[5].CLK
clock => lmsm_count[6].CLK
clock => lmsm_count[7].CLK
clock => lmsm_count[8].CLK
clock => lmsm_count[9].CLK
clock => lmsm_count[10].CLK
clock => lmsm_count[11].CLK
clock => lmsm_count[12].CLK
clock => lmsm_count[13].CLK
clock => lmsm_count[14].CLK
clock => lmsm_count[15].CLK
clock => lmsm_count[16].CLK
clock => lmsm_count[17].CLK
clock => lmsm_count[18].CLK
clock => lmsm_count[19].CLK
clock => lmsm_count[20].CLK
clock => lmsm_count[21].CLK
clock => lmsm_count[22].CLK
clock => lmsm_count[23].CLK
clock => lmsm_count[24].CLK
clock => lmsm_count[25].CLK
clock => lmsm_count[26].CLK
clock => lmsm_count[27].CLK
clock => lmsm_count[28].CLK
clock => lmsm_count[29].CLK
clock => lmsm_count[30].CLK
clock => lmsm_count[31].CLK
clock => zero_present.CLK
clock => carry_present.CLK
clock => memory:memory_main.clock
clock => temporary_register:t1.clock
clock => temporary_register:t2.clock
clock => temporary_register:t3.clock
clock => temporary_register:t4.clock
clock => alu:alu_main.clock
clock => state_present~1.DATAIN
reset => register_file:rf.reset
reset => temporary_register:t1.reset
reset => temporary_register:t2.reset
reset => temporary_register:t3.reset
reset => temporary_register:t4.reset
reset => state_present~3.DATAIN
reset => carry_present.ENA
reset => zero_present.ENA
reset => lmsm_count[31].ENA
reset => lmsm_count[30].ENA
reset => lmsm_count[29].ENA
reset => lmsm_count[28].ENA
reset => lmsm_count[27].ENA
reset => lmsm_count[26].ENA
reset => lmsm_count[25].ENA
reset => lmsm_count[24].ENA
reset => lmsm_count[23].ENA
reset => lmsm_count[22].ENA
reset => lmsm_count[21].ENA
reset => lmsm_count[20].ENA
reset => lmsm_count[19].ENA
reset => lmsm_count[18].ENA
reset => lmsm_count[17].ENA
reset => lmsm_count[16].ENA
reset => lmsm_count[15].ENA
reset => lmsm_count[14].ENA
reset => lmsm_count[13].ENA
reset => lmsm_count[12].ENA
reset => lmsm_count[11].ENA
reset => lmsm_count[10].ENA
reset => lmsm_count[9].ENA
reset => lmsm_count[8].ENA
reset => lmsm_count[7].ENA
reset => lmsm_count[6].ENA
reset => lmsm_count[5].ENA
reset => lmsm_count[4].ENA
reset => lmsm_count[3].ENA
reset => lmsm_count[2].ENA
reset => lmsm_count[1].ENA
reset => lmsm_count[0].ENA
output <= <GND>


|DUT|main:add_instance|register_file:rf
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
reset => registers[0][0].ACLR
reset => registers[0][1].ACLR
reset => registers[0][2].ACLR
reset => registers[0][3].ACLR
reset => registers[0][4].ACLR
reset => registers[0][5].ACLR
reset => registers[0][6].ACLR
reset => registers[0][7].ACLR
reset => registers[0][8].ACLR
reset => registers[0][9].ACLR
reset => registers[0][10].ACLR
reset => registers[0][11].ACLR
reset => registers[0][12].ACLR
reset => registers[0][13].ACLR
reset => registers[0][14].ACLR
reset => registers[0][15].ACLR
reset => registers[1][0].ACLR
reset => registers[1][1].ACLR
reset => registers[1][2].ACLR
reset => registers[1][3].ACLR
reset => registers[1][4].ACLR
reset => registers[1][5].ACLR
reset => registers[1][6].ACLR
reset => registers[1][7].ACLR
reset => registers[1][8].ACLR
reset => registers[1][9].ACLR
reset => registers[1][10].ACLR
reset => registers[1][11].ACLR
reset => registers[1][12].ACLR
reset => registers[1][13].ACLR
reset => registers[1][14].ACLR
reset => registers[1][15].ACLR
reset => registers[2][0].ACLR
reset => registers[2][1].ACLR
reset => registers[2][2].ACLR
reset => registers[2][3].ACLR
reset => registers[2][4].ACLR
reset => registers[2][5].ACLR
reset => registers[2][6].ACLR
reset => registers[2][7].ACLR
reset => registers[2][8].ACLR
reset => registers[2][9].ACLR
reset => registers[2][10].ACLR
reset => registers[2][11].ACLR
reset => registers[2][12].ACLR
reset => registers[2][13].ACLR
reset => registers[2][14].ACLR
reset => registers[2][15].ACLR
reset => registers[3][0].ACLR
reset => registers[3][1].ACLR
reset => registers[3][2].ACLR
reset => registers[3][3].ACLR
reset => registers[3][4].ACLR
reset => registers[3][5].ACLR
reset => registers[3][6].ACLR
reset => registers[3][7].ACLR
reset => registers[3][8].ACLR
reset => registers[3][9].ACLR
reset => registers[3][10].ACLR
reset => registers[3][11].ACLR
reset => registers[3][12].ACLR
reset => registers[3][13].ACLR
reset => registers[3][14].ACLR
reset => registers[3][15].ACLR
reset => registers[4][0].ACLR
reset => registers[4][1].ACLR
reset => registers[4][2].ACLR
reset => registers[4][3].ACLR
reset => registers[4][4].ACLR
reset => registers[4][5].ACLR
reset => registers[4][6].ACLR
reset => registers[4][7].ACLR
reset => registers[4][8].ACLR
reset => registers[4][9].ACLR
reset => registers[4][10].ACLR
reset => registers[4][11].ACLR
reset => registers[4][12].ACLR
reset => registers[4][13].ACLR
reset => registers[4][14].ACLR
reset => registers[4][15].ACLR
reset => registers[5][0].ACLR
reset => registers[5][1].ACLR
reset => registers[5][2].ACLR
reset => registers[5][3].ACLR
reset => registers[5][4].ACLR
reset => registers[5][5].ACLR
reset => registers[5][6].ACLR
reset => registers[5][7].ACLR
reset => registers[5][8].ACLR
reset => registers[5][9].ACLR
reset => registers[5][10].ACLR
reset => registers[5][11].ACLR
reset => registers[5][12].ACLR
reset => registers[5][13].ACLR
reset => registers[5][14].ACLR
reset => registers[5][15].ACLR
reset => registers[6][0].ACLR
reset => registers[6][1].ACLR
reset => registers[6][2].ACLR
reset => registers[6][3].ACLR
reset => registers[6][4].ACLR
reset => registers[6][5].ACLR
reset => registers[6][6].ACLR
reset => registers[6][7].ACLR
reset => registers[6][8].ACLR
reset => registers[6][9].ACLR
reset => registers[6][10].ACLR
reset => registers[6][11].ACLR
reset => registers[6][12].ACLR
reset => registers[6][13].ACLR
reset => registers[6][14].ACLR
reset => registers[6][15].ACLR
reset => registers[7][0].ACLR
reset => registers[7][1].ACLR
reset => registers[7][2].ACLR
reset => registers[7][3].ACLR
reset => registers[7][4].ACLR
reset => registers[7][5].ACLR
reset => registers[7][6].ACLR
reset => registers[7][7].ACLR
reset => registers[7][8].ACLR
reset => registers[7][9].ACLR
reset => registers[7][10].ACLR
reset => registers[7][11].ACLR
reset => registers[7][12].ACLR
reset => registers[7][13].ACLR
reset => registers[7][14].ACLR
reset => registers[7][15].ACLR
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
PC_w => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers.OUTPUTSELECT
RF_W => registers[6][15].ENA
RF_W => registers[6][14].ENA
RF_W => registers[6][13].ENA
RF_W => registers[6][12].ENA
RF_W => registers[6][11].ENA
RF_W => registers[6][10].ENA
RF_W => registers[6][9].ENA
RF_W => registers[6][8].ENA
RF_W => registers[6][7].ENA
RF_W => registers[6][6].ENA
RF_W => registers[6][5].ENA
RF_W => registers[6][4].ENA
RF_W => registers[6][3].ENA
RF_W => registers[6][2].ENA
RF_W => registers[6][1].ENA
RF_W => registers[6][0].ENA
RF_W => registers[5][15].ENA
RF_W => registers[5][14].ENA
RF_W => registers[5][13].ENA
RF_W => registers[5][12].ENA
RF_W => registers[5][11].ENA
RF_W => registers[5][10].ENA
RF_W => registers[5][9].ENA
RF_W => registers[5][8].ENA
RF_W => registers[5][7].ENA
RF_W => registers[5][6].ENA
RF_W => registers[5][5].ENA
RF_W => registers[5][4].ENA
RF_W => registers[5][3].ENA
RF_W => registers[5][2].ENA
RF_W => registers[5][1].ENA
RF_W => registers[5][0].ENA
RF_W => registers[4][15].ENA
RF_W => registers[4][14].ENA
RF_W => registers[4][13].ENA
RF_W => registers[4][12].ENA
RF_W => registers[4][11].ENA
RF_W => registers[4][10].ENA
RF_W => registers[4][9].ENA
RF_W => registers[4][8].ENA
RF_W => registers[4][7].ENA
RF_W => registers[4][6].ENA
RF_W => registers[4][5].ENA
RF_W => registers[4][4].ENA
RF_W => registers[4][3].ENA
RF_W => registers[4][2].ENA
RF_W => registers[4][1].ENA
RF_W => registers[4][0].ENA
RF_W => registers[3][15].ENA
RF_W => registers[3][14].ENA
RF_W => registers[3][13].ENA
RF_W => registers[3][12].ENA
RF_W => registers[3][11].ENA
RF_W => registers[3][10].ENA
RF_W => registers[3][9].ENA
RF_W => registers[3][8].ENA
RF_W => registers[3][7].ENA
RF_W => registers[3][6].ENA
RF_W => registers[3][5].ENA
RF_W => registers[3][4].ENA
RF_W => registers[3][3].ENA
RF_W => registers[3][2].ENA
RF_W => registers[3][1].ENA
RF_W => registers[3][0].ENA
RF_W => registers[2][15].ENA
RF_W => registers[2][14].ENA
RF_W => registers[2][13].ENA
RF_W => registers[2][12].ENA
RF_W => registers[2][11].ENA
RF_W => registers[2][10].ENA
RF_W => registers[2][9].ENA
RF_W => registers[2][8].ENA
RF_W => registers[2][7].ENA
RF_W => registers[2][6].ENA
RF_W => registers[2][5].ENA
RF_W => registers[2][4].ENA
RF_W => registers[2][3].ENA
RF_W => registers[2][2].ENA
RF_W => registers[2][1].ENA
RF_W => registers[2][0].ENA
RF_W => registers[1][15].ENA
RF_W => registers[1][14].ENA
RF_W => registers[1][13].ENA
RF_W => registers[1][12].ENA
RF_W => registers[1][11].ENA
RF_W => registers[1][10].ENA
RF_W => registers[1][9].ENA
RF_W => registers[1][8].ENA
RF_W => registers[1][7].ENA
RF_W => registers[1][6].ENA
RF_W => registers[1][5].ENA
RF_W => registers[1][4].ENA
RF_W => registers[1][3].ENA
RF_W => registers[1][2].ENA
RF_W => registers[1][1].ENA
RF_W => registers[1][0].ENA
RF_W => registers[0][15].ENA
RF_W => registers[0][14].ENA
RF_W => registers[0][13].ENA
RF_W => registers[0][12].ENA
RF_W => registers[0][11].ENA
RF_W => registers[0][10].ENA
RF_W => registers[0][9].ENA
RF_W => registers[0][8].ENA
RF_W => registers[0][7].ENA
RF_W => registers[0][6].ENA
RF_W => registers[0][5].ENA
RF_W => registers[0][4].ENA
RF_W => registers[0][3].ENA
RF_W => registers[0][2].ENA
RF_W => registers[0][1].ENA
RF_W => registers[0][0].ENA
A1[0] => Mux0.IN2
A1[0] => Mux1.IN2
A1[0] => Mux2.IN2
A1[0] => Mux3.IN2
A1[0] => Mux4.IN2
A1[0] => Mux5.IN2
A1[0] => Mux6.IN2
A1[0] => Mux7.IN2
A1[0] => Mux8.IN2
A1[0] => Mux9.IN2
A1[0] => Mux10.IN2
A1[0] => Mux11.IN2
A1[0] => Mux12.IN2
A1[0] => Mux13.IN2
A1[0] => Mux14.IN2
A1[0] => Mux15.IN2
A1[1] => Mux0.IN1
A1[1] => Mux1.IN1
A1[1] => Mux2.IN1
A1[1] => Mux3.IN1
A1[1] => Mux4.IN1
A1[1] => Mux5.IN1
A1[1] => Mux6.IN1
A1[1] => Mux7.IN1
A1[1] => Mux8.IN1
A1[1] => Mux9.IN1
A1[1] => Mux10.IN1
A1[1] => Mux11.IN1
A1[1] => Mux12.IN1
A1[1] => Mux13.IN1
A1[1] => Mux14.IN1
A1[1] => Mux15.IN1
A1[2] => Mux0.IN0
A1[2] => Mux1.IN0
A1[2] => Mux2.IN0
A1[2] => Mux3.IN0
A1[2] => Mux4.IN0
A1[2] => Mux5.IN0
A1[2] => Mux6.IN0
A1[2] => Mux7.IN0
A1[2] => Mux8.IN0
A1[2] => Mux9.IN0
A1[2] => Mux10.IN0
A1[2] => Mux11.IN0
A1[2] => Mux12.IN0
A1[2] => Mux13.IN0
A1[2] => Mux14.IN0
A1[2] => Mux15.IN0
A2[0] => Mux16.IN2
A2[0] => Mux17.IN2
A2[0] => Mux18.IN2
A2[0] => Mux19.IN2
A2[0] => Mux20.IN2
A2[0] => Mux21.IN2
A2[0] => Mux22.IN2
A2[0] => Mux23.IN2
A2[0] => Mux24.IN2
A2[0] => Mux25.IN2
A2[0] => Mux26.IN2
A2[0] => Mux27.IN2
A2[0] => Mux28.IN2
A2[0] => Mux29.IN2
A2[0] => Mux30.IN2
A2[0] => Mux31.IN2
A2[1] => Mux16.IN1
A2[1] => Mux17.IN1
A2[1] => Mux18.IN1
A2[1] => Mux19.IN1
A2[1] => Mux20.IN1
A2[1] => Mux21.IN1
A2[1] => Mux22.IN1
A2[1] => Mux23.IN1
A2[1] => Mux24.IN1
A2[1] => Mux25.IN1
A2[1] => Mux26.IN1
A2[1] => Mux27.IN1
A2[1] => Mux28.IN1
A2[1] => Mux29.IN1
A2[1] => Mux30.IN1
A2[1] => Mux31.IN1
A2[2] => Mux16.IN0
A2[2] => Mux17.IN0
A2[2] => Mux18.IN0
A2[2] => Mux19.IN0
A2[2] => Mux20.IN0
A2[2] => Mux21.IN0
A2[2] => Mux22.IN0
A2[2] => Mux23.IN0
A2[2] => Mux24.IN0
A2[2] => Mux25.IN0
A2[2] => Mux26.IN0
A2[2] => Mux27.IN0
A2[2] => Mux28.IN0
A2[2] => Mux29.IN0
A2[2] => Mux30.IN0
A2[2] => Mux31.IN0
A3[0] => Decoder0.IN2
A3[1] => Decoder0.IN1
A3[2] => Decoder0.IN0
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[0] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[1] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[2] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[3] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[4] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[5] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[6] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[7] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[8] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[9] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[10] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[11] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[12] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[13] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[14] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
D3[15] => registers.DATAB
PC_write[0] => registers.DATAB
PC_write[1] => registers.DATAB
PC_write[2] => registers.DATAB
PC_write[3] => registers.DATAB
PC_write[4] => registers.DATAB
PC_write[5] => registers.DATAB
PC_write[6] => registers.DATAB
PC_write[7] => registers.DATAB
PC_write[8] => registers.DATAB
PC_write[9] => registers.DATAB
PC_write[10] => registers.DATAB
PC_write[11] => registers.DATAB
PC_write[12] => registers.DATAB
PC_write[13] => registers.DATAB
PC_write[14] => registers.DATAB
PC_write[15] => registers.DATAB
D1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
PC_read[0] <= registers[7][0].DB_MAX_OUTPUT_PORT_TYPE
PC_read[1] <= registers[7][1].DB_MAX_OUTPUT_PORT_TYPE
PC_read[2] <= registers[7][2].DB_MAX_OUTPUT_PORT_TYPE
PC_read[3] <= registers[7][3].DB_MAX_OUTPUT_PORT_TYPE
PC_read[4] <= registers[7][4].DB_MAX_OUTPUT_PORT_TYPE
PC_read[5] <= registers[7][5].DB_MAX_OUTPUT_PORT_TYPE
PC_read[6] <= registers[7][6].DB_MAX_OUTPUT_PORT_TYPE
PC_read[7] <= registers[7][7].DB_MAX_OUTPUT_PORT_TYPE
PC_read[8] <= registers[7][8].DB_MAX_OUTPUT_PORT_TYPE
PC_read[9] <= registers[7][9].DB_MAX_OUTPUT_PORT_TYPE
PC_read[10] <= registers[7][10].DB_MAX_OUTPUT_PORT_TYPE
PC_read[11] <= registers[7][11].DB_MAX_OUTPUT_PORT_TYPE
PC_read[12] <= registers[7][12].DB_MAX_OUTPUT_PORT_TYPE
PC_read[13] <= registers[7][13].DB_MAX_OUTPUT_PORT_TYPE
PC_read[14] <= registers[7][14].DB_MAX_OUTPUT_PORT_TYPE
PC_read[15] <= registers[7][15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|memory:memory_main
M_add[0] => memory_storage~15.DATAIN
M_add[0] => memory_storage.WADDR
M_add[0] => memory_storage.RADDR
M_add[1] => memory_storage~14.DATAIN
M_add[1] => memory_storage.WADDR1
M_add[1] => memory_storage.RADDR1
M_add[2] => memory_storage~13.DATAIN
M_add[2] => memory_storage.WADDR2
M_add[2] => memory_storage.RADDR2
M_add[3] => memory_storage~12.DATAIN
M_add[3] => memory_storage.WADDR3
M_add[3] => memory_storage.RADDR3
M_add[4] => memory_storage~11.DATAIN
M_add[4] => memory_storage.WADDR4
M_add[4] => memory_storage.RADDR4
M_add[5] => memory_storage~10.DATAIN
M_add[5] => memory_storage.WADDR5
M_add[5] => memory_storage.RADDR5
M_add[6] => memory_storage~9.DATAIN
M_add[6] => memory_storage.WADDR6
M_add[6] => memory_storage.RADDR6
M_add[7] => memory_storage~8.DATAIN
M_add[7] => memory_storage.WADDR7
M_add[7] => memory_storage.RADDR7
M_add[8] => memory_storage~7.DATAIN
M_add[8] => memory_storage.WADDR8
M_add[8] => memory_storage.RADDR8
M_add[9] => memory_storage~6.DATAIN
M_add[9] => memory_storage.WADDR9
M_add[9] => memory_storage.RADDR9
M_add[10] => memory_storage~5.DATAIN
M_add[10] => memory_storage.WADDR10
M_add[10] => memory_storage.RADDR10
M_add[11] => memory_storage~4.DATAIN
M_add[11] => memory_storage.WADDR11
M_add[11] => memory_storage.RADDR11
M_add[12] => memory_storage~3.DATAIN
M_add[12] => memory_storage.WADDR12
M_add[12] => memory_storage.RADDR12
M_add[13] => memory_storage~2.DATAIN
M_add[13] => memory_storage.WADDR13
M_add[13] => memory_storage.RADDR13
M_add[14] => memory_storage~1.DATAIN
M_add[14] => memory_storage.WADDR14
M_add[14] => memory_storage.RADDR14
M_add[15] => memory_storage~0.DATAIN
M_add[15] => memory_storage.WADDR15
M_add[15] => memory_storage.RADDR15
M_inp[0] => memory_storage~31.DATAIN
M_inp[0] => memory_storage.DATAIN
M_inp[1] => memory_storage~30.DATAIN
M_inp[1] => memory_storage.DATAIN1
M_inp[2] => memory_storage~29.DATAIN
M_inp[2] => memory_storage.DATAIN2
M_inp[3] => memory_storage~28.DATAIN
M_inp[3] => memory_storage.DATAIN3
M_inp[4] => memory_storage~27.DATAIN
M_inp[4] => memory_storage.DATAIN4
M_inp[5] => memory_storage~26.DATAIN
M_inp[5] => memory_storage.DATAIN5
M_inp[6] => memory_storage~25.DATAIN
M_inp[6] => memory_storage.DATAIN6
M_inp[7] => memory_storage~24.DATAIN
M_inp[7] => memory_storage.DATAIN7
M_inp[8] => memory_storage~23.DATAIN
M_inp[8] => memory_storage.DATAIN8
M_inp[9] => memory_storage~22.DATAIN
M_inp[9] => memory_storage.DATAIN9
M_inp[10] => memory_storage~21.DATAIN
M_inp[10] => memory_storage.DATAIN10
M_inp[11] => memory_storage~20.DATAIN
M_inp[11] => memory_storage.DATAIN11
M_inp[12] => memory_storage~19.DATAIN
M_inp[12] => memory_storage.DATAIN12
M_inp[13] => memory_storage~18.DATAIN
M_inp[13] => memory_storage.DATAIN13
M_inp[14] => memory_storage~17.DATAIN
M_inp[14] => memory_storage.DATAIN14
M_inp[15] => memory_storage~16.DATAIN
M_inp[15] => memory_storage.DATAIN15
M_data[0] <= M_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[1] <= M_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[2] <= M_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[3] <= M_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[4] <= M_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[5] <= M_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[6] <= M_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[7] <= M_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[8] <= M_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[9] <= M_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[10] <= M_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[11] <= M_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[12] <= M_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[13] <= M_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[14] <= M_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
M_data[15] <= M_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => memory_storage~32.CLK
clock => memory_storage~0.CLK
clock => memory_storage~1.CLK
clock => memory_storage~2.CLK
clock => memory_storage~3.CLK
clock => memory_storage~4.CLK
clock => memory_storage~5.CLK
clock => memory_storage~6.CLK
clock => memory_storage~7.CLK
clock => memory_storage~8.CLK
clock => memory_storage~9.CLK
clock => memory_storage~10.CLK
clock => memory_storage~11.CLK
clock => memory_storage~12.CLK
clock => memory_storage~13.CLK
clock => memory_storage~14.CLK
clock => memory_storage~15.CLK
clock => memory_storage~16.CLK
clock => memory_storage~17.CLK
clock => memory_storage~18.CLK
clock => memory_storage~19.CLK
clock => memory_storage~20.CLK
clock => memory_storage~21.CLK
clock => memory_storage~22.CLK
clock => memory_storage~23.CLK
clock => memory_storage~24.CLK
clock => memory_storage~25.CLK
clock => memory_storage~26.CLK
clock => memory_storage~27.CLK
clock => memory_storage~28.CLK
clock => memory_storage~29.CLK
clock => memory_storage~30.CLK
clock => memory_storage~31.CLK
clock => memory_storage.CLK0
Mem_R => M_data[0]$latch.LATCH_ENABLE
Mem_R => M_data[1]$latch.LATCH_ENABLE
Mem_R => M_data[2]$latch.LATCH_ENABLE
Mem_R => M_data[3]$latch.LATCH_ENABLE
Mem_R => M_data[4]$latch.LATCH_ENABLE
Mem_R => M_data[5]$latch.LATCH_ENABLE
Mem_R => M_data[6]$latch.LATCH_ENABLE
Mem_R => M_data[7]$latch.LATCH_ENABLE
Mem_R => M_data[8]$latch.LATCH_ENABLE
Mem_R => M_data[9]$latch.LATCH_ENABLE
Mem_R => M_data[10]$latch.LATCH_ENABLE
Mem_R => M_data[11]$latch.LATCH_ENABLE
Mem_R => M_data[12]$latch.LATCH_ENABLE
Mem_R => M_data[13]$latch.LATCH_ENABLE
Mem_R => M_data[14]$latch.LATCH_ENABLE
Mem_R => M_data[15]$latch.LATCH_ENABLE
Mem_W => memory_storage~32.DATAIN
Mem_W => memory_storage.WE


|DUT|main:add_instance|temporary_register:t1
clock => dummy[0].CLK
clock => dummy[1].CLK
clock => dummy[2].CLK
clock => dummy[3].CLK
clock => dummy[4].CLK
clock => dummy[5].CLK
clock => dummy[6].CLK
clock => dummy[7].CLK
clock => dummy[8].CLK
clock => dummy[9].CLK
clock => dummy[10].CLK
clock => dummy[11].CLK
clock => dummy[12].CLK
clock => dummy[13].CLK
clock => dummy[14].CLK
clock => dummy[15].CLK
reset => dummy[0].ACLR
reset => dummy[1].ACLR
reset => dummy[2].ACLR
reset => dummy[3].ACLR
reset => dummy[4].ACLR
reset => dummy[5].ACLR
reset => dummy[6].ACLR
reset => dummy[7].ACLR
reset => dummy[8].ACLR
reset => dummy[9].ACLR
reset => dummy[10].ACLR
reset => dummy[11].ACLR
reset => dummy[12].ACLR
reset => dummy[13].ACLR
reset => dummy[14].ACLR
reset => dummy[15].ACLR
temp_write[0] => dummy[0].DATAIN
temp_write[1] => dummy[1].DATAIN
temp_write[2] => dummy[2].DATAIN
temp_write[3] => dummy[3].DATAIN
temp_write[4] => dummy[4].DATAIN
temp_write[5] => dummy[5].DATAIN
temp_write[6] => dummy[6].DATAIN
temp_write[7] => dummy[7].DATAIN
temp_write[8] => dummy[8].DATAIN
temp_write[9] => dummy[9].DATAIN
temp_write[10] => dummy[10].DATAIN
temp_write[11] => dummy[11].DATAIN
temp_write[12] => dummy[12].DATAIN
temp_write[13] => dummy[13].DATAIN
temp_write[14] => dummy[14].DATAIN
temp_write[15] => dummy[15].DATAIN
temp_read[0] <= dummy[0].DB_MAX_OUTPUT_PORT_TYPE
temp_read[1] <= dummy[1].DB_MAX_OUTPUT_PORT_TYPE
temp_read[2] <= dummy[2].DB_MAX_OUTPUT_PORT_TYPE
temp_read[3] <= dummy[3].DB_MAX_OUTPUT_PORT_TYPE
temp_read[4] <= dummy[4].DB_MAX_OUTPUT_PORT_TYPE
temp_read[5] <= dummy[5].DB_MAX_OUTPUT_PORT_TYPE
temp_read[6] <= dummy[6].DB_MAX_OUTPUT_PORT_TYPE
temp_read[7] <= dummy[7].DB_MAX_OUTPUT_PORT_TYPE
temp_read[8] <= dummy[8].DB_MAX_OUTPUT_PORT_TYPE
temp_read[9] <= dummy[9].DB_MAX_OUTPUT_PORT_TYPE
temp_read[10] <= dummy[10].DB_MAX_OUTPUT_PORT_TYPE
temp_read[11] <= dummy[11].DB_MAX_OUTPUT_PORT_TYPE
temp_read[12] <= dummy[12].DB_MAX_OUTPUT_PORT_TYPE
temp_read[13] <= dummy[13].DB_MAX_OUTPUT_PORT_TYPE
temp_read[14] <= dummy[14].DB_MAX_OUTPUT_PORT_TYPE
temp_read[15] <= dummy[15].DB_MAX_OUTPUT_PORT_TYPE
temp_W => dummy[15].ENA
temp_W => dummy[14].ENA
temp_W => dummy[13].ENA
temp_W => dummy[12].ENA
temp_W => dummy[11].ENA
temp_W => dummy[10].ENA
temp_W => dummy[9].ENA
temp_W => dummy[8].ENA
temp_W => dummy[7].ENA
temp_W => dummy[6].ENA
temp_W => dummy[5].ENA
temp_W => dummy[4].ENA
temp_W => dummy[3].ENA
temp_W => dummy[2].ENA
temp_W => dummy[1].ENA
temp_W => dummy[0].ENA


|DUT|main:add_instance|temporary_register:t2
clock => dummy[0].CLK
clock => dummy[1].CLK
clock => dummy[2].CLK
clock => dummy[3].CLK
clock => dummy[4].CLK
clock => dummy[5].CLK
clock => dummy[6].CLK
clock => dummy[7].CLK
clock => dummy[8].CLK
clock => dummy[9].CLK
clock => dummy[10].CLK
clock => dummy[11].CLK
clock => dummy[12].CLK
clock => dummy[13].CLK
clock => dummy[14].CLK
clock => dummy[15].CLK
reset => dummy[0].ACLR
reset => dummy[1].ACLR
reset => dummy[2].ACLR
reset => dummy[3].ACLR
reset => dummy[4].ACLR
reset => dummy[5].ACLR
reset => dummy[6].ACLR
reset => dummy[7].ACLR
reset => dummy[8].ACLR
reset => dummy[9].ACLR
reset => dummy[10].ACLR
reset => dummy[11].ACLR
reset => dummy[12].ACLR
reset => dummy[13].ACLR
reset => dummy[14].ACLR
reset => dummy[15].ACLR
temp_write[0] => dummy[0].DATAIN
temp_write[1] => dummy[1].DATAIN
temp_write[2] => dummy[2].DATAIN
temp_write[3] => dummy[3].DATAIN
temp_write[4] => dummy[4].DATAIN
temp_write[5] => dummy[5].DATAIN
temp_write[6] => dummy[6].DATAIN
temp_write[7] => dummy[7].DATAIN
temp_write[8] => dummy[8].DATAIN
temp_write[9] => dummy[9].DATAIN
temp_write[10] => dummy[10].DATAIN
temp_write[11] => dummy[11].DATAIN
temp_write[12] => dummy[12].DATAIN
temp_write[13] => dummy[13].DATAIN
temp_write[14] => dummy[14].DATAIN
temp_write[15] => dummy[15].DATAIN
temp_read[0] <= dummy[0].DB_MAX_OUTPUT_PORT_TYPE
temp_read[1] <= dummy[1].DB_MAX_OUTPUT_PORT_TYPE
temp_read[2] <= dummy[2].DB_MAX_OUTPUT_PORT_TYPE
temp_read[3] <= dummy[3].DB_MAX_OUTPUT_PORT_TYPE
temp_read[4] <= dummy[4].DB_MAX_OUTPUT_PORT_TYPE
temp_read[5] <= dummy[5].DB_MAX_OUTPUT_PORT_TYPE
temp_read[6] <= dummy[6].DB_MAX_OUTPUT_PORT_TYPE
temp_read[7] <= dummy[7].DB_MAX_OUTPUT_PORT_TYPE
temp_read[8] <= dummy[8].DB_MAX_OUTPUT_PORT_TYPE
temp_read[9] <= dummy[9].DB_MAX_OUTPUT_PORT_TYPE
temp_read[10] <= dummy[10].DB_MAX_OUTPUT_PORT_TYPE
temp_read[11] <= dummy[11].DB_MAX_OUTPUT_PORT_TYPE
temp_read[12] <= dummy[12].DB_MAX_OUTPUT_PORT_TYPE
temp_read[13] <= dummy[13].DB_MAX_OUTPUT_PORT_TYPE
temp_read[14] <= dummy[14].DB_MAX_OUTPUT_PORT_TYPE
temp_read[15] <= dummy[15].DB_MAX_OUTPUT_PORT_TYPE
temp_W => dummy[15].ENA
temp_W => dummy[14].ENA
temp_W => dummy[13].ENA
temp_W => dummy[12].ENA
temp_W => dummy[11].ENA
temp_W => dummy[10].ENA
temp_W => dummy[9].ENA
temp_W => dummy[8].ENA
temp_W => dummy[7].ENA
temp_W => dummy[6].ENA
temp_W => dummy[5].ENA
temp_W => dummy[4].ENA
temp_W => dummy[3].ENA
temp_W => dummy[2].ENA
temp_W => dummy[1].ENA
temp_W => dummy[0].ENA


|DUT|main:add_instance|temporary_register:t3
clock => dummy[0].CLK
clock => dummy[1].CLK
clock => dummy[2].CLK
clock => dummy[3].CLK
clock => dummy[4].CLK
clock => dummy[5].CLK
clock => dummy[6].CLK
clock => dummy[7].CLK
clock => dummy[8].CLK
clock => dummy[9].CLK
clock => dummy[10].CLK
clock => dummy[11].CLK
clock => dummy[12].CLK
clock => dummy[13].CLK
clock => dummy[14].CLK
clock => dummy[15].CLK
reset => dummy[0].ACLR
reset => dummy[1].ACLR
reset => dummy[2].ACLR
reset => dummy[3].ACLR
reset => dummy[4].ACLR
reset => dummy[5].ACLR
reset => dummy[6].ACLR
reset => dummy[7].ACLR
reset => dummy[8].ACLR
reset => dummy[9].ACLR
reset => dummy[10].ACLR
reset => dummy[11].ACLR
reset => dummy[12].ACLR
reset => dummy[13].ACLR
reset => dummy[14].ACLR
reset => dummy[15].ACLR
temp_write[0] => dummy[0].DATAIN
temp_write[1] => dummy[1].DATAIN
temp_write[2] => dummy[2].DATAIN
temp_write[3] => dummy[3].DATAIN
temp_write[4] => dummy[4].DATAIN
temp_write[5] => dummy[5].DATAIN
temp_write[6] => dummy[6].DATAIN
temp_write[7] => dummy[7].DATAIN
temp_write[8] => dummy[8].DATAIN
temp_write[9] => dummy[9].DATAIN
temp_write[10] => dummy[10].DATAIN
temp_write[11] => dummy[11].DATAIN
temp_write[12] => dummy[12].DATAIN
temp_write[13] => dummy[13].DATAIN
temp_write[14] => dummy[14].DATAIN
temp_write[15] => dummy[15].DATAIN
temp_read[0] <= dummy[0].DB_MAX_OUTPUT_PORT_TYPE
temp_read[1] <= dummy[1].DB_MAX_OUTPUT_PORT_TYPE
temp_read[2] <= dummy[2].DB_MAX_OUTPUT_PORT_TYPE
temp_read[3] <= dummy[3].DB_MAX_OUTPUT_PORT_TYPE
temp_read[4] <= dummy[4].DB_MAX_OUTPUT_PORT_TYPE
temp_read[5] <= dummy[5].DB_MAX_OUTPUT_PORT_TYPE
temp_read[6] <= dummy[6].DB_MAX_OUTPUT_PORT_TYPE
temp_read[7] <= dummy[7].DB_MAX_OUTPUT_PORT_TYPE
temp_read[8] <= dummy[8].DB_MAX_OUTPUT_PORT_TYPE
temp_read[9] <= dummy[9].DB_MAX_OUTPUT_PORT_TYPE
temp_read[10] <= dummy[10].DB_MAX_OUTPUT_PORT_TYPE
temp_read[11] <= dummy[11].DB_MAX_OUTPUT_PORT_TYPE
temp_read[12] <= dummy[12].DB_MAX_OUTPUT_PORT_TYPE
temp_read[13] <= dummy[13].DB_MAX_OUTPUT_PORT_TYPE
temp_read[14] <= dummy[14].DB_MAX_OUTPUT_PORT_TYPE
temp_read[15] <= dummy[15].DB_MAX_OUTPUT_PORT_TYPE
temp_W => dummy[15].ENA
temp_W => dummy[14].ENA
temp_W => dummy[13].ENA
temp_W => dummy[12].ENA
temp_W => dummy[11].ENA
temp_W => dummy[10].ENA
temp_W => dummy[9].ENA
temp_W => dummy[8].ENA
temp_W => dummy[7].ENA
temp_W => dummy[6].ENA
temp_W => dummy[5].ENA
temp_W => dummy[4].ENA
temp_W => dummy[3].ENA
temp_W => dummy[2].ENA
temp_W => dummy[1].ENA
temp_W => dummy[0].ENA


|DUT|main:add_instance|temporary_register:t4
clock => dummy[0].CLK
clock => dummy[1].CLK
clock => dummy[2].CLK
clock => dummy[3].CLK
clock => dummy[4].CLK
clock => dummy[5].CLK
clock => dummy[6].CLK
clock => dummy[7].CLK
clock => dummy[8].CLK
clock => dummy[9].CLK
clock => dummy[10].CLK
clock => dummy[11].CLK
clock => dummy[12].CLK
clock => dummy[13].CLK
clock => dummy[14].CLK
clock => dummy[15].CLK
reset => dummy[0].ACLR
reset => dummy[1].ACLR
reset => dummy[2].ACLR
reset => dummy[3].ACLR
reset => dummy[4].ACLR
reset => dummy[5].ACLR
reset => dummy[6].ACLR
reset => dummy[7].ACLR
reset => dummy[8].ACLR
reset => dummy[9].ACLR
reset => dummy[10].ACLR
reset => dummy[11].ACLR
reset => dummy[12].ACLR
reset => dummy[13].ACLR
reset => dummy[14].ACLR
reset => dummy[15].ACLR
temp_write[0] => dummy[0].DATAIN
temp_write[1] => dummy[1].DATAIN
temp_write[2] => dummy[2].DATAIN
temp_write[3] => dummy[3].DATAIN
temp_write[4] => dummy[4].DATAIN
temp_write[5] => dummy[5].DATAIN
temp_write[6] => dummy[6].DATAIN
temp_write[7] => dummy[7].DATAIN
temp_write[8] => dummy[8].DATAIN
temp_write[9] => dummy[9].DATAIN
temp_write[10] => dummy[10].DATAIN
temp_write[11] => dummy[11].DATAIN
temp_write[12] => dummy[12].DATAIN
temp_write[13] => dummy[13].DATAIN
temp_write[14] => dummy[14].DATAIN
temp_write[15] => dummy[15].DATAIN
temp_read[0] <= dummy[0].DB_MAX_OUTPUT_PORT_TYPE
temp_read[1] <= dummy[1].DB_MAX_OUTPUT_PORT_TYPE
temp_read[2] <= dummy[2].DB_MAX_OUTPUT_PORT_TYPE
temp_read[3] <= dummy[3].DB_MAX_OUTPUT_PORT_TYPE
temp_read[4] <= dummy[4].DB_MAX_OUTPUT_PORT_TYPE
temp_read[5] <= dummy[5].DB_MAX_OUTPUT_PORT_TYPE
temp_read[6] <= dummy[6].DB_MAX_OUTPUT_PORT_TYPE
temp_read[7] <= dummy[7].DB_MAX_OUTPUT_PORT_TYPE
temp_read[8] <= dummy[8].DB_MAX_OUTPUT_PORT_TYPE
temp_read[9] <= dummy[9].DB_MAX_OUTPUT_PORT_TYPE
temp_read[10] <= dummy[10].DB_MAX_OUTPUT_PORT_TYPE
temp_read[11] <= dummy[11].DB_MAX_OUTPUT_PORT_TYPE
temp_read[12] <= dummy[12].DB_MAX_OUTPUT_PORT_TYPE
temp_read[13] <= dummy[13].DB_MAX_OUTPUT_PORT_TYPE
temp_read[14] <= dummy[14].DB_MAX_OUTPUT_PORT_TYPE
temp_read[15] <= dummy[15].DB_MAX_OUTPUT_PORT_TYPE
temp_W => dummy[15].ENA
temp_W => dummy[14].ENA
temp_W => dummy[13].ENA
temp_W => dummy[12].ENA
temp_W => dummy[11].ENA
temp_W => dummy[10].ENA
temp_W => dummy[9].ENA
temp_W => dummy[8].ENA
temp_W => dummy[7].ENA
temp_W => dummy[6].ENA
temp_W => dummy[5].ENA
temp_W => dummy[4].ENA
temp_W => dummy[3].ENA
temp_W => dummy[2].ENA
temp_W => dummy[1].ENA
temp_W => dummy[0].ENA


|DUT|main:add_instance|alu:alu_main
clock => ~NO_FANOUT~
A[0] => sum.IN0
A[0] => carry.IN0
A[0] => temp.IN0
A[0] => X[7].DATAA
A[0] => Equal5.IN9
A[1] => carry.IN0
A[1] => carry.IN0
A[1] => temp.IN0
A[1] => X[8].DATAA
A[1] => Equal5.IN8
A[2] => carry.IN0
A[2] => carry.IN0
A[2] => temp.IN0
A[2] => X[9].DATAA
A[2] => Equal5.IN7
A[3] => carry.IN0
A[3] => carry.IN0
A[3] => temp.IN0
A[3] => X[10].DATAA
A[3] => Equal5.IN6
A[4] => carry.IN0
A[4] => carry.IN0
A[4] => temp.IN0
A[4] => X[11].DATAA
A[4] => Equal5.IN5
A[5] => carry.IN0
A[5] => carry.IN0
A[5] => temp.IN0
A[5] => X[12].DATAA
A[5] => Equal5.IN4
A[6] => carry.IN0
A[6] => carry.IN0
A[6] => temp.IN0
A[6] => X[13].DATAA
A[6] => Equal5.IN3
A[7] => carry.IN0
A[7] => carry.IN0
A[7] => temp.IN0
A[7] => X[14].DATAA
A[7] => Equal5.IN2
A[8] => carry.IN0
A[8] => carry.IN0
A[8] => temp.IN0
A[8] => X[15].DATAA
A[8] => Equal5.IN1
A[9] => carry.IN0
A[9] => carry.IN0
A[9] => temp.IN0
A[10] => carry.IN0
A[10] => carry.IN0
A[10] => temp.IN0
A[11] => carry.IN0
A[11] => carry.IN0
A[11] => temp.IN0
A[12] => carry.IN0
A[12] => carry.IN0
A[12] => temp.IN0
A[13] => carry.IN0
A[13] => carry.IN0
A[13] => temp.IN0
A[14] => carry.IN0
A[14] => carry.IN0
A[14] => temp.IN0
A[15] => sum.IN0
A[15] => carry.IN0
A[15] => temp.IN0
B[0] => sum.IN1
B[0] => carry.IN1
B[0] => temp.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[1] => temp.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[2] => temp.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[3] => temp.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[4] => temp.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[5] => temp.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[6] => temp.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[7] => temp.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[8] => temp.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[9] => temp.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[10] => temp.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[11] => temp.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[12] => temp.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[13] => temp.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[14] => temp.IN1
B[15] => sum.IN1
B[15] => carry.IN1
B[15] => temp.IN1
sel[0] => Equal0.IN1
sel[0] => Equal2.IN1
sel[0] => Equal4.IN0
sel[1] => Equal0.IN0
sel[1] => Equal2.IN0
sel[1] => Equal4.IN1
X[0] <= X[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
C <= C$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|se7:se7_main
A[0] => outp[0].DATAIN
A[1] => outp[1].DATAIN
A[2] => outp[2].DATAIN
A[3] => outp[3].DATAIN
A[4] => outp[4].DATAIN
A[5] => outp[5].DATAIN
A[6] => outp[6].DATAIN
A[7] => outp[7].DATAIN
A[8] => outp[8].DATAIN
outp[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= <GND>
outp[10] <= <GND>
outp[11] <= <GND>
outp[12] <= <GND>
outp[13] <= <GND>
outp[14] <= <GND>
outp[15] <= <GND>


|DUT|main:add_instance|se10:se10_main
A[0] => outp[0].DATAIN
A[1] => outp[1].DATAIN
A[2] => outp[2].DATAIN
A[3] => outp[3].DATAIN
A[4] => outp[4].DATAIN
A[5] => outp[5].DATAIN
outp[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= <GND>
outp[7] <= <GND>
outp[8] <= <GND>
outp[9] <= <GND>
outp[10] <= <GND>
outp[11] <= <GND>
outp[12] <= <GND>
outp[13] <= <GND>
outp[14] <= <GND>
outp[15] <= <GND>


|DUT|main:add_instance|lmsm:lmsm_main
r_add[0] <= r_add[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
r_add[1] <= r_add[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
r_add[2] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
count[0] => LessThan0.IN8
count[0] => Equal0.IN3
count[0] => Equal1.IN2
count[0] => Equal2.IN3
count[0] => Equal3.IN3
count[0] => Equal4.IN2
count[0] => Equal5.IN1
count[0] => Equal6.IN3
count[0] => Equal7.IN3
count[1] => LessThan0.IN7
count[1] => Equal0.IN2
count[1] => Equal1.IN1
count[1] => Equal2.IN2
count[1] => Equal3.IN1
count[1] => Equal4.IN3
count[1] => Equal5.IN3
count[1] => Equal6.IN2
count[1] => Equal7.IN2
count[2] => LessThan0.IN6
count[2] => Equal0.IN1
count[2] => Equal1.IN3
count[2] => Equal2.IN1
count[2] => Equal3.IN2
count[2] => Equal4.IN1
count[2] => Equal5.IN2
count[2] => Equal6.IN1
count[2] => Equal7.IN1
count[3] => LessThan0.IN5
count[3] => Equal0.IN0
count[3] => Equal1.IN0
count[3] => Equal2.IN0
count[3] => Equal3.IN0
count[3] => Equal4.IN0
count[3] => Equal5.IN0
count[3] => Equal6.IN0
count[3] => Equal7.IN0


|DUT|main:add_instance|MUX_1X2_16BIT:m1
A[0] => MUX_1X2_4BIT:M4.A0
A[1] => MUX_1X2_4BIT:M4.A1
A[2] => MUX_1X2_4BIT:M4.A2
A[3] => MUX_1X2_4BIT:M4.A3
A[4] => MUX_1X2_4BIT:M3.A0
A[5] => MUX_1X2_4BIT:M3.A1
A[6] => MUX_1X2_4BIT:M3.A2
A[7] => MUX_1X2_4BIT:M3.A3
A[8] => MUX_1X2_4BIT:M2.A0
A[9] => MUX_1X2_4BIT:M2.A1
A[10] => MUX_1X2_4BIT:M2.A2
A[11] => MUX_1X2_4BIT:M2.A3
A[12] => MUX_1X2_4BIT:M1.A0
A[13] => MUX_1X2_4BIT:M1.A1
A[14] => MUX_1X2_4BIT:M1.A2
A[15] => MUX_1X2_4BIT:M1.A3
B[0] => MUX_1X2_4BIT:M4.B0
B[1] => MUX_1X2_4BIT:M4.B1
B[2] => MUX_1X2_4BIT:M4.B2
B[3] => MUX_1X2_4BIT:M4.B3
B[4] => MUX_1X2_4BIT:M3.B0
B[5] => MUX_1X2_4BIT:M3.B1
B[6] => MUX_1X2_4BIT:M3.B2
B[7] => MUX_1X2_4BIT:M3.B3
B[8] => MUX_1X2_4BIT:M2.B0
B[9] => MUX_1X2_4BIT:M2.B1
B[10] => MUX_1X2_4BIT:M2.B2
B[11] => MUX_1X2_4BIT:M2.B3
B[12] => MUX_1X2_4BIT:M1.B0
B[13] => MUX_1X2_4BIT:M1.B1
B[14] => MUX_1X2_4BIT:M1.B2
B[15] => MUX_1X2_4BIT:M1.B3
Sig_16BIT => MUX_1X2_4BIT:M1.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M2.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M3.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M4.Sig_4BIT
Y[0] <= MUX_1X2_4BIT:M4.Y0
Y[1] <= MUX_1X2_4BIT:M4.Y1
Y[2] <= MUX_1X2_4BIT:M4.Y2
Y[3] <= MUX_1X2_4BIT:M4.Y3
Y[4] <= MUX_1X2_4BIT:M3.Y0
Y[5] <= MUX_1X2_4BIT:M3.Y1
Y[6] <= MUX_1X2_4BIT:M3.Y2
Y[7] <= MUX_1X2_4BIT:M3.Y3
Y[8] <= MUX_1X2_4BIT:M2.Y0
Y[9] <= MUX_1X2_4BIT:M2.Y1
Y[10] <= MUX_1X2_4BIT:M2.Y2
Y[11] <= MUX_1X2_4BIT:M2.Y3
Y[12] <= MUX_1X2_4BIT:M1.Y0
Y[13] <= MUX_1X2_4BIT:M1.Y1
Y[14] <= MUX_1X2_4BIT:M1.Y2
Y[15] <= MUX_1X2_4BIT:M1.Y3


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M2|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M3|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M4|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2
D3[0] => MUX_4X1_4BIT:M4.D03
D3[1] => MUX_4X1_4BIT:M4.D13
D3[2] => MUX_4X1_4BIT:M4.D23
D3[3] => MUX_4X1_4BIT:M4.D33
D3[4] => MUX_4X1_4BIT:M3.D03
D3[5] => MUX_4X1_4BIT:M3.D13
D3[6] => MUX_4X1_4BIT:M3.D23
D3[7] => MUX_4X1_4BIT:M3.D33
D3[8] => MUX_4X1_4BIT:M2.D03
D3[9] => MUX_4X1_4BIT:M2.D13
D3[10] => MUX_4X1_4BIT:M2.D23
D3[11] => MUX_4X1_4BIT:M2.D33
D3[12] => MUX_4X1_4BIT:M1.D03
D3[13] => MUX_4X1_4BIT:M1.D13
D3[14] => MUX_4X1_4BIT:M1.D23
D3[15] => MUX_4X1_4BIT:M1.D33
D2[0] => MUX_4X1_4BIT:M4.D02
D2[1] => MUX_4X1_4BIT:M4.D12
D2[2] => MUX_4X1_4BIT:M4.D22
D2[3] => MUX_4X1_4BIT:M4.D32
D2[4] => MUX_4X1_4BIT:M3.D02
D2[5] => MUX_4X1_4BIT:M3.D12
D2[6] => MUX_4X1_4BIT:M3.D22
D2[7] => MUX_4X1_4BIT:M3.D32
D2[8] => MUX_4X1_4BIT:M2.D02
D2[9] => MUX_4X1_4BIT:M2.D12
D2[10] => MUX_4X1_4BIT:M2.D22
D2[11] => MUX_4X1_4BIT:M2.D32
D2[12] => MUX_4X1_4BIT:M1.D02
D2[13] => MUX_4X1_4BIT:M1.D12
D2[14] => MUX_4X1_4BIT:M1.D22
D2[15] => MUX_4X1_4BIT:M1.D32
D1[0] => MUX_4X1_4BIT:M4.D01
D1[1] => MUX_4X1_4BIT:M4.D11
D1[2] => MUX_4X1_4BIT:M4.D21
D1[3] => MUX_4X1_4BIT:M4.D31
D1[4] => MUX_4X1_4BIT:M3.D01
D1[5] => MUX_4X1_4BIT:M3.D11
D1[6] => MUX_4X1_4BIT:M3.D21
D1[7] => MUX_4X1_4BIT:M3.D31
D1[8] => MUX_4X1_4BIT:M2.D01
D1[9] => MUX_4X1_4BIT:M2.D11
D1[10] => MUX_4X1_4BIT:M2.D21
D1[11] => MUX_4X1_4BIT:M2.D31
D1[12] => MUX_4X1_4BIT:M1.D01
D1[13] => MUX_4X1_4BIT:M1.D11
D1[14] => MUX_4X1_4BIT:M1.D21
D1[15] => MUX_4X1_4BIT:M1.D31
D0[0] => MUX_4X1_4BIT:M4.D00
D0[1] => MUX_4X1_4BIT:M4.D10
D0[2] => MUX_4X1_4BIT:M4.D20
D0[3] => MUX_4X1_4BIT:M4.D30
D0[4] => MUX_4X1_4BIT:M3.D00
D0[5] => MUX_4X1_4BIT:M3.D10
D0[6] => MUX_4X1_4BIT:M3.D20
D0[7] => MUX_4X1_4BIT:M3.D30
D0[8] => MUX_4X1_4BIT:M2.D00
D0[9] => MUX_4X1_4BIT:M2.D10
D0[10] => MUX_4X1_4BIT:M2.D20
D0[11] => MUX_4X1_4BIT:M2.D30
D0[12] => MUX_4X1_4BIT:M1.D00
D0[13] => MUX_4X1_4BIT:M1.D10
D0[14] => MUX_4X1_4BIT:M1.D20
D0[15] => MUX_4X1_4BIT:M1.D30
C_1 => MUX_4X1_4BIT:M1.C11
C_1 => MUX_4X1_4BIT:M2.C11
C_1 => MUX_4X1_4BIT:M3.C11
C_1 => MUX_4X1_4BIT:M4.C11
C_0 => MUX_4X1_4BIT:M1.C00
C_0 => MUX_4X1_4BIT:M2.C00
C_0 => MUX_4X1_4BIT:M3.C00
C_0 => MUX_4X1_4BIT:M4.C00
Y[0] <= MUX_4X1_4BIT:M4.Y0
Y[1] <= MUX_4X1_4BIT:M4.Y1
Y[2] <= MUX_4X1_4BIT:M4.Y2
Y[3] <= MUX_4X1_4BIT:M4.Y3
Y[4] <= MUX_4X1_4BIT:M3.Y0
Y[5] <= MUX_4X1_4BIT:M3.Y1
Y[6] <= MUX_4X1_4BIT:M3.Y2
Y[7] <= MUX_4X1_4BIT:M3.Y3
Y[8] <= MUX_4X1_4BIT:M2.Y0
Y[9] <= MUX_4X1_4BIT:M2.Y1
Y[10] <= MUX_4X1_4BIT:M2.Y2
Y[11] <= MUX_4X1_4BIT:M2.Y3
Y[12] <= MUX_4X1_4BIT:M1.Y0
Y[13] <= MUX_4X1_4BIT:M1.Y1
Y[14] <= MUX_4X1_4BIT:M1.Y2
Y[15] <= MUX_4X1_4BIT:M1.Y3


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3
A[0] => MUX_1X2_4BIT:M4.A0
A[1] => MUX_1X2_4BIT:M4.A1
A[2] => MUX_1X2_4BIT:M4.A2
A[3] => MUX_1X2_4BIT:M4.A3
A[4] => MUX_1X2_4BIT:M3.A0
A[5] => MUX_1X2_4BIT:M3.A1
A[6] => MUX_1X2_4BIT:M3.A2
A[7] => MUX_1X2_4BIT:M3.A3
A[8] => MUX_1X2_4BIT:M2.A0
A[9] => MUX_1X2_4BIT:M2.A1
A[10] => MUX_1X2_4BIT:M2.A2
A[11] => MUX_1X2_4BIT:M2.A3
A[12] => MUX_1X2_4BIT:M1.A0
A[13] => MUX_1X2_4BIT:M1.A1
A[14] => MUX_1X2_4BIT:M1.A2
A[15] => MUX_1X2_4BIT:M1.A3
B[0] => MUX_1X2_4BIT:M4.B0
B[1] => MUX_1X2_4BIT:M4.B1
B[2] => MUX_1X2_4BIT:M4.B2
B[3] => MUX_1X2_4BIT:M4.B3
B[4] => MUX_1X2_4BIT:M3.B0
B[5] => MUX_1X2_4BIT:M3.B1
B[6] => MUX_1X2_4BIT:M3.B2
B[7] => MUX_1X2_4BIT:M3.B3
B[8] => MUX_1X2_4BIT:M2.B0
B[9] => MUX_1X2_4BIT:M2.B1
B[10] => MUX_1X2_4BIT:M2.B2
B[11] => MUX_1X2_4BIT:M2.B3
B[12] => MUX_1X2_4BIT:M1.B0
B[13] => MUX_1X2_4BIT:M1.B1
B[14] => MUX_1X2_4BIT:M1.B2
B[15] => MUX_1X2_4BIT:M1.B3
Sig_16BIT => MUX_1X2_4BIT:M1.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M2.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M3.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M4.Sig_4BIT
Y[0] <= MUX_1X2_4BIT:M4.Y0
Y[1] <= MUX_1X2_4BIT:M4.Y1
Y[2] <= MUX_1X2_4BIT:M4.Y2
Y[3] <= MUX_1X2_4BIT:M4.Y3
Y[4] <= MUX_1X2_4BIT:M3.Y0
Y[5] <= MUX_1X2_4BIT:M3.Y1
Y[6] <= MUX_1X2_4BIT:M3.Y2
Y[7] <= MUX_1X2_4BIT:M3.Y3
Y[8] <= MUX_1X2_4BIT:M2.Y0
Y[9] <= MUX_1X2_4BIT:M2.Y1
Y[10] <= MUX_1X2_4BIT:M2.Y2
Y[11] <= MUX_1X2_4BIT:M2.Y3
Y[12] <= MUX_1X2_4BIT:M1.Y0
Y[13] <= MUX_1X2_4BIT:M1.Y1
Y[14] <= MUX_1X2_4BIT:M1.Y2
Y[15] <= MUX_1X2_4BIT:M1.Y3


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M1|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M2|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M3|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m3|MUX_1X2_4BIT:M4|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4
A[0] => MUX_4_1:M3.D3
A[1] => MUX_4_1:M2.D3
A[2] => MUX_4_1:M1.D3
B[0] => MUX_4_1:M3.D2
B[1] => MUX_4_1:M2.D2
B[2] => MUX_4_1:M1.D2
C[0] => MUX_4_1:M3.D1
C[1] => MUX_4_1:M2.D1
C[2] => MUX_4_1:M1.D1
D[0] => MUX_4_1:M3.D0
D[1] => MUX_4_1:M2.D0
D[2] => MUX_4_1:M1.D0
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S1 => MUX_4_1:M3.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
S0 => MUX_4_1:M3.C0
Y[0] <= MUX_4_1:M3.Y
Y[1] <= MUX_4_1:M2.Y
Y[2] <= MUX_4_1:M1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_3BIT:m4|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5
D3[0] => MUX_4X1_4BIT:M4.D03
D3[1] => MUX_4X1_4BIT:M4.D13
D3[2] => MUX_4X1_4BIT:M4.D23
D3[3] => MUX_4X1_4BIT:M4.D33
D3[4] => MUX_4X1_4BIT:M3.D03
D3[5] => MUX_4X1_4BIT:M3.D13
D3[6] => MUX_4X1_4BIT:M3.D23
D3[7] => MUX_4X1_4BIT:M3.D33
D3[8] => MUX_4X1_4BIT:M2.D03
D3[9] => MUX_4X1_4BIT:M2.D13
D3[10] => MUX_4X1_4BIT:M2.D23
D3[11] => MUX_4X1_4BIT:M2.D33
D3[12] => MUX_4X1_4BIT:M1.D03
D3[13] => MUX_4X1_4BIT:M1.D13
D3[14] => MUX_4X1_4BIT:M1.D23
D3[15] => MUX_4X1_4BIT:M1.D33
D2[0] => MUX_4X1_4BIT:M4.D02
D2[1] => MUX_4X1_4BIT:M4.D12
D2[2] => MUX_4X1_4BIT:M4.D22
D2[3] => MUX_4X1_4BIT:M4.D32
D2[4] => MUX_4X1_4BIT:M3.D02
D2[5] => MUX_4X1_4BIT:M3.D12
D2[6] => MUX_4X1_4BIT:M3.D22
D2[7] => MUX_4X1_4BIT:M3.D32
D2[8] => MUX_4X1_4BIT:M2.D02
D2[9] => MUX_4X1_4BIT:M2.D12
D2[10] => MUX_4X1_4BIT:M2.D22
D2[11] => MUX_4X1_4BIT:M2.D32
D2[12] => MUX_4X1_4BIT:M1.D02
D2[13] => MUX_4X1_4BIT:M1.D12
D2[14] => MUX_4X1_4BIT:M1.D22
D2[15] => MUX_4X1_4BIT:M1.D32
D1[0] => MUX_4X1_4BIT:M4.D01
D1[1] => MUX_4X1_4BIT:M4.D11
D1[2] => MUX_4X1_4BIT:M4.D21
D1[3] => MUX_4X1_4BIT:M4.D31
D1[4] => MUX_4X1_4BIT:M3.D01
D1[5] => MUX_4X1_4BIT:M3.D11
D1[6] => MUX_4X1_4BIT:M3.D21
D1[7] => MUX_4X1_4BIT:M3.D31
D1[8] => MUX_4X1_4BIT:M2.D01
D1[9] => MUX_4X1_4BIT:M2.D11
D1[10] => MUX_4X1_4BIT:M2.D21
D1[11] => MUX_4X1_4BIT:M2.D31
D1[12] => MUX_4X1_4BIT:M1.D01
D1[13] => MUX_4X1_4BIT:M1.D11
D1[14] => MUX_4X1_4BIT:M1.D21
D1[15] => MUX_4X1_4BIT:M1.D31
D0[0] => MUX_4X1_4BIT:M4.D00
D0[1] => MUX_4X1_4BIT:M4.D10
D0[2] => MUX_4X1_4BIT:M4.D20
D0[3] => MUX_4X1_4BIT:M4.D30
D0[4] => MUX_4X1_4BIT:M3.D00
D0[5] => MUX_4X1_4BIT:M3.D10
D0[6] => MUX_4X1_4BIT:M3.D20
D0[7] => MUX_4X1_4BIT:M3.D30
D0[8] => MUX_4X1_4BIT:M2.D00
D0[9] => MUX_4X1_4BIT:M2.D10
D0[10] => MUX_4X1_4BIT:M2.D20
D0[11] => MUX_4X1_4BIT:M2.D30
D0[12] => MUX_4X1_4BIT:M1.D00
D0[13] => MUX_4X1_4BIT:M1.D10
D0[14] => MUX_4X1_4BIT:M1.D20
D0[15] => MUX_4X1_4BIT:M1.D30
C_1 => MUX_4X1_4BIT:M1.C11
C_1 => MUX_4X1_4BIT:M2.C11
C_1 => MUX_4X1_4BIT:M3.C11
C_1 => MUX_4X1_4BIT:M4.C11
C_0 => MUX_4X1_4BIT:M1.C00
C_0 => MUX_4X1_4BIT:M2.C00
C_0 => MUX_4X1_4BIT:M3.C00
C_0 => MUX_4X1_4BIT:M4.C00
Y[0] <= MUX_4X1_4BIT:M4.Y0
Y[1] <= MUX_4X1_4BIT:M4.Y1
Y[2] <= MUX_4X1_4BIT:M4.Y2
Y[3] <= MUX_4X1_4BIT:M4.Y3
Y[4] <= MUX_4X1_4BIT:M3.Y0
Y[5] <= MUX_4X1_4BIT:M3.Y1
Y[6] <= MUX_4X1_4BIT:M3.Y2
Y[7] <= MUX_4X1_4BIT:M3.Y3
Y[8] <= MUX_4X1_4BIT:M2.Y0
Y[9] <= MUX_4X1_4BIT:M2.Y1
Y[10] <= MUX_4X1_4BIT:M2.Y2
Y[11] <= MUX_4X1_4BIT:M2.Y3
Y[12] <= MUX_4X1_4BIT:M1.Y0
Y[13] <= MUX_4X1_4BIT:M1.Y1
Y[14] <= MUX_4X1_4BIT:M1.Y2
Y[15] <= MUX_4X1_4BIT:M1.Y3


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m5|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6
A[0] => MUX_1X2_4BIT:M4.A0
A[1] => MUX_1X2_4BIT:M4.A1
A[2] => MUX_1X2_4BIT:M4.A2
A[3] => MUX_1X2_4BIT:M4.A3
A[4] => MUX_1X2_4BIT:M3.A0
A[5] => MUX_1X2_4BIT:M3.A1
A[6] => MUX_1X2_4BIT:M3.A2
A[7] => MUX_1X2_4BIT:M3.A3
A[8] => MUX_1X2_4BIT:M2.A0
A[9] => MUX_1X2_4BIT:M2.A1
A[10] => MUX_1X2_4BIT:M2.A2
A[11] => MUX_1X2_4BIT:M2.A3
A[12] => MUX_1X2_4BIT:M1.A0
A[13] => MUX_1X2_4BIT:M1.A1
A[14] => MUX_1X2_4BIT:M1.A2
A[15] => MUX_1X2_4BIT:M1.A3
B[0] => MUX_1X2_4BIT:M4.B0
B[1] => MUX_1X2_4BIT:M4.B1
B[2] => MUX_1X2_4BIT:M4.B2
B[3] => MUX_1X2_4BIT:M4.B3
B[4] => MUX_1X2_4BIT:M3.B0
B[5] => MUX_1X2_4BIT:M3.B1
B[6] => MUX_1X2_4BIT:M3.B2
B[7] => MUX_1X2_4BIT:M3.B3
B[8] => MUX_1X2_4BIT:M2.B0
B[9] => MUX_1X2_4BIT:M2.B1
B[10] => MUX_1X2_4BIT:M2.B2
B[11] => MUX_1X2_4BIT:M2.B3
B[12] => MUX_1X2_4BIT:M1.B0
B[13] => MUX_1X2_4BIT:M1.B1
B[14] => MUX_1X2_4BIT:M1.B2
B[15] => MUX_1X2_4BIT:M1.B3
Sig_16BIT => MUX_1X2_4BIT:M1.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M2.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M3.Sig_4BIT
Sig_16BIT => MUX_1X2_4BIT:M4.Sig_4BIT
Y[0] <= MUX_1X2_4BIT:M4.Y0
Y[1] <= MUX_1X2_4BIT:M4.Y1
Y[2] <= MUX_1X2_4BIT:M4.Y2
Y[3] <= MUX_1X2_4BIT:M4.Y3
Y[4] <= MUX_1X2_4BIT:M3.Y0
Y[5] <= MUX_1X2_4BIT:M3.Y1
Y[6] <= MUX_1X2_4BIT:M3.Y2
Y[7] <= MUX_1X2_4BIT:M3.Y3
Y[8] <= MUX_1X2_4BIT:M2.Y0
Y[9] <= MUX_1X2_4BIT:M2.Y1
Y[10] <= MUX_1X2_4BIT:M2.Y2
Y[11] <= MUX_1X2_4BIT:M2.Y3
Y[12] <= MUX_1X2_4BIT:M1.Y0
Y[13] <= MUX_1X2_4BIT:M1.Y1
Y[14] <= MUX_1X2_4BIT:M1.Y2
Y[15] <= MUX_1X2_4BIT:M1.Y3


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M1|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M2|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M3|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4
A3 => MUX_2_1:M1.A
A2 => MUX_2_1:M2.A
A1 => MUX_2_1:M3.A
A0 => MUX_2_1:M4.A
B3 => MUX_2_1:M1.B
B2 => MUX_2_1:M2.B
B1 => MUX_2_1:M3.B
B0 => MUX_2_1:M4.B
Sig_4BIT => MUX_2_1:M1.S
Sig_4BIT => MUX_2_1:M2.S
Sig_4BIT => MUX_2_1:M3.S
Sig_4BIT => MUX_2_1:M4.S
Y3 <= MUX_2_1:M1.Y
Y2 <= MUX_2_1:M2.Y
Y1 <= MUX_2_1:M3.Y
Y0 <= MUX_2_1:M4.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M4
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M4|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_1X2_16BIT:m6|MUX_1X2_4BIT:M4|MUX_2_1:M4|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7
D3[0] => MUX_4X1_4BIT:M4.D03
D3[1] => MUX_4X1_4BIT:M4.D13
D3[2] => MUX_4X1_4BIT:M4.D23
D3[3] => MUX_4X1_4BIT:M4.D33
D3[4] => MUX_4X1_4BIT:M3.D03
D3[5] => MUX_4X1_4BIT:M3.D13
D3[6] => MUX_4X1_4BIT:M3.D23
D3[7] => MUX_4X1_4BIT:M3.D33
D3[8] => MUX_4X1_4BIT:M2.D03
D3[9] => MUX_4X1_4BIT:M2.D13
D3[10] => MUX_4X1_4BIT:M2.D23
D3[11] => MUX_4X1_4BIT:M2.D33
D3[12] => MUX_4X1_4BIT:M1.D03
D3[13] => MUX_4X1_4BIT:M1.D13
D3[14] => MUX_4X1_4BIT:M1.D23
D3[15] => MUX_4X1_4BIT:M1.D33
D2[0] => MUX_4X1_4BIT:M4.D02
D2[1] => MUX_4X1_4BIT:M4.D12
D2[2] => MUX_4X1_4BIT:M4.D22
D2[3] => MUX_4X1_4BIT:M4.D32
D2[4] => MUX_4X1_4BIT:M3.D02
D2[5] => MUX_4X1_4BIT:M3.D12
D2[6] => MUX_4X1_4BIT:M3.D22
D2[7] => MUX_4X1_4BIT:M3.D32
D2[8] => MUX_4X1_4BIT:M2.D02
D2[9] => MUX_4X1_4BIT:M2.D12
D2[10] => MUX_4X1_4BIT:M2.D22
D2[11] => MUX_4X1_4BIT:M2.D32
D2[12] => MUX_4X1_4BIT:M1.D02
D2[13] => MUX_4X1_4BIT:M1.D12
D2[14] => MUX_4X1_4BIT:M1.D22
D2[15] => MUX_4X1_4BIT:M1.D32
D1[0] => MUX_4X1_4BIT:M4.D01
D1[1] => MUX_4X1_4BIT:M4.D11
D1[2] => MUX_4X1_4BIT:M4.D21
D1[3] => MUX_4X1_4BIT:M4.D31
D1[4] => MUX_4X1_4BIT:M3.D01
D1[5] => MUX_4X1_4BIT:M3.D11
D1[6] => MUX_4X1_4BIT:M3.D21
D1[7] => MUX_4X1_4BIT:M3.D31
D1[8] => MUX_4X1_4BIT:M2.D01
D1[9] => MUX_4X1_4BIT:M2.D11
D1[10] => MUX_4X1_4BIT:M2.D21
D1[11] => MUX_4X1_4BIT:M2.D31
D1[12] => MUX_4X1_4BIT:M1.D01
D1[13] => MUX_4X1_4BIT:M1.D11
D1[14] => MUX_4X1_4BIT:M1.D21
D1[15] => MUX_4X1_4BIT:M1.D31
D0[0] => MUX_4X1_4BIT:M4.D00
D0[1] => MUX_4X1_4BIT:M4.D10
D0[2] => MUX_4X1_4BIT:M4.D20
D0[3] => MUX_4X1_4BIT:M4.D30
D0[4] => MUX_4X1_4BIT:M3.D00
D0[5] => MUX_4X1_4BIT:M3.D10
D0[6] => MUX_4X1_4BIT:M3.D20
D0[7] => MUX_4X1_4BIT:M3.D30
D0[8] => MUX_4X1_4BIT:M2.D00
D0[9] => MUX_4X1_4BIT:M2.D10
D0[10] => MUX_4X1_4BIT:M2.D20
D0[11] => MUX_4X1_4BIT:M2.D30
D0[12] => MUX_4X1_4BIT:M1.D00
D0[13] => MUX_4X1_4BIT:M1.D10
D0[14] => MUX_4X1_4BIT:M1.D20
D0[15] => MUX_4X1_4BIT:M1.D30
C_1 => MUX_4X1_4BIT:M1.C11
C_1 => MUX_4X1_4BIT:M2.C11
C_1 => MUX_4X1_4BIT:M3.C11
C_1 => MUX_4X1_4BIT:M4.C11
C_0 => MUX_4X1_4BIT:M1.C00
C_0 => MUX_4X1_4BIT:M2.C00
C_0 => MUX_4X1_4BIT:M3.C00
C_0 => MUX_4X1_4BIT:M4.C00
Y[0] <= MUX_4X1_4BIT:M4.Y0
Y[1] <= MUX_4X1_4BIT:M4.Y1
Y[2] <= MUX_4X1_4BIT:M4.Y2
Y[3] <= MUX_4X1_4BIT:M4.Y3
Y[4] <= MUX_4X1_4BIT:M3.Y0
Y[5] <= MUX_4X1_4BIT:M3.Y1
Y[6] <= MUX_4X1_4BIT:M3.Y2
Y[7] <= MUX_4X1_4BIT:M3.Y3
Y[8] <= MUX_4X1_4BIT:M2.Y0
Y[9] <= MUX_4X1_4BIT:M2.Y1
Y[10] <= MUX_4X1_4BIT:M2.Y2
Y[11] <= MUX_4X1_4BIT:M2.Y3
Y[12] <= MUX_4X1_4BIT:M1.Y0
Y[13] <= MUX_4X1_4BIT:M1.Y1
Y[14] <= MUX_4X1_4BIT:M1.Y2
Y[15] <= MUX_4X1_4BIT:M1.Y3


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m7|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8
A7[0] => MUX_8X1_4BIT:M4.A07
A7[1] => MUX_8X1_4BIT:M4.A17
A7[2] => MUX_8X1_4BIT:M4.A27
A7[3] => MUX_8X1_4BIT:M4.A37
A7[4] => MUX_8X1_4BIT:M3.A07
A7[5] => MUX_8X1_4BIT:M3.A17
A7[6] => MUX_8X1_4BIT:M3.A27
A7[7] => MUX_8X1_4BIT:M3.A37
A7[8] => MUX_8X1_4BIT:M2.A07
A7[9] => MUX_8X1_4BIT:M2.A17
A7[10] => MUX_8X1_4BIT:M2.A27
A7[11] => MUX_8X1_4BIT:M2.A37
A7[12] => MUX_8X1_4BIT:M1.A07
A7[13] => MUX_8X1_4BIT:M1.A17
A7[14] => MUX_8X1_4BIT:M1.A27
A7[15] => MUX_8X1_4BIT:M1.A37
A6[0] => MUX_8X1_4BIT:M4.A06
A6[1] => MUX_8X1_4BIT:M4.A16
A6[2] => MUX_8X1_4BIT:M4.A26
A6[3] => MUX_8X1_4BIT:M4.A36
A6[4] => MUX_8X1_4BIT:M3.A06
A6[5] => MUX_8X1_4BIT:M3.A16
A6[6] => MUX_8X1_4BIT:M3.A26
A6[7] => MUX_8X1_4BIT:M3.A36
A6[8] => MUX_8X1_4BIT:M2.A06
A6[9] => MUX_8X1_4BIT:M2.A16
A6[10] => MUX_8X1_4BIT:M2.A26
A6[11] => MUX_8X1_4BIT:M2.A36
A6[12] => MUX_8X1_4BIT:M1.A06
A6[13] => MUX_8X1_4BIT:M1.A16
A6[14] => MUX_8X1_4BIT:M1.A26
A6[15] => MUX_8X1_4BIT:M1.A36
A5[0] => MUX_8X1_4BIT:M4.A05
A5[1] => MUX_8X1_4BIT:M4.A15
A5[2] => MUX_8X1_4BIT:M4.A25
A5[3] => MUX_8X1_4BIT:M4.A35
A5[4] => MUX_8X1_4BIT:M3.A05
A5[5] => MUX_8X1_4BIT:M3.A15
A5[6] => MUX_8X1_4BIT:M3.A25
A5[7] => MUX_8X1_4BIT:M3.A35
A5[8] => MUX_8X1_4BIT:M2.A05
A5[9] => MUX_8X1_4BIT:M2.A15
A5[10] => MUX_8X1_4BIT:M2.A25
A5[11] => MUX_8X1_4BIT:M2.A35
A5[12] => MUX_8X1_4BIT:M1.A05
A5[13] => MUX_8X1_4BIT:M1.A15
A5[14] => MUX_8X1_4BIT:M1.A25
A5[15] => MUX_8X1_4BIT:M1.A35
A4[0] => MUX_8X1_4BIT:M4.A04
A4[1] => MUX_8X1_4BIT:M4.A14
A4[2] => MUX_8X1_4BIT:M4.A24
A4[3] => MUX_8X1_4BIT:M4.A34
A4[4] => MUX_8X1_4BIT:M3.A04
A4[5] => MUX_8X1_4BIT:M3.A14
A4[6] => MUX_8X1_4BIT:M3.A24
A4[7] => MUX_8X1_4BIT:M3.A34
A4[8] => MUX_8X1_4BIT:M2.A04
A4[9] => MUX_8X1_4BIT:M2.A14
A4[10] => MUX_8X1_4BIT:M2.A24
A4[11] => MUX_8X1_4BIT:M2.A34
A4[12] => MUX_8X1_4BIT:M1.A04
A4[13] => MUX_8X1_4BIT:M1.A14
A4[14] => MUX_8X1_4BIT:M1.A24
A4[15] => MUX_8X1_4BIT:M1.A34
A3[0] => MUX_8X1_4BIT:M4.A03
A3[1] => MUX_8X1_4BIT:M4.A13
A3[2] => MUX_8X1_4BIT:M4.A23
A3[3] => MUX_8X1_4BIT:M4.A33
A3[4] => MUX_8X1_4BIT:M3.A03
A3[5] => MUX_8X1_4BIT:M3.A13
A3[6] => MUX_8X1_4BIT:M3.A23
A3[7] => MUX_8X1_4BIT:M3.A33
A3[8] => MUX_8X1_4BIT:M2.A03
A3[9] => MUX_8X1_4BIT:M2.A13
A3[10] => MUX_8X1_4BIT:M2.A23
A3[11] => MUX_8X1_4BIT:M2.A33
A3[12] => MUX_8X1_4BIT:M1.A03
A3[13] => MUX_8X1_4BIT:M1.A13
A3[14] => MUX_8X1_4BIT:M1.A23
A3[15] => MUX_8X1_4BIT:M1.A33
A2[0] => MUX_8X1_4BIT:M4.A02
A2[1] => MUX_8X1_4BIT:M4.A12
A2[2] => MUX_8X1_4BIT:M4.A22
A2[3] => MUX_8X1_4BIT:M4.A32
A2[4] => MUX_8X1_4BIT:M3.A02
A2[5] => MUX_8X1_4BIT:M3.A12
A2[6] => MUX_8X1_4BIT:M3.A22
A2[7] => MUX_8X1_4BIT:M3.A32
A2[8] => MUX_8X1_4BIT:M2.A02
A2[9] => MUX_8X1_4BIT:M2.A12
A2[10] => MUX_8X1_4BIT:M2.A22
A2[11] => MUX_8X1_4BIT:M2.A32
A2[12] => MUX_8X1_4BIT:M1.A02
A2[13] => MUX_8X1_4BIT:M1.A12
A2[14] => MUX_8X1_4BIT:M1.A22
A2[15] => MUX_8X1_4BIT:M1.A32
A1[0] => MUX_8X1_4BIT:M4.A01
A1[1] => MUX_8X1_4BIT:M4.A11
A1[2] => MUX_8X1_4BIT:M4.A21
A1[3] => MUX_8X1_4BIT:M4.A31
A1[4] => MUX_8X1_4BIT:M3.A01
A1[5] => MUX_8X1_4BIT:M3.A11
A1[6] => MUX_8X1_4BIT:M3.A21
A1[7] => MUX_8X1_4BIT:M3.A31
A1[8] => MUX_8X1_4BIT:M2.A01
A1[9] => MUX_8X1_4BIT:M2.A11
A1[10] => MUX_8X1_4BIT:M2.A21
A1[11] => MUX_8X1_4BIT:M2.A31
A1[12] => MUX_8X1_4BIT:M1.A01
A1[13] => MUX_8X1_4BIT:M1.A11
A1[14] => MUX_8X1_4BIT:M1.A21
A1[15] => MUX_8X1_4BIT:M1.A31
A0[0] => MUX_8X1_4BIT:M4.A00
A0[1] => MUX_8X1_4BIT:M4.A10
A0[2] => MUX_8X1_4BIT:M4.A20
A0[3] => MUX_8X1_4BIT:M4.A30
A0[4] => MUX_8X1_4BIT:M3.A00
A0[5] => MUX_8X1_4BIT:M3.A10
A0[6] => MUX_8X1_4BIT:M3.A20
A0[7] => MUX_8X1_4BIT:M3.A30
A0[8] => MUX_8X1_4BIT:M2.A00
A0[9] => MUX_8X1_4BIT:M2.A10
A0[10] => MUX_8X1_4BIT:M2.A20
A0[11] => MUX_8X1_4BIT:M2.A30
A0[12] => MUX_8X1_4BIT:M1.A00
A0[13] => MUX_8X1_4BIT:M1.A10
A0[14] => MUX_8X1_4BIT:M1.A20
A0[15] => MUX_8X1_4BIT:M1.A30
S_2 => MUX_8X1_4BIT:M1.S2
S_2 => MUX_8X1_4BIT:M2.S2
S_2 => MUX_8X1_4BIT:M3.S2
S_2 => MUX_8X1_4BIT:M4.S2
S_1 => MUX_8X1_4BIT:M1.S1
S_1 => MUX_8X1_4BIT:M2.S1
S_1 => MUX_8X1_4BIT:M3.S1
S_1 => MUX_8X1_4BIT:M4.S1
S_0 => MUX_8X1_4BIT:M1.S0
S_0 => MUX_8X1_4BIT:M2.S0
S_0 => MUX_8X1_4BIT:M3.S0
S_0 => MUX_8X1_4BIT:M4.S0
Y[0] <= MUX_8X1_4BIT:M4.Y_out0
Y[1] <= MUX_8X1_4BIT:M4.Y_out1
Y[2] <= MUX_8X1_4BIT:M4.Y_out2
Y[3] <= MUX_8X1_4BIT:M4.Y_out3
Y[4] <= MUX_8X1_4BIT:M3.Y_out0
Y[5] <= MUX_8X1_4BIT:M3.Y_out1
Y[6] <= MUX_8X1_4BIT:M3.Y_out2
Y[7] <= MUX_8X1_4BIT:M3.Y_out3
Y[8] <= MUX_8X1_4BIT:M2.Y_out0
Y[9] <= MUX_8X1_4BIT:M2.Y_out1
Y[10] <= MUX_8X1_4BIT:M2.Y_out2
Y[11] <= MUX_8X1_4BIT:M2.Y_out3
Y[12] <= MUX_8X1_4BIT:M1.Y_out0
Y[13] <= MUX_8X1_4BIT:M1.Y_out1
Y[14] <= MUX_8X1_4BIT:M1.Y_out2
Y[15] <= MUX_8X1_4BIT:M1.Y_out3


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1
A37 => MUX8to1:M1.A7
A36 => MUX8to1:M1.A6
A35 => MUX8to1:M1.A5
A34 => MUX8to1:M1.A4
A33 => MUX8to1:M1.A3
A32 => MUX8to1:M1.A2
A31 => MUX8to1:M1.A1
A30 => MUX8to1:M1.A0
A27 => MUX8to1:M2.A7
A26 => MUX8to1:M2.A6
A25 => MUX8to1:M2.A5
A24 => MUX8to1:M2.A4
A23 => MUX8to1:M2.A3
A22 => MUX8to1:M2.A2
A21 => MUX8to1:M2.A1
A20 => MUX8to1:M2.A0
A17 => MUX8to1:M3.A7
A16 => MUX8to1:M3.A6
A15 => MUX8to1:M3.A5
A14 => MUX8to1:M3.A4
A13 => MUX8to1:M3.A3
A12 => MUX8to1:M3.A2
A11 => MUX8to1:M3.A1
A10 => MUX8to1:M3.A0
A07 => MUX8to1:M4.A7
A06 => MUX8to1:M4.A6
A05 => MUX8to1:M4.A5
A04 => MUX8to1:M4.A4
A03 => MUX8to1:M4.A3
A02 => MUX8to1:M4.A2
A01 => MUX8to1:M4.A1
A00 => MUX8to1:M4.A0
S2 => MUX8to1:M1.S2
S2 => MUX8to1:M2.S2
S2 => MUX8to1:M3.S2
S2 => MUX8to1:M4.S2
S1 => MUX8to1:M1.S1
S1 => MUX8to1:M2.S1
S1 => MUX8to1:M3.S1
S1 => MUX8to1:M4.S1
S0 => MUX8to1:M1.S0
S0 => MUX8to1:M2.S0
S0 => MUX8to1:M3.S0
S0 => MUX8to1:M4.S0
Y_out3 <= MUX8to1:M1.Y_out
Y_out2 <= MUX8to1:M2.Y_out
Y_out1 <= MUX8to1:M3.Y_out
Y_out0 <= MUX8to1:M4.Y_out


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2
A37 => MUX8to1:M1.A7
A36 => MUX8to1:M1.A6
A35 => MUX8to1:M1.A5
A34 => MUX8to1:M1.A4
A33 => MUX8to1:M1.A3
A32 => MUX8to1:M1.A2
A31 => MUX8to1:M1.A1
A30 => MUX8to1:M1.A0
A27 => MUX8to1:M2.A7
A26 => MUX8to1:M2.A6
A25 => MUX8to1:M2.A5
A24 => MUX8to1:M2.A4
A23 => MUX8to1:M2.A3
A22 => MUX8to1:M2.A2
A21 => MUX8to1:M2.A1
A20 => MUX8to1:M2.A0
A17 => MUX8to1:M3.A7
A16 => MUX8to1:M3.A6
A15 => MUX8to1:M3.A5
A14 => MUX8to1:M3.A4
A13 => MUX8to1:M3.A3
A12 => MUX8to1:M3.A2
A11 => MUX8to1:M3.A1
A10 => MUX8to1:M3.A0
A07 => MUX8to1:M4.A7
A06 => MUX8to1:M4.A6
A05 => MUX8to1:M4.A5
A04 => MUX8to1:M4.A4
A03 => MUX8to1:M4.A3
A02 => MUX8to1:M4.A2
A01 => MUX8to1:M4.A1
A00 => MUX8to1:M4.A0
S2 => MUX8to1:M1.S2
S2 => MUX8to1:M2.S2
S2 => MUX8to1:M3.S2
S2 => MUX8to1:M4.S2
S1 => MUX8to1:M1.S1
S1 => MUX8to1:M2.S1
S1 => MUX8to1:M3.S1
S1 => MUX8to1:M4.S1
S0 => MUX8to1:M1.S0
S0 => MUX8to1:M2.S0
S0 => MUX8to1:M3.S0
S0 => MUX8to1:M4.S0
Y_out3 <= MUX8to1:M1.Y_out
Y_out2 <= MUX8to1:M2.Y_out
Y_out1 <= MUX8to1:M3.Y_out
Y_out0 <= MUX8to1:M4.Y_out


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M2|MUX8to1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3
A37 => MUX8to1:M1.A7
A36 => MUX8to1:M1.A6
A35 => MUX8to1:M1.A5
A34 => MUX8to1:M1.A4
A33 => MUX8to1:M1.A3
A32 => MUX8to1:M1.A2
A31 => MUX8to1:M1.A1
A30 => MUX8to1:M1.A0
A27 => MUX8to1:M2.A7
A26 => MUX8to1:M2.A6
A25 => MUX8to1:M2.A5
A24 => MUX8to1:M2.A4
A23 => MUX8to1:M2.A3
A22 => MUX8to1:M2.A2
A21 => MUX8to1:M2.A1
A20 => MUX8to1:M2.A0
A17 => MUX8to1:M3.A7
A16 => MUX8to1:M3.A6
A15 => MUX8to1:M3.A5
A14 => MUX8to1:M3.A4
A13 => MUX8to1:M3.A3
A12 => MUX8to1:M3.A2
A11 => MUX8to1:M3.A1
A10 => MUX8to1:M3.A0
A07 => MUX8to1:M4.A7
A06 => MUX8to1:M4.A6
A05 => MUX8to1:M4.A5
A04 => MUX8to1:M4.A4
A03 => MUX8to1:M4.A3
A02 => MUX8to1:M4.A2
A01 => MUX8to1:M4.A1
A00 => MUX8to1:M4.A0
S2 => MUX8to1:M1.S2
S2 => MUX8to1:M2.S2
S2 => MUX8to1:M3.S2
S2 => MUX8to1:M4.S2
S1 => MUX8to1:M1.S1
S1 => MUX8to1:M2.S1
S1 => MUX8to1:M3.S1
S1 => MUX8to1:M4.S1
S0 => MUX8to1:M1.S0
S0 => MUX8to1:M2.S0
S0 => MUX8to1:M3.S0
S0 => MUX8to1:M4.S0
Y_out3 <= MUX8to1:M1.Y_out
Y_out2 <= MUX8to1:M2.Y_out
Y_out1 <= MUX8to1:M3.Y_out
Y_out0 <= MUX8to1:M4.Y_out


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4
A37 => MUX8to1:M1.A7
A36 => MUX8to1:M1.A6
A35 => MUX8to1:M1.A5
A34 => MUX8to1:M1.A4
A33 => MUX8to1:M1.A3
A32 => MUX8to1:M1.A2
A31 => MUX8to1:M1.A1
A30 => MUX8to1:M1.A0
A27 => MUX8to1:M2.A7
A26 => MUX8to1:M2.A6
A25 => MUX8to1:M2.A5
A24 => MUX8to1:M2.A4
A23 => MUX8to1:M2.A3
A22 => MUX8to1:M2.A2
A21 => MUX8to1:M2.A1
A20 => MUX8to1:M2.A0
A17 => MUX8to1:M3.A7
A16 => MUX8to1:M3.A6
A15 => MUX8to1:M3.A5
A14 => MUX8to1:M3.A4
A13 => MUX8to1:M3.A3
A12 => MUX8to1:M3.A2
A11 => MUX8to1:M3.A1
A10 => MUX8to1:M3.A0
A07 => MUX8to1:M4.A7
A06 => MUX8to1:M4.A6
A05 => MUX8to1:M4.A5
A04 => MUX8to1:M4.A4
A03 => MUX8to1:M4.A3
A02 => MUX8to1:M4.A2
A01 => MUX8to1:M4.A1
A00 => MUX8to1:M4.A0
S2 => MUX8to1:M1.S2
S2 => MUX8to1:M2.S2
S2 => MUX8to1:M3.S2
S2 => MUX8to1:M4.S2
S1 => MUX8to1:M1.S1
S1 => MUX8to1:M2.S1
S1 => MUX8to1:M3.S1
S1 => MUX8to1:M4.S1
S0 => MUX8to1:M1.S0
S0 => MUX8to1:M2.S0
S0 => MUX8to1:M3.S0
S0 => MUX8to1:M4.S0
Y_out3 <= MUX8to1:M1.Y_out
Y_out2 <= MUX8to1:M2.Y_out
Y_out1 <= MUX8to1:M3.Y_out
Y_out0 <= MUX8to1:M4.Y_out


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M1|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M2|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M3|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4
A7 => MUX_4_1:M1.D3
A6 => MUX_4_1:M1.D2
A5 => MUX_4_1:M1.D1
A4 => MUX_4_1:M1.D0
A3 => MUX_4_1:M2.D3
A2 => MUX_4_1:M2.D2
A1 => MUX_4_1:M2.D1
A0 => MUX_4_1:M2.D0
S2 => MUX_2_1:M3.S
S1 => MUX_4_1:M1.C1
S1 => MUX_4_1:M2.C1
S0 => MUX_4_1:M1.C0
S0 => MUX_4_1:M2.C0
Y_out <= MUX_2_1:M3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_2_1:M3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_2_1:M3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_2_1:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_2_1:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M4|MUX8to1:M4|MUX_2_1:M3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9
D3[0] => MUX_4X1_4BIT:M4.D03
D3[1] => MUX_4X1_4BIT:M4.D13
D3[2] => MUX_4X1_4BIT:M4.D23
D3[3] => MUX_4X1_4BIT:M4.D33
D3[4] => MUX_4X1_4BIT:M3.D03
D3[5] => MUX_4X1_4BIT:M3.D13
D3[6] => MUX_4X1_4BIT:M3.D23
D3[7] => MUX_4X1_4BIT:M3.D33
D3[8] => MUX_4X1_4BIT:M2.D03
D3[9] => MUX_4X1_4BIT:M2.D13
D3[10] => MUX_4X1_4BIT:M2.D23
D3[11] => MUX_4X1_4BIT:M2.D33
D3[12] => MUX_4X1_4BIT:M1.D03
D3[13] => MUX_4X1_4BIT:M1.D13
D3[14] => MUX_4X1_4BIT:M1.D23
D3[15] => MUX_4X1_4BIT:M1.D33
D2[0] => MUX_4X1_4BIT:M4.D02
D2[1] => MUX_4X1_4BIT:M4.D12
D2[2] => MUX_4X1_4BIT:M4.D22
D2[3] => MUX_4X1_4BIT:M4.D32
D2[4] => MUX_4X1_4BIT:M3.D02
D2[5] => MUX_4X1_4BIT:M3.D12
D2[6] => MUX_4X1_4BIT:M3.D22
D2[7] => MUX_4X1_4BIT:M3.D32
D2[8] => MUX_4X1_4BIT:M2.D02
D2[9] => MUX_4X1_4BIT:M2.D12
D2[10] => MUX_4X1_4BIT:M2.D22
D2[11] => MUX_4X1_4BIT:M2.D32
D2[12] => MUX_4X1_4BIT:M1.D02
D2[13] => MUX_4X1_4BIT:M1.D12
D2[14] => MUX_4X1_4BIT:M1.D22
D2[15] => MUX_4X1_4BIT:M1.D32
D1[0] => MUX_4X1_4BIT:M4.D01
D1[1] => MUX_4X1_4BIT:M4.D11
D1[2] => MUX_4X1_4BIT:M4.D21
D1[3] => MUX_4X1_4BIT:M4.D31
D1[4] => MUX_4X1_4BIT:M3.D01
D1[5] => MUX_4X1_4BIT:M3.D11
D1[6] => MUX_4X1_4BIT:M3.D21
D1[7] => MUX_4X1_4BIT:M3.D31
D1[8] => MUX_4X1_4BIT:M2.D01
D1[9] => MUX_4X1_4BIT:M2.D11
D1[10] => MUX_4X1_4BIT:M2.D21
D1[11] => MUX_4X1_4BIT:M2.D31
D1[12] => MUX_4X1_4BIT:M1.D01
D1[13] => MUX_4X1_4BIT:M1.D11
D1[14] => MUX_4X1_4BIT:M1.D21
D1[15] => MUX_4X1_4BIT:M1.D31
D0[0] => MUX_4X1_4BIT:M4.D00
D0[1] => MUX_4X1_4BIT:M4.D10
D0[2] => MUX_4X1_4BIT:M4.D20
D0[3] => MUX_4X1_4BIT:M4.D30
D0[4] => MUX_4X1_4BIT:M3.D00
D0[5] => MUX_4X1_4BIT:M3.D10
D0[6] => MUX_4X1_4BIT:M3.D20
D0[7] => MUX_4X1_4BIT:M3.D30
D0[8] => MUX_4X1_4BIT:M2.D00
D0[9] => MUX_4X1_4BIT:M2.D10
D0[10] => MUX_4X1_4BIT:M2.D20
D0[11] => MUX_4X1_4BIT:M2.D30
D0[12] => MUX_4X1_4BIT:M1.D00
D0[13] => MUX_4X1_4BIT:M1.D10
D0[14] => MUX_4X1_4BIT:M1.D20
D0[15] => MUX_4X1_4BIT:M1.D30
C_1 => MUX_4X1_4BIT:M1.C11
C_1 => MUX_4X1_4BIT:M2.C11
C_1 => MUX_4X1_4BIT:M3.C11
C_1 => MUX_4X1_4BIT:M4.C11
C_0 => MUX_4X1_4BIT:M1.C00
C_0 => MUX_4X1_4BIT:M2.C00
C_0 => MUX_4X1_4BIT:M3.C00
C_0 => MUX_4X1_4BIT:M4.C00
Y[0] <= MUX_4X1_4BIT:M4.Y0
Y[1] <= MUX_4X1_4BIT:M4.Y1
Y[2] <= MUX_4X1_4BIT:M4.Y2
Y[3] <= MUX_4X1_4BIT:M4.Y3
Y[4] <= MUX_4X1_4BIT:M3.Y0
Y[5] <= MUX_4X1_4BIT:M3.Y1
Y[6] <= MUX_4X1_4BIT:M3.Y2
Y[7] <= MUX_4X1_4BIT:M3.Y3
Y[8] <= MUX_4X1_4BIT:M2.Y0
Y[9] <= MUX_4X1_4BIT:M2.Y1
Y[10] <= MUX_4X1_4BIT:M2.Y2
Y[11] <= MUX_4X1_4BIT:M2.Y3
Y[12] <= MUX_4X1_4BIT:M1.Y0
Y[13] <= MUX_4X1_4BIT:M1.Y1
Y[14] <= MUX_4X1_4BIT:M1.Y2
Y[15] <= MUX_4X1_4BIT:M1.Y3


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M1|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M2|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M3|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4
D33 => MUX_4_1:M1.D3
D32 => MUX_4_1:M1.D2
D31 => MUX_4_1:M1.D1
D30 => MUX_4_1:M1.D0
D23 => MUX_4_1:M2.D3
D22 => MUX_4_1:M2.D2
D21 => MUX_4_1:M2.D1
D20 => MUX_4_1:M2.D0
D13 => MUX_4_1:M3.D3
D12 => MUX_4_1:M3.D2
D11 => MUX_4_1:M3.D1
D10 => MUX_4_1:M3.D0
D03 => MUX_4_1:M4.D3
D02 => MUX_4_1:M4.D2
D01 => MUX_4_1:M4.D1
D00 => MUX_4_1:M4.D0
C00 => MUX_4_1:M1.C0
C00 => MUX_4_1:M2.C0
C00 => MUX_4_1:M3.C0
C00 => MUX_4_1:M4.C0
C11 => MUX_4_1:M1.C1
C11 => MUX_4_1:M2.C1
C11 => MUX_4_1:M3.C1
C11 => MUX_4_1:M4.C1
Y3 <= MUX_4_1:M1.Y
Y2 <= MUX_4_1:M2.Y
Y1 <= MUX_4_1:M3.Y
Y0 <= MUX_4_1:M4.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M1|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M3|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4
C1 => MUX_2_1:MUX2_1.S
C1 => MUX_2_1:MUX2_2.S
C0 => MUX_2_1:MUX2_3.S
D3 => MUX_2_1:MUX2_1.A
D2 => MUX_2_1:MUX2_2.A
D1 => MUX_2_1:MUX2_1.B
D0 => MUX_2_1:MUX2_2.B
Y <= MUX_2_1:MUX2_3.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_1|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_2|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3
S => INVERTER:NOT1.A
S => AND_2:AND2.B
A => AND_2:AND2.A
B => AND_2:AND1.B
Y <= OR_2:OR1.Y


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|MUX_4x1_16BIT:m9|MUX_4X1_4BIT:M4|MUX_4_1:M4|MUX_2_1:MUX2_3|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux
A[0] => DEMUX_1X2_4BIT:M4.A0
A[1] => DEMUX_1X2_4BIT:M4.A1
A[2] => DEMUX_1X2_4BIT:M4.A2
A[3] => DEMUX_1X2_4BIT:M4.A3
A[4] => DEMUX_1X2_4BIT:M3.A0
A[5] => DEMUX_1X2_4BIT:M3.A1
A[6] => DEMUX_1X2_4BIT:M3.A2
A[7] => DEMUX_1X2_4BIT:M3.A3
A[8] => DEMUX_1X2_4BIT:M2.A0
A[9] => DEMUX_1X2_4BIT:M2.A1
A[10] => DEMUX_1X2_4BIT:M2.A2
A[11] => DEMUX_1X2_4BIT:M2.A3
A[12] => DEMUX_1X2_4BIT:M1.A0
A[13] => DEMUX_1X2_4BIT:M1.A1
A[14] => DEMUX_1X2_4BIT:M1.A2
A[15] => DEMUX_1X2_4BIT:M1.A3
S_16BIT => DEMUX_1X2_4BIT:M1.S_4BIT
S_16BIT => DEMUX_1X2_4BIT:M2.S_4BIT
S_16BIT => DEMUX_1X2_4BIT:M3.S_4BIT
S_16BIT => DEMUX_1X2_4BIT:M4.S_4BIT
Y1[0] <= DEMUX_1X2_4BIT:M4.Y4
Y1[1] <= DEMUX_1X2_4BIT:M4.Y5
Y1[2] <= DEMUX_1X2_4BIT:M4.Y6
Y1[3] <= DEMUX_1X2_4BIT:M4.Y7
Y1[4] <= DEMUX_1X2_4BIT:M3.Y4
Y1[5] <= DEMUX_1X2_4BIT:M3.Y5
Y1[6] <= DEMUX_1X2_4BIT:M3.Y6
Y1[7] <= DEMUX_1X2_4BIT:M3.Y7
Y1[8] <= DEMUX_1X2_4BIT:M2.Y4
Y1[9] <= DEMUX_1X2_4BIT:M2.Y5
Y1[10] <= DEMUX_1X2_4BIT:M2.Y6
Y1[11] <= DEMUX_1X2_4BIT:M2.Y7
Y1[12] <= DEMUX_1X2_4BIT:M1.Y4
Y1[13] <= DEMUX_1X2_4BIT:M1.Y5
Y1[14] <= DEMUX_1X2_4BIT:M1.Y6
Y1[15] <= DEMUX_1X2_4BIT:M1.Y7
Y0[0] <= DEMUX_1X2_4BIT:M4.Y0
Y0[1] <= DEMUX_1X2_4BIT:M4.Y1
Y0[2] <= DEMUX_1X2_4BIT:M4.Y2
Y0[3] <= DEMUX_1X2_4BIT:M4.Y3
Y0[4] <= DEMUX_1X2_4BIT:M3.Y0
Y0[5] <= DEMUX_1X2_4BIT:M3.Y1
Y0[6] <= DEMUX_1X2_4BIT:M3.Y2
Y0[7] <= DEMUX_1X2_4BIT:M3.Y3
Y0[8] <= DEMUX_1X2_4BIT:M2.Y0
Y0[9] <= DEMUX_1X2_4BIT:M2.Y1
Y0[10] <= DEMUX_1X2_4BIT:M2.Y2
Y0[11] <= DEMUX_1X2_4BIT:M2.Y3
Y0[12] <= DEMUX_1X2_4BIT:M1.Y0
Y0[13] <= DEMUX_1X2_4BIT:M1.Y1
Y0[14] <= DEMUX_1X2_4BIT:M1.Y2
Y0[15] <= DEMUX_1X2_4BIT:M1.Y3


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1
A3 => DEMUX1to2:M1.D
A2 => DEMUX1to2:M2.D
A1 => DEMUX1to2:M3.D
A0 => DEMUX1to2:M4.D
S_4BIT => DEMUX1to2:M1.S
S_4BIT => DEMUX1to2:M2.S
S_4BIT => DEMUX1to2:M3.S
S_4BIT => DEMUX1to2:M4.S
Y7 <= DEMUX1to2:M1.Y1
Y6 <= DEMUX1to2:M2.Y1
Y5 <= DEMUX1to2:M3.Y1
Y4 <= DEMUX1to2:M4.Y1
Y3 <= DEMUX1to2:M1.Y0
Y2 <= DEMUX1to2:M2.Y0
Y1 <= DEMUX1to2:M3.Y0
Y0 <= DEMUX1to2:M4.Y0


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M1
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M1|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M2
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M2|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M3
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M3|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M4
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M4|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2
A3 => DEMUX1to2:M1.D
A2 => DEMUX1to2:M2.D
A1 => DEMUX1to2:M3.D
A0 => DEMUX1to2:M4.D
S_4BIT => DEMUX1to2:M1.S
S_4BIT => DEMUX1to2:M2.S
S_4BIT => DEMUX1to2:M3.S
S_4BIT => DEMUX1to2:M4.S
Y7 <= DEMUX1to2:M1.Y1
Y6 <= DEMUX1to2:M2.Y1
Y5 <= DEMUX1to2:M3.Y1
Y4 <= DEMUX1to2:M4.Y1
Y3 <= DEMUX1to2:M1.Y0
Y2 <= DEMUX1to2:M2.Y0
Y1 <= DEMUX1to2:M3.Y0
Y0 <= DEMUX1to2:M4.Y0


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M1
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M1|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M2
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M2|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M3
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M3|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M4
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M4|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M2|DEMUX1to2:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3
A3 => DEMUX1to2:M1.D
A2 => DEMUX1to2:M2.D
A1 => DEMUX1to2:M3.D
A0 => DEMUX1to2:M4.D
S_4BIT => DEMUX1to2:M1.S
S_4BIT => DEMUX1to2:M2.S
S_4BIT => DEMUX1to2:M3.S
S_4BIT => DEMUX1to2:M4.S
Y7 <= DEMUX1to2:M1.Y1
Y6 <= DEMUX1to2:M2.Y1
Y5 <= DEMUX1to2:M3.Y1
Y4 <= DEMUX1to2:M4.Y1
Y3 <= DEMUX1to2:M1.Y0
Y2 <= DEMUX1to2:M2.Y0
Y1 <= DEMUX1to2:M3.Y0
Y0 <= DEMUX1to2:M4.Y0


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M1
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M1|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M2
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M2|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M3
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M3|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M4
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M4|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M3|DEMUX1to2:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4
A3 => DEMUX1to2:M1.D
A2 => DEMUX1to2:M2.D
A1 => DEMUX1to2:M3.D
A0 => DEMUX1to2:M4.D
S_4BIT => DEMUX1to2:M1.S
S_4BIT => DEMUX1to2:M2.S
S_4BIT => DEMUX1to2:M3.S
S_4BIT => DEMUX1to2:M4.S
Y7 <= DEMUX1to2:M1.Y1
Y6 <= DEMUX1to2:M2.Y1
Y5 <= DEMUX1to2:M3.Y1
Y4 <= DEMUX1to2:M4.Y1
Y3 <= DEMUX1to2:M1.Y0
Y2 <= DEMUX1to2:M2.Y0
Y1 <= DEMUX1to2:M3.Y0
Y0 <= DEMUX1to2:M4.Y0


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M1
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M1|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M2
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M2|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M2|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M2|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M3
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M3|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M3|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M3|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M4
S => INVERTER:Complement.A
S => AND_2:AND1.A
D => AND_2:AND1.B
D => AND_2:AND2.B
Y1 <= AND_2:AND1.Y
Y0 <= AND_2:AND2.Y


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M4|INVERTER:Complement
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M4|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|main:add_instance|DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M4|DEMUX1to2:M4|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


