14:27:34 DEBUG : Logs will be stored at '/home/lsriw/Documents/411270/IDE.log'.
14:27:35 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/411270/temp_xsdb_launch_script.tcl
14:27:35 INFO  : Registering command handlers for Vitis TCF services
14:27:35 INFO  : Platform repository initialization has completed.
14:27:37 INFO  : XSCT server has started successfully.
14:27:37 INFO  : Successfully done setting XSCT server connection channel  
14:27:37 INFO  : plnx-install-location is set to ''
14:27:37 INFO  : Successfully done setting workspace for the tool. 
14:27:37 INFO  : Successfully done query RDI_DATADIR 
14:30:22 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
14:30:22 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:30:22 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:30:23 INFO  : Platform 'mainBlockDesign_wrapper' is added to custom repositories.
14:30:30 INFO  : Platform 'mainBlockDesign_wrapper' is added to custom repositories.
14:31:48 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
14:31:48 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:31:52 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:31:59 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:07 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1LM41AFA2A' is selected.
14:32:07 INFO  : 'jtag frequency' command is executed.
14:32:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:32:07 INFO  : Context for 'APU' is selected.
14:32:07 INFO  : System reset is completed.
14:32:10 INFO  : 'after 3000' command is executed.
14:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}' command is executed.
14:32:15 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:32:15 INFO  : Context for 'APU' is selected.
14:32:15 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:32:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:15 INFO  : Context for 'APU' is selected.
14:32:15 INFO  : Boot mode is read from the target.
14:32:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:32:16 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:32:16 INFO  : 'set bp_32_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:32:16 INFO  : 'con -block -timeout 60' command is executed.
14:32:16 INFO  : 'bpremove $bp_32_16_fsbl_bp' command is executed.
14:32:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:32:16 INFO  : The application '/home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf' is downloaded to processor 'psu_cortexa53_0'.
14:32:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}
fpga -file /home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_32_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:32:16 INFO  : 'con' command is executed.
14:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:32:16 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/hello_world_system/_ide/scripts/systemdebugger_hello_world_system_standalone.tcl'
14:36:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:36:47 INFO  : Disconnected from the channel tcfchan#3.
14:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1LM41AFA2A' is selected.
14:38:08 INFO  : 'jtag frequency' command is executed.
14:38:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:38:08 INFO  : Context for 'APU' is selected.
14:38:09 INFO  : System reset is completed.
14:38:12 INFO  : 'after 3000' command is executed.
14:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}' command is executed.
14:38:16 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:38:16 INFO  : Context for 'APU' is selected.
14:38:16 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:16 INFO  : Context for 'APU' is selected.
14:38:16 INFO  : Boot mode is read from the target.
14:38:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:17 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:17 INFO  : 'set bp_38_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:38:17 INFO  : 'con -block -timeout 60' command is executed.
14:38:17 INFO  : 'bpremove $bp_38_17_fsbl_bp' command is executed.
14:38:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:17 INFO  : The application '/home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}
fpga -file /home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_38_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:17 INFO  : 'con' command is executed.
14:38:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:38:17 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/hello_world_system/_ide/scripts/debugger_hello_world-default.tcl'
14:38:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:38:39 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:38:51 INFO  : Disconnected from the channel tcfchan#4.
14:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:39:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:40:29 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:40:32 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1LM41AFA2A' is selected.
14:40:40 INFO  : 'jtag frequency' command is executed.
14:40:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:40:40 INFO  : Context for 'APU' is selected.
14:40:40 INFO  : System reset is completed.
14:40:43 INFO  : 'after 3000' command is executed.
14:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}' command is executed.
14:40:48 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:40:48 INFO  : Context for 'APU' is selected.
14:40:48 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:48 INFO  : Context for 'APU' is selected.
14:40:48 INFO  : Boot mode is read from the target.
14:40:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:48 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:48 INFO  : 'set bp_40_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:40:48 INFO  : 'con -block -timeout 60' command is executed.
14:40:48 INFO  : 'bpremove $bp_40_48_fsbl_bp' command is executed.
14:40:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:49 INFO  : The application '/home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}
fpga -file /home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_40_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:49 INFO  : 'con' command is executed.
14:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:40:49 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/hello_world_system/_ide/scripts/systemdebugger_hello_world_system_standalone.tcl'
14:42:08 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
14:42:17 INFO  : Disconnected from the channel tcfchan#6.
14:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:19 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1LM41AFA2A' is selected.
14:42:19 INFO  : 'jtag frequency' command is executed.
14:42:19 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:42:19 INFO  : Context for 'APU' is selected.
14:42:19 INFO  : System reset is completed.
14:42:22 INFO  : 'after 3000' command is executed.
14:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}' command is executed.
14:42:27 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:42:27 INFO  : Context for 'APU' is selected.
14:42:27 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:27 INFO  : Context for 'APU' is selected.
14:42:27 INFO  : Boot mode is read from the target.
14:42:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:27 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:27 INFO  : 'set bp_42_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:42:27 INFO  : 'con -block -timeout 60' command is executed.
14:42:27 INFO  : 'bpremove $bp_42_27_fsbl_bp' command is executed.
14:42:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:28 INFO  : The application '/home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}
fpga -file /home/lsriw/Documents/411270/hello_world/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_42_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:28 INFO  : 'con' command is executed.
14:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:42:28 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/hello_world_system/_ide/scripts/debugger_hello_world-default.tcl'
14:46:33 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper;mainBlockDesign_wrapper_1
14:46:33 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:46:34 INFO  : Platform 'mainBlockDesign_wrapper_1' is added to custom repositories.
14:46:40 INFO  : Platform 'mainBlockDesign_wrapper_1' is added to custom repositories.
14:49:23 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper;mainBlockDesign_wrapper_1
14:49:23 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:49:27 INFO  : Checking for BSP changes to sync application flags for project 'helloworld_cpp'...
14:49:34 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/sw/fsbl.elf': No such file

14:49:45 INFO  : Checking for BSP changes to sync application flags for project 'helloworld_cpp'...
14:49:48 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/sw/fsbl.elf': No such file

14:50:04 INFO  : Disconnected from the channel tcfchan#8.
14:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1LM41AFA2A' is selected.
14:50:06 INFO  : 'jtag frequency' command is executed.
14:50:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:50:06 INFO  : Context for 'APU' is selected.
14:50:06 INFO  : System reset is completed.
14:50:09 INFO  : 'after 3000' command is executed.
14:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}' command is executed.
14:50:14 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/helloworld_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:50:14 INFO  : Context for 'APU' is selected.
14:50:14 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/hw/mainBlockDesign_wrapper.xsa'.
14:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:14 INFO  : Context for 'APU' is selected.
14:50:14 INFO  : Boot mode is read from the target.
14:50:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:15 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/sw/mainBlockDesign_wrapper_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:15 INFO  : 'set bp_50_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:50:15 INFO  : 'con -block -timeout 60' command is executed.
14:50:15 INFO  : 'bpremove $bp_50_15_fsbl_bp' command is executed.
14:50:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:19 INFO  : The application '/home/lsriw/Documents/411270/helloworld_cpp/Debug/helloworld_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1LM41AFA2A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1LM41AFA2A-04724093-0"}
fpga -file /home/lsriw/Documents/411270/helloworld_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/sw/mainBlockDesign_wrapper_1/boot/fsbl.elf
set bp_50_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/helloworld_cpp/Debug/helloworld_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:19 INFO  : 'con' command is executed.
14:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:50:19 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/helloworld_cpp_system/_ide/scripts/systemdebugger_helloworld_cpp_system_standalone.tcl'
14:50:45 INFO  : Disconnected from the channel tcfchan#12.
14:08:17 DEBUG : Logs will be stored at '/home/lsriw/Documents/411270/IDE.log'.
14:08:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/411270/temp_xsdb_launch_script.tcl
14:08:19 INFO  : Registering command handlers for Vitis TCF services
14:08:19 INFO  : Platform repository initialization has completed.
14:08:19 INFO  : XSCT server has started successfully.
14:08:19 INFO  : plnx-install-location is set to ''
14:08:19 INFO  : Successfully done setting XSCT server connection channel  
14:08:19 INFO  : Successfully done query RDI_DATADIR 
14:08:19 INFO  : Successfully done setting workspace for the tool. 
14:11:22 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
14:11:22 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:11:23 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:11:23 INFO  : Platform 'mainBlockDesign_wrapper' is added to custom repositories.
14:11:30 INFO  : Platform 'mainBlockDesign_wrapper' is added to custom repositories.
14:18:47 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
14:21:51 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
14:22:42 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
14:22:42 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:22:46 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
14:22:51 INFO  : Updating application flags with new BSP settings...
14:22:51 INFO  : Successfully updated application flags for project Lab_2.
14:22:55 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:39:04 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
14:40:06 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
14:40:09 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JJCQD1WHA' is selected.
14:40:44 INFO  : 'jtag frequency' command is executed.
14:40:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:40:44 INFO  : Context for 'APU' is selected.
14:40:44 INFO  : System reset is completed.
14:40:47 INFO  : 'after 3000' command is executed.
14:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}' command is executed.
14:40:52 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:40:52 INFO  : Context for 'APU' is selected.
14:40:52 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:52 INFO  : Context for 'APU' is selected.
14:40:52 INFO  : Boot mode is read from the target.
14:40:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:52 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:53 INFO  : 'set bp_40_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:40:53 INFO  : 'con -block -timeout 60' command is executed.
14:40:53 INFO  : 'bpremove $bp_40_52_fsbl_bp' command is executed.
14:40:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:57 INFO  : The application '/home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}
fpga -file /home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_40_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:57 INFO  : 'con' command is executed.
14:40:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:40:57 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/Lab_2_system/_ide/scripts/systemdebugger_lab_2_system_standalone.tcl'
14:42:58 INFO  : Disconnected from the channel tcfchan#4.
14:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JJCQD1WHA' is selected.
14:42:58 INFO  : 'jtag frequency' command is executed.
14:42:58 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:42:58 INFO  : Context for 'APU' is selected.
14:42:59 INFO  : System reset is completed.
14:43:02 INFO  : 'after 3000' command is executed.
14:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}' command is executed.
14:43:06 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Boot mode is read from the target.
14:43:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:07 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:07 INFO  : 'set bp_43_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:07 INFO  : 'con -block -timeout 60' command is executed.
14:43:07 INFO  : 'bpremove $bp_43_7_fsbl_bp' command is executed.
14:43:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:11 INFO  : The application '/home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}
fpga -file /home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_43_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:11 INFO  : 'con' command is executed.
14:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:43:11 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/Lab_2_system/_ide/scripts/systemdebugger_lab_2_system_standalone.tcl'
14:43:22 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
14:43:25 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:43:33 INFO  : Disconnected from the channel tcfchan#5.
14:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JJCQD1WHA' is selected.
14:43:33 INFO  : 'jtag frequency' command is executed.
14:43:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:33 INFO  : Context for 'APU' is selected.
14:43:34 INFO  : System reset is completed.
14:43:37 INFO  : 'after 3000' command is executed.
14:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}' command is executed.
14:43:41 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:43:41 INFO  : Context for 'APU' is selected.
14:43:41 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:41 INFO  : Context for 'APU' is selected.
14:43:41 INFO  : Boot mode is read from the target.
14:43:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:42 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:42 INFO  : 'set bp_43_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:42 INFO  : 'con -block -timeout 60' command is executed.
14:43:42 INFO  : 'bpremove $bp_43_42_fsbl_bp' command is executed.
14:43:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:46 INFO  : The application '/home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}
fpga -file /home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_43_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:46 INFO  : 'con' command is executed.
14:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:43:46 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/Lab_2_system/_ide/scripts/systemdebugger_lab_2_system_standalone.tcl'
14:45:44 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
14:45:47 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:46:00 INFO  : Disconnected from the channel tcfchan#7.
14:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:00 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JJCQD1WHA' is selected.
14:46:00 INFO  : 'jtag frequency' command is executed.
14:46:00 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:46:00 INFO  : Context for 'APU' is selected.
14:46:00 INFO  : System reset is completed.
14:46:03 INFO  : 'after 3000' command is executed.
14:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}' command is executed.
14:46:08 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:46:08 INFO  : Context for 'APU' is selected.
14:46:08 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:08 INFO  : Context for 'APU' is selected.
14:46:08 INFO  : Boot mode is read from the target.
14:46:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:08 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:08 INFO  : 'set bp_46_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:46:09 INFO  : 'con -block -timeout 60' command is executed.
14:46:09 INFO  : 'bpremove $bp_46_8_fsbl_bp' command is executed.
14:46:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:13 INFO  : The application '/home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}
fpga -file /home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_46_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:13 INFO  : 'con' command is executed.
14:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:46:13 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/Lab_2_system/_ide/scripts/systemdebugger_lab_2_system_standalone.tcl'
14:55:04 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
14:55:14 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
14:55:14 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:55:17 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
14:55:24 INFO  : The hardware specification used by project 'Lab_2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:55:24 INFO  : The file '/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit' stored in project is removed.
14:55:24 INFO  : The updated bitstream files are copied from platform to folder '/home/lsriw/Documents/411270/Lab_2/_ide/bitstream' in project 'Lab_2'.
14:55:24 INFO  : The file '/home/lsriw/Documents/411270/Lab_2/_ide/psinit/psu_init.tcl' stored in project is removed.
14:55:24 INFO  : The updated ps init files are copied from platform to folder '/home/lsriw/Documents/411270/Lab_2/_ide/psinit' in project 'Lab_2'.
14:55:26 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:56:11 INFO  : Disconnected from the channel tcfchan#9.
14:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:12 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JJCQD1WHA' is selected.
14:56:12 INFO  : 'jtag frequency' command is executed.
14:56:12 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:12 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : System reset is completed.
14:56:15 INFO  : 'after 3000' command is executed.
14:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}' command is executed.
14:56:19 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:56:19 INFO  : Context for 'APU' is selected.
14:56:20 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:20 INFO  : Context for 'APU' is selected.
14:56:20 INFO  : Boot mode is read from the target.
14:56:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:20 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:20 INFO  : 'set bp_56_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:56:20 INFO  : 'con -block -timeout 60' command is executed.
14:56:20 INFO  : 'bpremove $bp_56_20_fsbl_bp' command is executed.
14:56:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:25 INFO  : The application '/home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}
fpga -file /home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_56_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:25 INFO  : 'con' command is executed.
14:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:56:25 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/Lab_2_system/_ide/scripts/systemdebugger_lab_2_system_standalone.tcl'
14:57:54 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
14:57:57 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:58:39 INFO  : Disconnected from the channel tcfchan#12.
14:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JJCQD1WHA' is selected.
14:58:40 INFO  : 'jtag frequency' command is executed.
14:58:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:40 INFO  : Context for 'APU' is selected.
14:58:40 INFO  : System reset is completed.
14:58:43 INFO  : 'after 3000' command is executed.
14:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}' command is executed.
14:58:48 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:58:48 INFO  : Context for 'APU' is selected.
14:58:48 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:48 INFO  : Context for 'APU' is selected.
14:58:48 INFO  : Boot mode is read from the target.
14:58:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:48 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:48 INFO  : 'set bp_58_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:48 INFO  : 'con -block -timeout 60' command is executed.
14:58:48 INFO  : 'bpremove $bp_58_48_fsbl_bp' command is executed.
14:58:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:53 INFO  : The application '/home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}
fpga -file /home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_58_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:53 INFO  : 'con' command is executed.
14:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:53 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/Lab_2_system/_ide/scripts/systemdebugger_lab_2_system_standalone.tcl'
15:00:43 INFO  : Checking for BSP changes to sync application flags for project 'Lab_2'...
15:00:46 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

15:01:08 INFO  : Disconnected from the channel tcfchan#14.
15:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JJCQD1WHA' is selected.
15:01:08 INFO  : 'jtag frequency' command is executed.
15:01:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:08 INFO  : Context for 'APU' is selected.
15:01:08 INFO  : System reset is completed.
15:01:11 INFO  : 'after 3000' command is executed.
15:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}' command is executed.
15:01:16 INFO  : Device configured successfully with "/home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit"
15:01:16 INFO  : Context for 'APU' is selected.
15:01:16 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
15:01:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:16 INFO  : Context for 'APU' is selected.
15:01:16 INFO  : Boot mode is read from the target.
15:01:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:16 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:16 INFO  : 'set bp_1_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:01:16 INFO  : 'con -block -timeout 60' command is executed.
15:01:16 INFO  : 'bpremove $bp_1_16_fsbl_bp' command is executed.
15:01:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:21 INFO  : The application '/home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JJCQD1WHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JJCQD1WHA-04724093-0"}
fpga -file /home/lsriw/Documents/411270/Lab_2/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_1_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:21 INFO  : 'con' command is executed.
15:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:01:21 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270/Lab_2_system/_ide/scripts/systemdebugger_lab_2_system_standalone.tcl'
15:04:52 INFO  : Disconnected from the channel tcfchan#16.
13:41:17 DEBUG : Logs will be stored at '/home/lsriw/Documents/411270/IDE.log'.
13:41:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/411270/temp_xsdb_launch_script.tcl
13:41:19 INFO  : Registering command handlers for Vitis TCF services
13:41:19 INFO  : Platform repository initialization has completed.
13:41:19 INFO  : XSCT server has started successfully.
13:41:19 INFO  : plnx-install-location is set to ''
13:41:19 INFO  : Successfully done setting XSCT server connection channel  
13:41:19 INFO  : Successfully done query RDI_DATADIR 
13:41:19 INFO  : Successfully done setting workspace for the tool. 
13:42:01 DEBUG : Logs will be stored at '/home/lsriw/Documents/411270/IDE.log'.
13:42:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/411270/temp_xsdb_launch_script.tcl
13:42:02 INFO  : Registering command handlers for Vitis TCF services
13:42:03 INFO  : Platform repository initialization has completed.
13:42:03 INFO  : XSCT server has started successfully.
13:42:03 INFO  : Successfully done setting XSCT server connection channel  
13:42:03 INFO  : plnx-install-location is set to ''
13:42:03 INFO  : Successfully done setting workspace for the tool. 
13:42:03 INFO  : Successfully done query RDI_DATADIR 
13:43:09 DEBUG : Logs will be stored at '/home/lsriw/Documents/411270/IDE.log'.
13:43:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/411270/temp_xsdb_launch_script.tcl
13:43:10 INFO  : Registering command handlers for Vitis TCF services
13:43:10 INFO  : Platform repository initialization has completed.
13:43:11 INFO  : XSCT server has started successfully.
13:43:11 INFO  : plnx-install-location is set to ''
13:43:11 INFO  : Successfully done setting XSCT server connection channel  
13:43:11 INFO  : Successfully done query RDI_DATADIR 
13:43:11 INFO  : Successfully done setting workspace for the tool. 
13:49:46 DEBUG : Logs will be stored at '/home/lsriw/Documents/411270___/IDE.log'.
13:49:46 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/411270___/temp_xsdb_launch_script.tcl
13:49:47 INFO  : Registering command handlers for Vitis TCF services
13:49:47 INFO  : Platform repository initialization has completed.
13:49:48 INFO  : XSCT server has started successfully.
13:49:48 INFO  : Successfully done setting XSCT server connection channel  
13:49:48 INFO  : plnx-install-location is set to ''
13:49:48 INFO  : Successfully done setting workspace for the tool. 
13:49:48 INFO  : Successfully done query RDI_DATADIR 
13:59:32 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:56 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1A0YUDKWYA' is selected.
13:59:56 INFO  : 'jtag frequency' command is executed.
13:59:56 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:59:56 INFO  : Context for 'APU' is selected.
13:59:56 INFO  : System reset is completed.
13:59:59 INFO  : 'after 3000' command is executed.
13:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}' command is executed.
14:00:04 INFO  : Device configured successfully with "/home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:00:04 INFO  : Context for 'APU' is selected.
14:00:04 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:04 INFO  : Context for 'APU' is selected.
14:00:04 INFO  : Boot mode is read from the target.
14:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}
fpga -file /home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

14:03:58 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:14 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1A0YUDKWYA' is selected.
14:04:14 INFO  : 'jtag frequency' command is executed.
14:04:14 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:04:14 INFO  : Context for 'APU' is selected.
14:04:14 INFO  : System reset is completed.
14:04:17 INFO  : 'after 3000' command is executed.
14:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}' command is executed.
14:04:22 INFO  : Device configured successfully with "/home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:04:22 INFO  : Context for 'APU' is selected.
14:04:22 ERROR : can't read "map": no such variable
14:04:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}
fpga -file /home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

14:04:22 ERROR : can't read "map": no such variable
14:04:47 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:15 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1A0YUDKWYA' is selected.
14:05:15 INFO  : 'jtag frequency' command is executed.
14:05:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:05:15 INFO  : Context for 'APU' is selected.
14:05:15 INFO  : System reset is completed.
14:05:18 INFO  : 'after 3000' command is executed.
14:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}' command is executed.
14:05:22 INFO  : Device configured successfully with "/home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:05:22 INFO  : Context for 'APU' is selected.
14:05:22 ERROR : can't read "map": no such variable
14:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}
fpga -file /home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

14:05:22 ERROR : can't read "map": no such variable
14:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:12 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1A0YUDKWYA' is selected.
14:08:12 INFO  : 'jtag frequency' command is executed.
14:08:12 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:08:12 INFO  : Context for 'APU' is selected.
14:08:12 INFO  : System reset is completed.
14:08:15 INFO  : 'after 3000' command is executed.
14:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}' command is executed.
14:08:20 INFO  : Device configured successfully with "/home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:08:20 INFO  : Context for 'APU' is selected.
14:08:20 ERROR : can't read "map": no such variable
14:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}
fpga -file /home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

14:08:20 ERROR : can't read "map": no such variable
14:10:36 DEBUG : Logs will be stored at '/home/lsriw/Documents/411270___/IDE.log'.
14:10:36 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/411270___/temp_xsdb_launch_script.tcl
14:10:37 INFO  : Registering command handlers for Vitis TCF services
14:10:38 INFO  : Platform repository initialization has completed.
14:10:38 INFO  : XSCT server has started successfully.
14:10:38 INFO  : Successfully done setting XSCT server connection channel  
14:10:38 INFO  : plnx-install-location is set to ''
14:10:38 INFO  : Successfully done setting workspace for the tool. 
14:10:38 INFO  : Successfully done query RDI_DATADIR 
14:12:32 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1A0YUDKWYA' is selected.
14:12:40 INFO  : 'jtag frequency' command is executed.
14:12:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:40 INFO  : Context for 'APU' is selected.
14:12:41 INFO  : System reset is completed.
14:12:44 INFO  : 'after 3000' command is executed.
14:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}' command is executed.
14:12:48 INFO  : Device configured successfully with "/home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:12:48 INFO  : Context for 'APU' is selected.
14:12:48 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:49 INFO  : Context for 'APU' is selected.
14:12:49 INFO  : Boot mode is read from the target.
14:12:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:49 INFO  : The application '/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:49 INFO  : 'set bp_12_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:12:49 INFO  : 'con -block -timeout 60' command is executed.
14:12:49 INFO  : 'bpremove $bp_12_49_fsbl_bp' command is executed.
14:12:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:54 INFO  : The application '/home/lsriw/Documents/411270___/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1A0YUDKWYA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1A0YUDKWYA-04724093-0"}
fpga -file /home/lsriw/Documents/411270___/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_12_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/411270___/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:54 INFO  : 'con' command is executed.
14:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:12:54 INFO  : Launch script is exported to file '/home/lsriw/Documents/411270___/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:22:19 DEBUG : Logs will be stored at '/home/lsriw/Documents/RN_kopia_lab2/IDE.log'.
13:22:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/RN_kopia_lab2/temp_xsdb_launch_script.tcl
13:22:21 INFO  : Registering command handlers for Vitis TCF services
13:22:21 INFO  : Platform repository initialization has completed.
13:22:22 INFO  : XSCT server has started successfully.
13:22:22 INFO  : plnx-install-location is set to ''
13:22:22 INFO  : Successfully done setting XSCT server connection channel  
13:22:22 INFO  : Successfully done query RDI_DATADIR 
13:22:22 INFO  : Successfully done setting workspace for the tool. 
13:31:32 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
13:32:01 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:32:01 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:37:10 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:37:10 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:37:58 INFO  : The hardware specification used by project 'project_lab2_cpp' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:38:03 INFO  : The file '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit' stored in project is removed.
13:38:03 INFO  : The updated bitstream files are copied from platform to folder '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream' in project 'project_lab2_cpp'.
13:38:03 INFO  : The file '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/psinit/psu_init.tcl' stored in project is removed.
13:38:03 INFO  : The updated ps init files are copied from platform to folder '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/psinit' in project 'project_lab2_cpp'.
13:53:42 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:53:42 INFO  : Updating application flags with new BSP settings...
13:53:42 INFO  : Successfully updated application flags for project project_lab2_cpp.
13:54:38 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL12PVQGGZ1A' is selected.
13:54:57 INFO  : 'jtag frequency' command is executed.
13:54:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:54:57 INFO  : Context for 'APU' is selected.
13:54:58 INFO  : System reset is completed.
13:55:01 INFO  : 'after 3000' command is executed.
13:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}' command is executed.
13:55:05 INFO  : Device configured successfully with "/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:55:05 INFO  : Context for 'APU' is selected.
13:55:06 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:06 INFO  : Context for 'APU' is selected.
13:55:06 INFO  : Boot mode is read from the target.
13:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}
fpga -file /home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

13:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:23 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL12PVQGGZ1A' is selected.
13:57:23 INFO  : 'jtag frequency' command is executed.
13:57:23 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:57:23 INFO  : Context for 'APU' is selected.
13:57:24 INFO  : System reset is completed.
13:57:27 INFO  : 'after 3000' command is executed.
13:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}' command is executed.
13:57:31 INFO  : Device configured successfully with "/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:57:31 INFO  : Context for 'APU' is selected.
13:57:31 ERROR : can't read "map": no such variable
13:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}
fpga -file /home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

13:57:31 ERROR : can't read "map": no such variable
13:57:46 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:02 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL12PVQGGZ1A' is selected.
13:58:02 INFO  : 'jtag frequency' command is executed.
13:58:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:02 INFO  : Context for 'APU' is selected.
13:58:03 INFO  : System reset is completed.
13:58:06 INFO  : 'after 3000' command is executed.
13:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}' command is executed.
13:58:10 INFO  : Device configured successfully with "/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:58:10 INFO  : Context for 'APU' is selected.
13:58:10 ERROR : can't read "map": no such variable
13:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}
fpga -file /home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

13:58:10 ERROR : can't read "map": no such variable
13:58:46 DEBUG : Logs will be stored at '/home/lsriw/Documents/RN_kopia_lab2/IDE.log'.
13:58:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/RN_kopia_lab2/temp_xsdb_launch_script.tcl
13:58:48 INFO  : Registering command handlers for Vitis TCF services
13:58:48 INFO  : Platform repository initialization has completed.
13:58:49 INFO  : XSCT server has started successfully.
13:58:49 INFO  : Successfully done setting XSCT server connection channel  
13:58:49 INFO  : plnx-install-location is set to ''
13:58:49 INFO  : Successfully done setting workspace for the tool. 
13:58:49 INFO  : Successfully done query RDI_DATADIR 
14:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:47 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL12PVQGGZ1A' is selected.
14:00:47 INFO  : 'jtag frequency' command is executed.
14:00:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:00:47 INFO  : Context for 'APU' is selected.
14:00:47 INFO  : System reset is completed.
14:00:50 INFO  : 'after 3000' command is executed.
14:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}' command is executed.
14:00:55 INFO  : Device configured successfully with "/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:00:55 INFO  : Context for 'APU' is selected.
14:00:55 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:55 INFO  : Context for 'APU' is selected.
14:00:55 INFO  : Boot mode is read from the target.
14:00:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:56 INFO  : The application '/home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:56 INFO  : 'set bp_0_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:00:56 INFO  : 'con -block -timeout 60' command is executed.
14:00:56 INFO  : 'bpremove $bp_0_56_fsbl_bp' command is executed.
14:00:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:01:00 INFO  : The application '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:01:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}
fpga -file /home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_0_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:00 INFO  : 'con' command is executed.
14:01:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:01:00 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:02:11 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:02:20 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:02:40 INFO  : Disconnected from the channel tcfchan#1.
14:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:02:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL12PVQGGZ1A' is selected.
14:03:05 INFO  : 'jtag frequency' command is executed.
14:03:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:03:05 INFO  : Context for 'APU' is selected.
14:03:05 INFO  : System reset is completed.
14:03:08 INFO  : 'after 3000' command is executed.
14:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}' command is executed.
14:03:13 INFO  : Device configured successfully with "/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:03:13 INFO  : Context for 'APU' is selected.
14:03:18 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:03:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:18 INFO  : Context for 'APU' is selected.
14:03:18 INFO  : Boot mode is read from the target.
14:03:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:19 INFO  : The application '/home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:19 INFO  : 'set bp_3_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:03:19 INFO  : 'con -block -timeout 60' command is executed.
14:03:19 INFO  : 'bpremove $bp_3_19_fsbl_bp' command is executed.
14:03:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:23 INFO  : The application '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL12PVQGGZ1A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL12PVQGGZ1A-04724093-0"}
fpga -file /home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN_kopia_lab2/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_3_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:23 INFO  : 'con' command is executed.
14:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:03:23 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN_kopia_lab2/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:46:16 INFO  : Disconnected from the channel tcfchan#2.
13:26:00 DEBUG : Logs will be stored at '/home/lsriw/Documents/RN/RN_kopia_26_03/IDE.log'.
13:26:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/RN/RN_kopia_26_03/temp_xsdb_launch_script.tcl
13:26:01 INFO  : Registering command handlers for Vitis TCF services
13:26:02 INFO  : Platform repository initialization has completed.
13:26:02 INFO  : XSCT server has started successfully.
13:26:02 INFO  : plnx-install-location is set to ''
13:26:02 INFO  : Successfully done setting XSCT server connection channel  
13:26:02 INFO  : Successfully done query RDI_DATADIR 
13:26:02 INFO  : Successfully done setting workspace for the tool. 
13:30:01 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:30:01 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:30:05 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:44:43 ERROR : Failed to update hardware specification for project 'mainBlockDesign_wrapper'.
Reason: Failed to execute command 'platform config -updatehw {/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa}'. Click on details for more information.
13:45:18 ERROR : Failed to read platform from project 'mainBlockDesign_wrapper'.
Reason: Failed to execute command 'platform read {/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/platform.spr}'. Click on details for more information.
13:45:30 ERROR : Failed to read platform from project 'mainBlockDesign_wrapper'.
Reason: Failed to execute command 'platform read {/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/platform.spr}'. Click on details for more information.
13:46:38 DEBUG : Logs will be stored at '/home/lsriw/Documents/RN/RN_kopia_26_03/IDE.log'.
13:46:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/RN/RN_kopia_26_03/temp_xsdb_launch_script.tcl
13:46:40 INFO  : Registering command handlers for Vitis TCF services
13:46:40 INFO  : Platform repository initialization has completed.
13:46:40 INFO  : XSCT server has started successfully.
13:46:40 INFO  : plnx-install-location is set to ''
13:46:40 INFO  : Successfully done setting XSCT server connection channel  
13:46:40 INFO  : Successfully done setting workspace for the tool. 
13:46:40 INFO  : Successfully done query RDI_DATADIR 
13:47:04 ERROR : Failed to read platform from project 'mainBlockDesign_wrapper'.
Reason: Failed to execute command 'platform read {/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/platform.spr}'. Click on details for more information.
13:48:29 ERROR : Failed to read platform from project 'mainBlockDesign_wrapper'.
Reason: Failed to execute command 'platform read {/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/platform.spr}'. Click on details for more information.
13:48:57 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;mainBlockDesign_wrapper;project_lab2_cpp;project_lab2_cpp_system
13:48:57 ERROR : Failed to openhw "/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa"
Reason: /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
13:49:01 ERROR : Failed to execute command 'platform read {/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/platform.spr}'. Click on details for more information.
13:49:08 ERROR : Failed to execute command 'platform active {mainBlockDesign_wrapper}'. Click on details for more information.
13:49:10 ERROR : Failed to read xsa path
13:49:11 ERROR : Failed to execute command 'domain active {zynqmp_pmufw}'. Click on details for more information.
13:50:19 WARN  : Failed to update project references for project Lab_2
13:50:19 WARN  : Failed to update project references for project Lab_2_system
13:52:41 ERROR : Failed to create platform.
13:52:41 WARN  : Failed to update project references for project Lab_2
13:52:41 WARN  : Failed to update project references for project Lab_2_system
13:52:41 ERROR : An unexpected exception occurred in the module 'platform project logging'
13:54:16 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:54:16 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:55:37 INFO  : The hardware specification used by project 'project_lab2_cpp' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:55:43 INFO  : The file '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit' stored in project is removed.
13:55:43 INFO  : The updated bitstream files are copied from platform to folder '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream' in project 'project_lab2_cpp'.
13:55:43 INFO  : The file '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/psinit/psu_init.tcl' stored in project is removed.
13:55:43 INFO  : The updated ps init files are copied from platform to folder '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/psinit' in project 'project_lab2_cpp'.
13:56:08 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:56:08 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:56:15 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:56:22 INFO  : Updating application flags with new BSP settings...
13:56:22 INFO  : Successfully updated application flags for project project_lab2_cpp.
13:56:25 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:04:29 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:09:38 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:09:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:46 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1WIHA4OGAA' is selected.
14:09:46 INFO  : 'jtag frequency' command is executed.
14:09:46 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:09:46 INFO  : Context for 'APU' is selected.
14:09:46 INFO  : System reset is completed.
14:09:49 INFO  : 'after 3000' command is executed.
14:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}' command is executed.
14:09:53 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:09:54 INFO  : Context for 'APU' is selected.
14:09:54 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:09:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:54 INFO  : Context for 'APU' is selected.
14:09:54 INFO  : Boot mode is read from the target.
14:09:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:09:54 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:09:54 INFO  : 'set bp_9_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:09:55 INFO  : 'con -block -timeout 60' command is executed.
14:09:55 INFO  : 'bpremove $bp_9_54_fsbl_bp' command is executed.
14:09:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:09:59 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:09:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_9_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:59 INFO  : 'con' command is executed.
14:09:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:09:59 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:10:38 INFO  : Disconnected from the channel tcfchan#3.
14:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:39 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1WIHA4OGAA' is selected.
14:10:39 INFO  : 'jtag frequency' command is executed.
14:10:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:10:39 INFO  : Context for 'APU' is selected.
14:10:39 INFO  : System reset is completed.
14:10:42 INFO  : 'after 3000' command is executed.
14:10:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}' command is executed.
14:10:47 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:10:47 INFO  : Context for 'APU' is selected.
14:10:47 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:47 INFO  : Context for 'APU' is selected.
14:10:47 INFO  : Boot mode is read from the target.
14:10:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:10:48 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:10:48 INFO  : 'set bp_10_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:10:48 INFO  : 'con -block -timeout 60' command is executed.
14:10:48 INFO  : 'bpremove $bp_10_48_fsbl_bp' command is executed.
14:10:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:10:52 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:10:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_10_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:52 INFO  : 'con' command is executed.
14:10:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:10:52 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:14:41 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:14:56 INFO  : Disconnected from the channel tcfchan#4.
14:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:15:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1WIHA4OGAA' is selected.
14:16:05 INFO  : 'jtag frequency' command is executed.
14:16:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:16:05 INFO  : Context for 'APU' is selected.
14:16:05 INFO  : System reset is completed.
14:16:08 INFO  : 'after 3000' command is executed.
14:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}' command is executed.
14:16:13 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:16:13 INFO  : Context for 'APU' is selected.
14:16:13 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:13 INFO  : Context for 'APU' is selected.
14:16:13 INFO  : Boot mode is read from the target.
14:16:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:13 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:13 INFO  : 'set bp_16_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:16:13 INFO  : 'con -block -timeout 60' command is executed.
14:16:13 INFO  : 'bpremove $bp_16_13_fsbl_bp' command is executed.
14:16:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:18 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_16_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:18 INFO  : 'con' command is executed.
14:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:16:18 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:22:38 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:22:46 INFO  : Disconnected from the channel tcfchan#5.
14:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:47 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1WIHA4OGAA' is selected.
14:22:47 INFO  : 'jtag frequency' command is executed.
14:22:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:22:47 INFO  : Context for 'APU' is selected.
14:22:48 INFO  : System reset is completed.
14:22:51 INFO  : 'after 3000' command is executed.
14:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}' command is executed.
14:22:55 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:22:55 INFO  : Context for 'APU' is selected.
14:22:55 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:55 INFO  : Context for 'APU' is selected.
14:22:55 INFO  : Boot mode is read from the target.
14:22:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:22:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:22:56 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:22:56 INFO  : 'set bp_22_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:22:56 INFO  : 'con -block -timeout 60' command is executed.
14:22:56 INFO  : 'bpremove $bp_22_56_fsbl_bp' command is executed.
14:22:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:22:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:23:00 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_22_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:23:00 INFO  : 'con' command is executed.
14:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:23:00 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:27:27 INFO  : Disconnected from the channel tcfchan#6.
14:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:28 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1WIHA4OGAA' is selected.
14:27:28 INFO  : 'jtag frequency' command is executed.
14:27:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:27:28 INFO  : Context for 'APU' is selected.
14:27:28 INFO  : System reset is completed.
14:27:31 INFO  : 'after 3000' command is executed.
14:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}' command is executed.
14:27:36 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:27:36 INFO  : Context for 'APU' is selected.
14:27:36 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:36 INFO  : Context for 'APU' is selected.
14:27:36 INFO  : Boot mode is read from the target.
14:27:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:27:36 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:27:36 INFO  : 'set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:27:36 INFO  : 'con -block -timeout 60' command is executed.
14:27:36 INFO  : 'bpremove $bp_27_36_fsbl_bp' command is executed.
14:27:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:27:41 INFO  : The application '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1WIHA4OGAA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1WIHA4OGAA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:41 INFO  : 'con' command is executed.
14:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:27:41 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_kopia_26_03/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:51:16 INFO  : Disconnected from the channel tcfchan#7.
13:26:22 DEBUG : Logs will be stored at '/home/lsriw/Documents/RN/RN_proj/IDE.log'.
13:26:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/RN/RN_proj/temp_xsdb_launch_script.tcl
13:26:24 INFO  : Registering command handlers for Vitis TCF services
13:26:24 INFO  : Platform repository initialization has completed.
13:26:25 INFO  : XSCT server has started successfully.
13:26:25 INFO  : plnx-install-location is set to ''
13:26:25 INFO  : Successfully done setting XSCT server connection channel  
13:26:25 INFO  : Successfully done query RDI_DATADIR 
13:26:25 INFO  : Successfully done setting workspace for the tool. 
13:33:06 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:33:06 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:33:23 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:33:23 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:33:27 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:33:34 INFO  : The hardware specification used by project 'project_lab2_cpp' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:33:34 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit' stored in project is removed.
13:33:34 INFO  : The updated bitstream files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream' in project 'project_lab2_cpp'.
13:33:34 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit/psu_init.tcl' stored in project is removed.
13:33:35 INFO  : The updated ps init files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit' in project 'project_lab2_cpp'.
13:33:36 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

13:33:41 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
13:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:43 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:33:43 INFO  : 'jtag frequency' command is executed.
13:33:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:43 INFO  : Context for 'APU' is selected.
13:33:43 INFO  : System reset is completed.
13:33:46 INFO  : 'after 3000' command is executed.
13:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:33:51 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:33:51 INFO  : Context for 'APU' is selected.
13:33:51 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:51 INFO  : Context for 'APU' is selected.
13:33:51 INFO  : Boot mode is read from the target.
13:33:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:52 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:52 INFO  : 'set bp_33_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:33:52 INFO  : 'con -block -timeout 60' command is executed.
13:33:52 INFO  : 'bpremove $bp_33_52_fsbl_bp' command is executed.
13:33:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:56 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_33_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:56 INFO  : 'con' command is executed.
13:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:33:56 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:36:36 INFO  : Disconnected from the channel tcfchan#4.
13:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:37 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:36:37 INFO  : 'jtag frequency' command is executed.
13:36:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:36:37 INFO  : Context for 'APU' is selected.
13:36:38 INFO  : System reset is completed.
13:36:41 INFO  : 'after 3000' command is executed.
13:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:36:45 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:36:45 INFO  : Context for 'APU' is selected.
13:36:45 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:45 INFO  : Context for 'APU' is selected.
13:36:45 INFO  : Boot mode is read from the target.
13:36:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:46 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:46 INFO  : 'set bp_36_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:36:46 INFO  : 'con -block -timeout 60' command is executed.
13:36:46 INFO  : 'bpremove $bp_36_46_fsbl_bp' command is executed.
13:36:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:50 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_36_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:50 INFO  : 'con' command is executed.
13:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:36:50 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:38:14 INFO  : Disconnected from the channel tcfchan#5.
13:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:38:16 INFO  : 'jtag frequency' command is executed.
13:38:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:38:16 INFO  : Context for 'APU' is selected.
13:38:16 INFO  : System reset is completed.
13:38:19 INFO  : 'after 3000' command is executed.
13:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:38:23 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:38:23 INFO  : Context for 'APU' is selected.
13:38:23 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:23 INFO  : Context for 'APU' is selected.
13:38:23 INFO  : Boot mode is read from the target.
13:38:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:24 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:24 INFO  : 'set bp_38_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:38:24 INFO  : 'con -block -timeout 60' command is executed.
13:38:24 INFO  : 'bpremove $bp_38_24_fsbl_bp' command is executed.
13:38:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:29 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_38_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:29 INFO  : 'con' command is executed.
13:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:38:29 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:52:38 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:52:45 INFO  : Disconnected from the channel tcfchan#6.
13:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:46 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:52:46 INFO  : 'jtag frequency' command is executed.
13:52:46 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:52:46 INFO  : Context for 'APU' is selected.
13:52:47 INFO  : System reset is completed.
13:52:50 INFO  : 'after 3000' command is executed.
13:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:52:54 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:52:54 INFO  : Context for 'APU' is selected.
13:52:54 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:52:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:54 INFO  : Context for 'APU' is selected.
13:52:54 INFO  : Boot mode is read from the target.
13:52:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:55 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:55 INFO  : 'set bp_52_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:52:55 INFO  : 'con -block -timeout 60' command is executed.
13:52:55 INFO  : 'bpremove $bp_52_55_fsbl_bp' command is executed.
13:52:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:00 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_52_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:00 INFO  : 'con' command is executed.
13:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:53:00 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:54:46 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:54:53 INFO  : Disconnected from the channel tcfchan#7.
13:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:54 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:54:54 INFO  : 'jtag frequency' command is executed.
13:54:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:54:54 INFO  : Context for 'APU' is selected.
13:54:55 INFO  : System reset is completed.
13:54:58 INFO  : 'after 3000' command is executed.
13:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:55:02 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:55:02 INFO  : Context for 'APU' is selected.
13:55:02 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:02 INFO  : Context for 'APU' is selected.
13:55:02 INFO  : Boot mode is read from the target.
13:55:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:03 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:03 INFO  : 'set bp_55_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:03 INFO  : 'con -block -timeout 60' command is executed.
13:55:03 INFO  : 'bpremove $bp_55_3_fsbl_bp' command is executed.
13:55:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:07 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_55_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:07 INFO  : 'con' command is executed.
13:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:07 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:55:55 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:56:04 INFO  : Disconnected from the channel tcfchan#8.
13:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:56:05 INFO  : 'jtag frequency' command is executed.
13:56:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:56:05 INFO  : Context for 'APU' is selected.
13:56:05 INFO  : System reset is completed.
13:56:08 INFO  : 'after 3000' command is executed.
13:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:56:13 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:56:13 INFO  : Context for 'APU' is selected.
13:56:13 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:56:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:13 INFO  : Context for 'APU' is selected.
13:56:13 INFO  : Boot mode is read from the target.
13:56:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:13 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:13 INFO  : 'set bp_56_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:56:14 INFO  : 'con -block -timeout 60' command is executed.
13:56:14 INFO  : 'bpremove $bp_56_13_fsbl_bp' command is executed.
13:56:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:18 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_56_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:18 INFO  : 'con' command is executed.
13:56:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:56:18 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:57:08 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:57:14 INFO  : Disconnected from the channel tcfchan#9.
13:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:57:16 INFO  : 'jtag frequency' command is executed.
13:57:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:57:16 INFO  : Context for 'APU' is selected.
13:57:16 INFO  : System reset is completed.
13:57:19 INFO  : 'after 3000' command is executed.
13:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:57:23 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:57:23 INFO  : Context for 'APU' is selected.
13:57:23 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:23 INFO  : Context for 'APU' is selected.
13:57:24 INFO  : Boot mode is read from the target.
13:57:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:57:24 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:57:24 INFO  : 'set bp_57_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:57:25 INFO  : 'con -block -timeout 60' command is executed.
13:57:25 INFO  : 'bpremove $bp_57_24_fsbl_bp' command is executed.
13:57:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:57:30 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_57_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:30 INFO  : 'con' command is executed.
13:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:57:30 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:58:36 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:58:47 INFO  : Disconnected from the channel tcfchan#10.
13:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:48 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
13:58:48 INFO  : 'jtag frequency' command is executed.
13:58:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:48 INFO  : Context for 'APU' is selected.
13:58:48 INFO  : System reset is completed.
13:58:51 INFO  : 'after 3000' command is executed.
13:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
13:58:56 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:58:56 INFO  : Context for 'APU' is selected.
13:58:56 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:56 INFO  : Context for 'APU' is selected.
13:58:56 INFO  : Boot mode is read from the target.
13:58:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:57 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:57 INFO  : 'set bp_58_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:57 INFO  : 'con -block -timeout 60' command is executed.
13:58:57 INFO  : 'bpremove $bp_58_57_fsbl_bp' command is executed.
13:58:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:01 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_58_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:01 INFO  : 'con' command is executed.
13:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:59:01 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:01:45 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:01:55 INFO  : Disconnected from the channel tcfchan#11.
14:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:56 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
14:01:56 INFO  : 'jtag frequency' command is executed.
14:01:56 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:01:56 INFO  : Context for 'APU' is selected.
14:01:56 INFO  : System reset is completed.
14:01:59 INFO  : 'after 3000' command is executed.
14:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
14:02:04 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:02:04 INFO  : Context for 'APU' is selected.
14:02:04 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:04 INFO  : Context for 'APU' is selected.
14:02:04 INFO  : Boot mode is read from the target.
14:02:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:02:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:02:05 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:02:05 INFO  : 'set bp_2_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:02:05 INFO  : 'con -block -timeout 60' command is executed.
14:02:05 INFO  : 'bpremove $bp_2_5_fsbl_bp' command is executed.
14:02:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:02:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:02:09 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_2_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:02:09 INFO  : 'con' command is executed.
14:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:02:09 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:05:59 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:06:05 INFO  : Disconnected from the channel tcfchan#12.
14:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
14:06:06 INFO  : 'jtag frequency' command is executed.
14:06:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:06:06 INFO  : Context for 'APU' is selected.
14:06:07 INFO  : System reset is completed.
14:06:10 INFO  : 'after 3000' command is executed.
14:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
14:06:14 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:06:14 INFO  : Context for 'APU' is selected.
14:06:14 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:06:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:14 INFO  : Context for 'APU' is selected.
14:06:14 INFO  : Boot mode is read from the target.
14:06:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:15 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:15 INFO  : 'set bp_6_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:06:15 INFO  : 'con -block -timeout 60' command is executed.
14:06:15 INFO  : 'bpremove $bp_6_15_fsbl_bp' command is executed.
14:06:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:19 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_6_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:19 INFO  : 'con' command is executed.
14:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:06:19 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:08:34 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:14:55 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:15:00 INFO  : Disconnected from the channel tcfchan#13.
14:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL10DGD0WZDA' is selected.
14:15:01 INFO  : 'jtag frequency' command is executed.
14:15:01 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:15:01 INFO  : Context for 'APU' is selected.
14:15:01 INFO  : System reset is completed.
14:15:04 INFO  : 'after 3000' command is executed.
14:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}' command is executed.
14:15:09 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:15:09 INFO  : Context for 'APU' is selected.
14:15:09 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:15:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:09 INFO  : Context for 'APU' is selected.
14:15:09 INFO  : Boot mode is read from the target.
14:15:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:15:09 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:15:09 INFO  : 'set bp_15_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:15:09 INFO  : 'con -block -timeout 60' command is executed.
14:15:09 INFO  : 'bpremove $bp_15_9_fsbl_bp' command is executed.
14:15:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:15:14 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:15:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL10DGD0WZDA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL10DGD0WZDA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_15_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:14 INFO  : 'con' command is executed.
14:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:15:14 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:50:48 INFO  : Disconnected from the channel tcfchan#14.
13:25:20 DEBUG : Logs will be stored at '/home/lsriw/Documents/RN/RN_proj/IDE.log'.
13:25:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/lsriw/Documents/RN/RN_proj/temp_xsdb_launch_script.tcl
13:25:22 INFO  : Registering command handlers for Vitis TCF services
13:25:22 INFO  : Platform repository initialization has completed.
13:25:22 INFO  : XSCT server has started successfully.
13:25:22 INFO  : Successfully done setting XSCT server connection channel  
13:25:22 INFO  : plnx-install-location is set to ''
13:25:22 INFO  : Successfully done query RDI_DATADIR 
13:25:22 INFO  : Successfully done setting workspace for the tool. 
13:26:37 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
13:26:58 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:26:58 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:27:07 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:27:15 INFO  : The hardware specification used by project 'project_lab2_cpp' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:27:15 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit' stored in project is removed.
13:27:15 INFO  : The updated bitstream files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream' in project 'project_lab2_cpp'.
13:27:15 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit/psu_init.tcl' stored in project is removed.
13:27:15 INFO  : The updated ps init files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit' in project 'project_lab2_cpp'.
13:27:17 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

13:27:22 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:39 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1XUI5YNKVA' is selected.
13:27:39 INFO  : 'jtag frequency' command is executed.
13:27:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:27:39 INFO  : Context for 'APU' is selected.
13:27:39 INFO  : System reset is completed.
13:27:42 INFO  : 'after 3000' command is executed.
13:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}' command is executed.
13:27:47 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:27:47 INFO  : Context for 'APU' is selected.
13:27:47 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:47 INFO  : Context for 'APU' is selected.
13:27:47 INFO  : Boot mode is read from the target.
13:27:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:27:48 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:27:48 INFO  : 'set bp_27_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:27:48 INFO  : 'con -block -timeout 60' command is executed.
13:27:48 INFO  : 'bpremove $bp_27_48_fsbl_bp' command is executed.
13:27:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:27:52 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_27_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:27:52 INFO  : 'con' command is executed.
13:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:27:52 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:38:41 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
13:38:51 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
13:38:51 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:39:01 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:39:09 INFO  : The hardware specification used by project 'project_lab2_cpp' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:39:09 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit' stored in project is removed.
13:39:09 INFO  : The updated bitstream files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream' in project 'project_lab2_cpp'.
13:39:09 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit/psu_init.tcl' stored in project is removed.
13:39:09 INFO  : The updated ps init files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit' in project 'project_lab2_cpp'.
13:39:11 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

13:53:02 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:53:36 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:53:48 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:53:58 INFO  : Disconnected from the channel tcfchan#3.
13:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1XUI5YNKVA' is selected.
13:54:01 INFO  : 'jtag frequency' command is executed.
13:54:01 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:54:01 INFO  : Context for 'APU' is selected.
13:54:01 INFO  : System reset is completed.
13:54:04 INFO  : 'after 3000' command is executed.
13:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}' command is executed.
13:54:08 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:54:08 INFO  : Context for 'APU' is selected.
13:54:09 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:09 INFO  : Context for 'APU' is selected.
13:54:09 INFO  : Boot mode is read from the target.
13:54:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:54:09 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:54:09 INFO  : 'set bp_54_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:54:09 INFO  : 'con -block -timeout 60' command is executed.
13:54:09 INFO  : 'bpremove $bp_54_9_fsbl_bp' command is executed.
13:54:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:54:14 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_54_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:14 INFO  : 'con' command is executed.
13:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:54:14 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:54:42 INFO  : Disconnected from the channel tcfchan#6.
13:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:54:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1XUI5YNKVA' is selected.
13:55:06 INFO  : 'jtag frequency' command is executed.
13:55:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:55:06 INFO  : Context for 'APU' is selected.
13:55:06 INFO  : System reset is completed.
13:55:09 INFO  : 'after 3000' command is executed.
13:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}' command is executed.
13:55:14 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:55:14 INFO  : Context for 'APU' is selected.
13:55:14 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:14 INFO  : Context for 'APU' is selected.
13:55:14 INFO  : Boot mode is read from the target.
13:55:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:15 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:15 INFO  : 'set bp_55_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:15 INFO  : 'con -block -timeout 60' command is executed.
13:55:15 INFO  : 'bpremove $bp_55_15_fsbl_bp' command is executed.
13:55:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:19 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_55_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:19 INFO  : 'con' command is executed.
13:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:19 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
13:57:36 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
13:57:44 INFO  : Disconnected from the channel tcfchan#7.
13:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:57:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:00 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1XUI5YNKVA' is selected.
13:58:00 INFO  : 'jtag frequency' command is executed.
13:58:00 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:00 INFO  : Context for 'APU' is selected.
13:58:01 INFO  : System reset is completed.
13:58:04 INFO  : 'after 3000' command is executed.
13:58:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}' command is executed.
13:58:08 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
13:58:08 INFO  : Context for 'APU' is selected.
13:58:08 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
13:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:08 INFO  : Context for 'APU' is selected.
13:58:08 INFO  : Boot mode is read from the target.
13:58:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:09 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:09 INFO  : 'set bp_58_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:09 INFO  : 'con -block -timeout 60' command is executed.
13:58:09 INFO  : 'bpremove $bp_58_9_fsbl_bp' command is executed.
13:58:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:13 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_58_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:13 INFO  : 'con' command is executed.
13:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:58:13 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:09:34 INFO  : Hardware specification for platform project 'mainBlockDesign_wrapper' is updated.
14:09:46 INFO  : Result from executing command 'getProjects': mainBlockDesign_wrapper
14:09:46 INFO  : Result from executing command 'getPlatforms': mainBlockDesign_wrapper_1|/home/lsriw/Documents/411270/mainBlockDesign_wrapper_1/export/mainBlockDesign_wrapper_1/mainBlockDesign_wrapper_1.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/411270/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;mainBlockDesign_wrapper|/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/mainBlockDesign_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:09:53 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:10:01 INFO  : The hardware specification used by project 'project_lab2_cpp' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:10:01 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit' stored in project is removed.
14:10:01 INFO  : The updated bitstream files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream' in project 'project_lab2_cpp'.
14:10:01 INFO  : The file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit/psu_init.tcl' stored in project is removed.
14:10:01 INFO  : The updated ps init files are copied from platform to folder '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/psinit' in project 'project_lab2_cpp'.
14:10:03 ERROR : (XSDB Server)readelf: Error: '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/fsbl.elf': No such file

14:10:13 INFO  : Disconnected from the channel tcfchan#8.
14:10:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:15 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1XUI5YNKVA' is selected.
14:10:15 INFO  : 'jtag frequency' command is executed.
14:10:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:10:15 INFO  : Context for 'APU' is selected.
14:10:15 INFO  : System reset is completed.
14:10:18 INFO  : 'after 3000' command is executed.
14:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}' command is executed.
14:10:23 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:10:23 INFO  : Context for 'APU' is selected.
14:10:23 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:10:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:23 INFO  : Context for 'APU' is selected.
14:10:23 INFO  : Boot mode is read from the target.
14:10:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:10:24 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:10:24 INFO  : 'set bp_10_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:10:24 INFO  : 'con -block -timeout 60' command is executed.
14:10:24 INFO  : 'bpremove $bp_10_24_fsbl_bp' command is executed.
14:10:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:10:28 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_10_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:28 INFO  : 'con' command is executed.
14:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:10:28 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:16:39 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:16:47 INFO  : Checking for BSP changes to sync application flags for project 'project_lab2_cpp'...
14:16:59 INFO  : Disconnected from the channel tcfchan#11.
14:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:17:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:14 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1XUI5YNKVA' is selected.
14:17:14 INFO  : 'jtag frequency' command is executed.
14:17:14 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:17:14 INFO  : Context for 'APU' is selected.
14:17:15 INFO  : System reset is completed.
14:17:18 INFO  : 'after 3000' command is executed.
14:17:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}' command is executed.
14:17:22 INFO  : Device configured successfully with "/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit"
14:17:22 INFO  : Context for 'APU' is selected.
14:17:22 INFO  : Hardware design and registers information is loaded from '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa'.
14:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:22 INFO  : Context for 'APU' is selected.
14:17:22 INFO  : Boot mode is read from the target.
14:17:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:17:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:17:23 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:17:23 INFO  : 'set bp_17_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:17:23 INFO  : 'con -block -timeout 60' command is executed.
14:17:23 INFO  : 'bpremove $bp_17_23_fsbl_bp' command is executed.
14:17:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:17:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:17:27 INFO  : The application '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf' is downloaded to processor 'psu_cortexa53_0'.
14:17:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1XUI5YNKVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1XUI5YNKVA-04724093-0"}
fpga -file /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/_ide/bitstream/mainBlockDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/hw/mainBlockDesign_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/mainBlockDesign_wrapper/export/mainBlockDesign_wrapper/sw/mainBlockDesign_wrapper/boot/fsbl.elf
set bp_17_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/lsriw/Documents/RN/RN_proj/project_lab2_cpp/Debug/project_lab2_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:17:27 INFO  : 'con' command is executed.
14:17:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:17:27 INFO  : Launch script is exported to file '/home/lsriw/Documents/RN/RN_proj/project_lab2_cpp_system/_ide/scripts/debugger_project_lab2_cpp-default.tcl'
14:22:27 INFO  : Disconnected from the channel tcfchan#12.
