# system info aud_setup on 2019.10.30.22:29:11
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1572474550
#
#
# Files generated for aud_setup on 2019.10.30.22:29:11
files:
filepath,kind,attributes,module,is_top
simulation/aud_setup.v,VERILOG,,aud_setup,true
simulation/submodules/dspba_library_package.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/dspba_library.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_rtl_core.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_ast.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_nativelink.tcl,OTHER,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_msim.tcl,OTHER,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_tb.vhd,VHDL,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_mlab.m,OTHER,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_model.m,OTHER,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_coef_int.txt,OTHER,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_input.txt,OTHER,,aud_setup_FIR_LEFT,false
simulation/submodules/aud_setup_FIR_LEFT_param.txt,OTHER,,aud_setup_FIR_LEFT,false
simulation/submodules/altera_up_audio_bit_counter.v,VERILOG,,aud_setup_audio_0,false
simulation/submodules/altera_up_audio_in_deserializer.v,VERILOG,,aud_setup_audio_0,false
simulation/submodules/altera_up_audio_out_serializer.v,VERILOG,,aud_setup_audio_0,false
simulation/submodules/altera_up_clock_edge.v,VERILOG,,aud_setup_audio_0,false
simulation/submodules/altera_up_sync_fifo.v,VERILOG,,aud_setup_audio_0,false
simulation/submodules/aud_setup_audio_0.v,VERILOG,,aud_setup_audio_0,false
simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2i_150.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ob_de10_standard.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/aud_setup_audio_and_video_config_0.v,VERILOG,,aud_setup_audio_and_video_config_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
aud_setup.FIR_LEFT,aud_setup_FIR_LEFT
aud_setup.FIR_RIGHT,aud_setup_FIR_LEFT
aud_setup.audio_0,aud_setup_audio_0
aud_setup.audio_and_video_config_0,aud_setup_audio_and_video_config_0
aud_setup.rst_controller,altera_reset_controller
