

================================================================
== Vivado HLS Report for 'ld_weights1'
================================================================
* Date:           Sun Oct 30 17:24:53 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  583|  583|  583|  583|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  582|  582|        97|          -|          -|     6|    no    |
        | + Loop 1.1      |   95|   95|        19|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   10|   10|         2|          -|          -|     5|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    308|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    101|    -|
|Register         |        -|      -|     258|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     258|    409|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln144_1_fu_170_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln144_2_fu_191_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln144_3_fu_224_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln144_4_fu_197_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln144_fu_148_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_126_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_160_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_214_p2            |     +    |      0|  0|  12|           3|           1|
    |ap_block_state11       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln141_fu_120_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln142_fu_154_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln143_fu_208_p2   |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 308|         223|         217|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  56|         13|    1|         13|
    |i_0_reg_83         |   9|          2|    3|          6|
    |j_0_reg_94         |   9|          2|    3|          6|
    |k_0_reg_105        |   9|          2|    3|          6|
    |weights1_blk_n_AR  |   9|          2|    1|          2|
    |weights1_blk_n_R   |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 101|         23|   12|         35|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln144_2_reg_255         |  64|   0|   64|          0|
    |add_ln144_3_reg_274         |  64|   0|   64|          0|
    |add_ln144_reg_242           |   6|   0|    6|          0|
    |ap_CS_fsm                   |  12|   0|   12|          0|
    |i_0_reg_83                  |   3|   0|    3|          0|
    |i_reg_237                   |   3|   0|    3|          0|
    |j_0_reg_94                  |   3|   0|    3|          0|
    |j_reg_250                   |   3|   0|    3|          0|
    |k_0_reg_105                 |   3|   0|    3|          0|
    |k_reg_269                   |   3|   0|    3|          0|
    |weights1_addr_read_reg_279  |  32|   0|   32|          0|
    |weights1_addr_reg_260       |  32|   0|   32|          0|
    |zext_ln144_reg_229          |  30|   0|   64|         34|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 258|   0|  292|         34|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   ld_weights1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   ld_weights1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   ld_weights1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   ld_weights1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   ld_weights1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   ld_weights1   | return value |
|m_axi_weights1_AWVALID   | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWREADY   |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWADDR    | out |   32|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWID      | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWLEN     | out |   32|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWSIZE    | out |    3|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWBURST   | out |    2|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWLOCK    | out |    2|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWCACHE   | out |    4|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWPROT    | out |    3|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWQOS     | out |    4|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWREGION  | out |    4|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_AWUSER    | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_WVALID    | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_WREADY    |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_WDATA     | out |   32|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_WSTRB     | out |    4|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_WLAST     | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_WID       | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_WUSER     | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARVALID   | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARREADY   |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARADDR    | out |   32|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARID      | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARLEN     | out |   32|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARSIZE    | out |    3|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARBURST   | out |    2|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARLOCK    | out |    2|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARCACHE   | out |    4|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARPROT    | out |    3|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARQOS     | out |    4|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARREGION  | out |    4|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_ARUSER    | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_RVALID    |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_RREADY    | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_RDATA     |  in |   32|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_RLAST     |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_RID       |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_RUSER     |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_RRESP     |  in |    2|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_BVALID    |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_BREADY    | out |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_BRESP     |  in |    2|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_BID       |  in |    1|    m_axi   |     weights1    |    pointer   |
|m_axi_weights1_BUSER     |  in |    1|    m_axi   |     weights1    |    pointer   |
|weights1_offset          |  in |   30|   ap_none  | weights1_offset |    scalar    |
|weights1_buf_0_address0  | out |    8|  ap_memory |  weights1_buf_0 |     array    |
|weights1_buf_0_ce0       | out |    1|  ap_memory |  weights1_buf_0 |     array    |
|weights1_buf_0_we0       | out |    1|  ap_memory |  weights1_buf_0 |     array    |
|weights1_buf_0_d0        | out |   32|  ap_memory |  weights1_buf_0 |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 3 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights1_offset)"   --->   Operation 13 'read' 'weights1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weights1, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 150, [12 x i8]* @p_str12, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i30 %weights1_offset_read to i64" [lenet/lenet_hls.cpp:144]   --->   Operation 15 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:141]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.13ns)   --->   "%icmp_ln141 = icmp eq i3 %i_0, -2" [lenet/lenet_hls.cpp:141]   --->   Operation 18 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [lenet/lenet_hls.cpp:141]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln141, label %2, label %.preheader1.preheader" [lenet/lenet_hls.cpp:141]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i3 %i_0 to i6" [lenet/lenet_hls.cpp:144]   --->   Operation 22 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [lenet/lenet_hls.cpp:144]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln144_3 = zext i5 %tmp to i6" [lenet/lenet_hls.cpp:144]   --->   Operation 24 'zext' 'zext_ln144_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.78ns)   --->   "%add_ln144 = add i6 %zext_ln144_1, %zext_ln144_3" [lenet/lenet_hls.cpp:144]   --->   Operation 25 'add' 'add_ln144' <Predicate = (!icmp_ln141)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:142]   --->   Operation 26 'br' <Predicate = (!icmp_ln141)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:148]   --->   Operation 27 'ret' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.23>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 28 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln142 = icmp eq i3 %j_0, -3" [lenet/lenet_hls.cpp:142]   --->   Operation 29 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 30 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [lenet/lenet_hls.cpp:142]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %.loopexit.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:142]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i3 %j_0 to i6" [lenet/lenet_hls.cpp:144]   --->   Operation 33 'zext' 'zext_ln144_4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln144_1 = add i6 %add_ln144, %zext_ln144_4" [lenet/lenet_hls.cpp:144]   --->   Operation 34 'add' 'add_ln144_1' <Predicate = (!icmp_ln142)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln144_5 = zext i6 %add_ln144_1 to i64" [lenet/lenet_hls.cpp:144]   --->   Operation 35 'zext' 'zext_ln144_5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln144_1, i2 0)" [lenet/lenet_hls.cpp:144]   --->   Operation 36 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln144_6 = zext i8 %tmp_3 to i64" [lenet/lenet_hls.cpp:144]   --->   Operation 37 'zext' 'zext_ln144_6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln144_2 = add i64 %zext_ln144_5, %zext_ln144_6" [lenet/lenet_hls.cpp:144]   --->   Operation 38 'add' 'add_ln144_2' <Predicate = (!icmp_ln142)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.49ns)   --->   "%add_ln144_4 = add i64 %zext_ln144, %add_ln144_2" [lenet/lenet_hls.cpp:144]   --->   Operation 39 'add' 'add_ln144_4' <Predicate = (!icmp_ln142)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr float* %weights1, i64 %add_ln144_4" [lenet/lenet_hls.cpp:144]   --->   Operation 40 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 42 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights1_addr, i32 5)" [lenet/lenet_hls.cpp:144]   --->   Operation 42 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 43 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights1_addr, i32 5)" [lenet/lenet_hls.cpp:144]   --->   Operation 43 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 44 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights1_addr, i32 5)" [lenet/lenet_hls.cpp:144]   --->   Operation 44 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 45 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights1_addr, i32 5)" [lenet/lenet_hls.cpp:144]   --->   Operation 45 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 46 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights1_addr, i32 5)" [lenet/lenet_hls.cpp:144]   --->   Operation 46 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 47 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights1_addr, i32 5)" [lenet/lenet_hls.cpp:144]   --->   Operation 47 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 48 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights1_addr, i32 5)" [lenet/lenet_hls.cpp:144]   --->   Operation 48 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:143]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 50 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln143 = icmp eq i3 %k_0, -3" [lenet/lenet_hls.cpp:143]   --->   Operation 51 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 52 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [lenet/lenet_hls.cpp:143]   --->   Operation 53 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:143]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i3 %k_0 to i64" [lenet/lenet_hls.cpp:144]   --->   Operation 55 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln144_3 = add i64 %zext_ln144_2, %add_ln144_2" [lenet/lenet_hls.cpp:144]   --->   Operation 56 'add' 'add_ln144_3' <Predicate = (!icmp_ln143)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/1] (8.75ns)   --->   "%weights1_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights1_addr)" [lenet/lenet_hls.cpp:144]   --->   Operation 57 'read' 'weights1_addr_read' <Predicate = (!icmp_ln143)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 58 'br' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%weights1_buf_0_addr = getelementptr [150 x float]* %weights1_buf_0, i64 0, i64 %add_ln144_3" [lenet/lenet_hls.cpp:144]   --->   Operation 59 'getelementptr' 'weights1_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (3.25ns)   --->   "store float %weights1_addr_read, float* %weights1_buf_0_addr, align 4" [lenet/lenet_hls.cpp:144]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:143]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights1_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights1_offset_read (read             ) [ 0000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000]
zext_ln144           (zext             ) [ 0011111111111]
br_ln141             (br               ) [ 0111111111111]
i_0                  (phi              ) [ 0010000000000]
icmp_ln141           (icmp             ) [ 0011111111111]
empty                (speclooptripcount) [ 0000000000000]
i                    (add              ) [ 0111111111111]
br_ln141             (br               ) [ 0000000000000]
zext_ln144_1         (zext             ) [ 0000000000000]
tmp                  (bitconcatenate   ) [ 0000000000000]
zext_ln144_3         (zext             ) [ 0000000000000]
add_ln144            (add              ) [ 0001111111111]
br_ln142             (br               ) [ 0011111111111]
ret_ln148            (ret              ) [ 0000000000000]
j_0                  (phi              ) [ 0001000000000]
icmp_ln142           (icmp             ) [ 0011111111111]
empty_11             (speclooptripcount) [ 0000000000000]
j                    (add              ) [ 0011111111111]
br_ln142             (br               ) [ 0000000000000]
zext_ln144_4         (zext             ) [ 0000000000000]
add_ln144_1          (add              ) [ 0000000000000]
zext_ln144_5         (zext             ) [ 0000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000]
zext_ln144_6         (zext             ) [ 0000000000000]
add_ln144_2          (add              ) [ 0000111111111]
add_ln144_4          (add              ) [ 0000000000000]
weights1_addr        (getelementptr    ) [ 0000111111111]
br_ln0               (br               ) [ 0111111111111]
p_rd_req             (readreq          ) [ 0000000000000]
br_ln143             (br               ) [ 0011111111111]
k_0                  (phi              ) [ 0000000000010]
icmp_ln143           (icmp             ) [ 0011111111111]
empty_12             (speclooptripcount) [ 0000000000000]
k                    (add              ) [ 0011111111111]
br_ln143             (br               ) [ 0000000000000]
zext_ln144_2         (zext             ) [ 0000000000000]
add_ln144_3          (add              ) [ 0000000000001]
weights1_addr_read   (read             ) [ 0000000000001]
br_ln0               (br               ) [ 0011111111111]
weights1_buf_0_addr  (getelementptr    ) [ 0000000000000]
store_ln144          (store            ) [ 0000000000000]
br_ln143             (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights1_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights1_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="weights1_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="30" slack="0"/>
<pin id="54" dir="0" index="1" bw="30" slack="0"/>
<pin id="55" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights1_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_readreq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="1"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="weights1_addr_read_read_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="8"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights1_addr_read/11 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weights1_buf_0_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="1"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_buf_0_addr/12 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln144_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/12 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="1"/>
<pin id="85" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="j_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="k_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="1"/>
<pin id="107" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="k_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln144_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="30" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln141_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln144_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln144_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_3/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln144_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln142_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln144_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_4/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln144_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="1"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln144_5_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_5/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln144_6_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_6/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln144_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_2/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln144_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="30" slack="2"/>
<pin id="199" dir="0" index="1" bw="9" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_4/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="weights1_addr_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_addr/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln143_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln144_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_2/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln144_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="8"/>
<pin id="227" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_3/11 "/>
</bind>
</comp>

<comp id="229" class="1005" name="zext_ln144_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="2"/>
<pin id="231" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln144 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="242" class="1005" name="add_ln144_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="250" class="1005" name="j_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="255" class="1005" name="add_ln144_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="8"/>
<pin id="257" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln144_2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="weights1_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights1_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="k_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln144_3_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144_3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="weights1_addr_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="46" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="69"><net_src comp="48" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="52" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="87" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="87" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="87" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="87" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="132" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="98" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="98" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="98" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="170" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="170" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="175" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="109" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="109" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="109" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="116" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="240"><net_src comp="126" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="245"><net_src comp="148" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="253"><net_src comp="160" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="258"><net_src comp="191" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="263"><net_src comp="202" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="272"><net_src comp="214" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="277"><net_src comp="224" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="282"><net_src comp="65" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights1 | {}
	Port: weights1_buf_0 | {12 }
 - Input state : 
	Port: ld_weights1 : weights1 | {4 5 6 7 8 9 10 11 }
	Port: ld_weights1 : weights1_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln141 : 1
		i : 1
		br_ln141 : 2
		zext_ln144_1 : 1
		tmp : 1
		zext_ln144_3 : 2
		add_ln144 : 3
	State 3
		icmp_ln142 : 1
		j : 1
		br_ln142 : 2
		zext_ln144_4 : 1
		add_ln144_1 : 2
		zext_ln144_5 : 3
		tmp_3 : 3
		zext_ln144_6 : 4
		add_ln144_2 : 5
		add_ln144_4 : 6
		weights1_addr : 7
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln143 : 1
		k : 1
		br_ln143 : 2
		zext_ln144_2 : 1
		add_ln144_3 : 2
	State 12
		store_ln144 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |             i_fu_126            |    0    |    12   |
|          |         add_ln144_fu_148        |    0    |    15   |
|          |             j_fu_160            |    0    |    12   |
|    add   |        add_ln144_1_fu_170       |    0    |    15   |
|          |        add_ln144_2_fu_191       |    0    |    15   |
|          |        add_ln144_4_fu_197       |    0    |    37   |
|          |             k_fu_214            |    0    |    12   |
|          |        add_ln144_3_fu_224       |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln141_fu_120        |    0    |    9    |
|   icmp   |        icmp_ln142_fu_154        |    0    |    9    |
|          |        icmp_ln143_fu_208        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|   read   | weights1_offset_read_read_fu_52 |    0    |    0    |
|          |  weights1_addr_read_read_fu_65  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_58        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln144_fu_116        |    0    |    0    |
|          |       zext_ln144_1_fu_132       |    0    |    0    |
|          |       zext_ln144_3_fu_144       |    0    |    0    |
|   zext   |       zext_ln144_4_fu_166       |    0    |    0    |
|          |       zext_ln144_5_fu_175       |    0    |    0    |
|          |       zext_ln144_6_fu_187       |    0    |    0    |
|          |       zext_ln144_2_fu_220       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_136           |    0    |    0    |
|          |           tmp_3_fu_179          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   160   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln144_2_reg_255   |   64   |
|    add_ln144_3_reg_274   |   64   |
|     add_ln144_reg_242    |    6   |
|        i_0_reg_83        |    3   |
|         i_reg_237        |    3   |
|        j_0_reg_94        |    3   |
|         j_reg_250        |    3   |
|        k_0_reg_105       |    3   |
|         k_reg_269        |    3   |
|weights1_addr_read_reg_279|   32   |
|   weights1_addr_reg_260  |   32   |
|    zext_ln144_reg_229    |   64   |
+--------------------------+--------+
|           Total          |   280  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   160  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   280  |    -   |
+-----------+--------+--------+
|   Total   |   280  |   160  |
+-----------+--------+--------+
