Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot oilCoolant_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.oilCoolant xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "oilCoolant_time_impl.sdf", for root module "oilCoolant".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "oilCoolant_time_impl.sdf", for root module "oilCoolant".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.oilCoolant
Compiling module xil_defaultlib.glbl
Built simulation snapshot oilCoolant_time_impl
