cocci_test_suite() {
	const struct amdgpu_ip_block_version cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 646 */;
	const struct amdgpu_irq_src_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 635 */;
	const struct amdgpu_ring_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 603 */;
	const struct amd_ip_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 586 */;
	enum amd_powergating_state cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 569 */;
	enum amd_clockgating_state cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 551 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 55 */;
	struct amdgpu_ring *cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 55 */;
	struct amdgpu_iv_entry *cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 533 */;
	struct amdgpu_irq_src *cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 532 */;
	enum amdgpu_interrupt_state cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 520 */;
	unsigned cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 519 */;
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 46 */(struct amdgpu_device *adev);
	void *cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 401 */;
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 401 */;
	bool cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 383 */;
	u32 cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 149 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 142 */;
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 142 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/amdgpu/vce_v2_0.c 122 */;
}
