
Loading design for application trce from file kanalogbuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.2.115
Sun Oct 14 21:26:46 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_kabuf1.twr -gui -msgset C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/promote.xml KanalogBuffer_kabuf1.ncd KanalogBuffer_kabuf1.prf 
Design file:     kanalogbuffer_kabuf1.ncd
Preference file: kanalogbuffer_kabuf1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "fpga_clk" 66.500000 MHz ;
            173 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 7.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i20  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i21

   Delay:               7.570ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      7.570ns physical path delay SLICE_12 to ka_out_latch/SLICE_54 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.223ns

 Physical Path Details:

      Data path SLICE_12 to ka_out_latch/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C24A.CLK to     R22C24A.Q0 SLICE_12 (from fpga_clk)
ROUTE         4     1.213     R22C24A.Q0 to     R22C20D.C0 ddDlatch
CTOF_DEL    ---     0.495     R22C20D.C0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.470     R22C20D.F1 to      R4C40B.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    7.570   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C24A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R4C40B.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i22  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i23

   Delay:               7.570ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      7.570ns physical path delay SLICE_12 to ka_out_latch/SLICE_55 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.223ns

 Physical Path Details:

      Data path SLICE_12 to ka_out_latch/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C24A.CLK to     R22C24A.Q0 SLICE_12 (from fpga_clk)
ROUTE         4     1.213     R22C24A.Q0 to     R22C20D.C0 ddDlatch
CTOF_DEL    ---     0.495     R22C20D.C0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.470     R22C20D.F1 to      R4C40A.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    7.570   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C24A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R4C40A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i16  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i17

   Delay:               7.563ns  (19.1% logic, 80.9% route), 3 logic levels.

 Constraint Details:

      7.563ns physical path delay SLICE_12 to ka_out_latch/SLICE_52 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.230ns

 Physical Path Details:

      Data path SLICE_12 to ka_out_latch/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C24A.CLK to     R22C24A.Q0 SLICE_12 (from fpga_clk)
ROUTE         4     1.213     R22C24A.Q0 to     R22C20D.C0 ddDlatch
CTOF_DEL    ---     0.495     R22C20D.C0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.463     R22C20D.F1 to      R7C40D.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    7.563   (19.1% logic, 80.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C24A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R7C40D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i20  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i21

   Delay:               7.342ns  (19.6% logic, 80.4% route), 3 logic levels.

 Constraint Details:

      7.342ns physical path delay SLICE_31 to ka_out_latch/SLICE_54 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.451ns

 Physical Path Details:

      Data path SLICE_31 to ka_out_latch/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C21D.CLK to     R22C21D.Q1 SLICE_31 (from fpga_clk)
ROUTE         3     0.985     R22C21D.Q1 to     R22C20D.A0 r_edge/resync
CTOF_DEL    ---     0.495     R22C20D.A0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.470     R22C20D.F1 to      R4C40B.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    7.342   (19.6% logic, 80.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C21D.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R4C40B.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i22  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i23

   Delay:               7.342ns  (19.6% logic, 80.4% route), 3 logic levels.

 Constraint Details:

      7.342ns physical path delay SLICE_31 to ka_out_latch/SLICE_55 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.451ns

 Physical Path Details:

      Data path SLICE_31 to ka_out_latch/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C21D.CLK to     R22C21D.Q1 SLICE_31 (from fpga_clk)
ROUTE         3     0.985     R22C21D.Q1 to     R22C20D.A0 r_edge/resync
CTOF_DEL    ---     0.495     R22C20D.A0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.470     R22C20D.F1 to      R4C40A.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    7.342   (19.6% logic, 80.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C21D.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R4C40A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.458ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i16  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i17

   Delay:               7.335ns  (19.7% logic, 80.3% route), 3 logic levels.

 Constraint Details:

      7.335ns physical path delay SLICE_31 to ka_out_latch/SLICE_52 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.458ns

 Physical Path Details:

      Data path SLICE_31 to ka_out_latch/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C21D.CLK to     R22C21D.Q1 SLICE_31 (from fpga_clk)
ROUTE         3     0.985     R22C21D.Q1 to     R22C20D.A0 r_edge/resync
CTOF_DEL    ---     0.495     R22C20D.A0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.463     R22C20D.F1 to      R7C40D.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    7.335   (19.7% logic, 80.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C21D.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R7C40D.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.657ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly4/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i18  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i19

   Delay:               7.136ns  (20.2% logic, 79.8% route), 3 logic levels.

 Constraint Details:

      7.136ns physical path delay SLICE_12 to ka_out_latch/SLICE_53 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.657ns

 Physical Path Details:

      Data path SLICE_12 to ka_out_latch/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C24A.CLK to     R22C24A.Q0 SLICE_12 (from fpga_clk)
ROUTE         4     1.213     R22C24A.Q0 to     R22C20D.C0 ddDlatch
CTOF_DEL    ---     0.495     R22C20D.C0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.036     R22C20D.F1 to      R5C40A.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    7.136   (20.2% logic, 79.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C24A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R5C40A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.885ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i18  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i19

   Delay:               6.908ns  (20.9% logic, 79.1% route), 3 logic levels.

 Constraint Details:

      6.908ns physical path delay SLICE_31 to ka_out_latch/SLICE_53 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.885ns

 Physical Path Details:

      Data path SLICE_31 to ka_out_latch/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C21D.CLK to     R22C21D.Q1 SLICE_31 (from fpga_clk)
ROUTE         3     0.985     R22C21D.Q1 to     R22C20D.A0 r_edge/resync
CTOF_DEL    ---     0.495     R22C20D.A0 to     R22C20D.F0 SLICE_36
ROUTE         2     0.445     R22C20D.F0 to     R22C20D.C1 fpga_clk_enable_2
CTOF_DEL    ---     0.495     R22C20D.C1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.036     R22C20D.F1 to      R5C40A.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    6.908   (20.9% logic, 79.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R22C21D.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R5C40A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.902ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ser_load_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i22  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i23

   Delay:               6.891ns  (13.7% logic, 86.3% route), 2 logic levels.

 Constraint Details:

      6.891ns physical path delay ser_load_edge/SLICE_30 to ka_out_latch/SLICE_55 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.902ns

 Physical Path Details:

      Data path ser_load_edge/SLICE_30 to ka_out_latch/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C27A.CLK to     R21C27A.Q0 ser_load_edge/SLICE_30 (from fpga_clk)
ROUTE        18     1.474     R21C27A.Q0 to     R22C20D.D1 resync
CTOF_DEL    ---     0.495     R22C20D.D1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.470     R22C20D.F1 to      R4C40A.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    6.891   (13.7% logic, 86.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ser_load_edge/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R21C27A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R4C40A.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.902ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ser_load_edge/resync_10  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i20  (to fpga_clk +)
                   FF                        ka_out_latch/par_out__i21

   Delay:               6.891ns  (13.7% logic, 86.3% route), 2 logic levels.

 Constraint Details:

      6.891ns physical path delay ser_load_edge/SLICE_30 to ka_out_latch/SLICE_54 meets
     15.038ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 14.793ns) by 7.902ns

 Physical Path Details:

      Data path ser_load_edge/SLICE_30 to ka_out_latch/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C27A.CLK to     R21C27A.Q0 ser_load_edge/SLICE_30 (from fpga_clk)
ROUTE        18     1.474     R21C27A.Q0 to     R22C20D.D1 resync
CTOF_DEL    ---     0.495     R22C20D.D1 to     R22C20D.F1 SLICE_36
ROUTE         4     4.470     R22C20D.F1 to      R4C40B.CE fpga_clk_enable_12 (to fpga_clk)
                  --------
                    6.891   (13.7% logic, 86.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ser_load_edge/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.162        OSC.OSC to    R21C27A.CLK fpga_clk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     4.199        OSC.OSC to     R4C40B.CLK fpga_clk
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:  127.959MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_clk" 66.500000 MHz  |             |             |
;                                       |   66.500 MHz|  127.959 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fpga_clk   Source: rc_oscillator.OSC   Loads: 31
   Covered under: FREQUENCY NET "fpga_clk" 66.500000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 173 paths, 1 nets, and 197 connections (76.65% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.2.115
Sun Oct 14 21:26:46 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_kabuf1.twr -gui -msgset C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/promote.xml KanalogBuffer_kabuf1.ncd KanalogBuffer_kabuf1.prf 
Design file:     kanalogbuffer_kabuf1.ncd
Preference file: kanalogbuffer_kabuf1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "fpga_clk" 66.500000 MHz ;
            173 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly1/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        dly2/sync_6  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_11 to SLICE_11 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C22B.CLK to     R22C22B.Q1 SLICE_11 (from fpga_clk)
ROUTE         1     0.152     R22C22B.Q1 to     R22C22B.M0 dDclk (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C22B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C22B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dly3/sync_6  (from fpga_clk +)
   Destination:    FF         Data in        dly4/sync_6  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_12 to SLICE_12 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C24A.CLK to     R22C24A.Q1 SLICE_12 (from fpga_clk)
ROUTE         1     0.152     R22C24A.Q1 to     R22C24A.M0 dDlatch (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C24A.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C24A.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ser_edge/resync_i2  (from fpga_clk +)
   Destination:    FF         Data in        ser_edge/resync_i1  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_33 to SLICE_33 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C18D.CLK to     R25C18D.Q1 SLICE_33 (from fpga_clk)
ROUTE         1     0.152     R25C18D.Q1 to     R25C18D.M0 ser_edge/resync_1 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R25C18D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R25C18D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ka_out_latch/ff__i16  (from fpga_clk +)
   Destination:    FF         Data in        ka_out_latch/par_out__i16  (to fpga_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay ka_out_latch/SLICE_48 to ka_out_latch/SLICE_52 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path ka_out_latch/SLICE_48 to ka_out_latch/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C40A.CLK to      R7C40A.Q1 ka_out_latch/SLICE_48 (from fpga_clk)
ROUTE         1     0.152      R7C40A.Q1 to      R7C40D.M1 ka_out_latch/ff_16 (to fpga_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to ka_out_latch/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.443        OSC.OSC to     R7C40A.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to ka_out_latch/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.443        OSC.OSC to     R7C40D.CLK fpga_clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dac_out_7__I_0/ff__i5  (from fpga_clk +)
   Destination:    FF         Data in        dac_out_7__I_0/ff__i4  (to fpga_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_35 to SLICE_35 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C20B.CLK to     R22C20B.Q1 SLICE_35 (from fpga_clk)
ROUTE         2     0.154     R22C20B.Q1 to     R22C20B.M0 dac_out_7__I_0/ff_5 (to fpga_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dac_out_7__I_0/ff__i4  (from fpga_clk +)
   Destination:    FF         Data in        dac_out_7__I_0/ff__i3  (to fpga_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_35 to SLICE_37 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C20B.CLK to     R22C20B.Q0 SLICE_35 (from fpga_clk)
ROUTE         2     0.154     R22C20B.Q0 to     R22C20C.M1 dac_out_7__I_0/ff_4 (to fpga_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20B.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20C.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dac_out_7__I_0/ff__i1  (from fpga_clk +)
   Destination:    FF         Data in        dac_out_7__I_0/ff__i0  (to fpga_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_36 to SLICE_36 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C20D.CLK to     R22C20D.Q1 SLICE_36 (from fpga_clk)
ROUTE         2     0.154     R22C20D.Q1 to     R22C20D.M0 dac_out_7__I_0/ff_1 (to fpga_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dac_out_7__I_0/ff__i0  (from fpga_clk +)
   Destination:    FF         Data in        dac_out_7__I_0/par_out__i1  (to fpga_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_36 to dac_out_7__I_0/SLICE_42 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_36 to dac_out_7__I_0/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C20D.CLK to     R22C20D.Q0 SLICE_36 (from fpga_clk)
ROUTE         1     0.154     R22C20D.Q0 to     R22C19D.M1 dac_out_7__I_0/ff_0 (to fpga_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to dac_out_7__I_0/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C19D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dac_out_7__I_0/ff__i2  (from fpga_clk +)
   Destination:    FF         Data in        dac_out_7__I_0/ff__i1  (to fpga_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_37 to SLICE_36 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_37 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C20C.CLK to     R22C20C.Q0 SLICE_37 (from fpga_clk)
ROUTE         2     0.154     R22C20C.Q0 to     R22C20D.M1 dac_out_7__I_0/ff_2 (to fpga_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20C.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C20D.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dac_out_7__I_0/ff__i7  (from fpga_clk +)
   Destination:    FF         Data in        dac_out_7__I_0/ff__i6  (to fpga_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay dac_out_7__I_0/SLICE_41 to dac_out_7__I_0/SLICE_41 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path dac_out_7__I_0/SLICE_41 to dac_out_7__I_0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19A.CLK to     R22C19A.Q0 dac_out_7__I_0/SLICE_41 (from fpga_clk)
ROUTE         2     0.154     R22C19A.Q0 to     R22C19A.M1 dac_out_7__I_0/ff_7 (to fpga_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path rc_oscillator to dac_out_7__I_0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C19A.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path rc_oscillator to dac_out_7__I_0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.425        OSC.OSC to    R22C19A.CLK fpga_clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_clk" 66.500000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fpga_clk   Source: rc_oscillator.OSC   Loads: 31
   Covered under: FREQUENCY NET "fpga_clk" 66.500000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 173 paths, 1 nets, and 197 connections (76.65% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

