vendor_name = ModelSim
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/PCounter4.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/Mux.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/Bin7SegDecoder.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/DebounceUnit.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/ChronometerTop.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/DisplayCntrl.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/ClkDividerN.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/Reg.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/PCounter4.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/Mux.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/Bin7SegDecoder.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/Reg.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/ClkDividerN.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/DebounceUnit.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/SyncGen.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/SyncGen.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/DisplayCntrl.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/ChronometerTop.vwf
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/ChronometerTop_Tb.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_2_1/db/cronometro.cbx.xml
design_name = PCounter4
instance = comp, \TC~output , TC~output, PCounter4, 1
instance = comp, \Q[0]~output , Q[0]~output, PCounter4, 1
instance = comp, \Q[1]~output , Q[1]~output, PCounter4, 1
instance = comp, \Q[2]~output , Q[2]~output, PCounter4, 1
instance = comp, \Q[3]~output , Q[3]~output, PCounter4, 1
instance = comp, \clk~input , clk~input, PCounter4, 1
instance = comp, \reset~input , reset~input, PCounter4, 1
instance = comp, \mode~input , mode~input, PCounter4, 1
instance = comp, \s_count~0 , s_count~0, PCounter4, 1
instance = comp, \enable~input , enable~input, PCounter4, 1
instance = comp, \mainEn~input , mainEn~input, PCounter4, 1
instance = comp, \s_count[0]~1 , s_count[0]~1, PCounter4, 1
instance = comp, \s_count[0] , s_count[0], PCounter4, 1
instance = comp, \Add0~1 , Add0~1, PCounter4, 1
instance = comp, \Add0~2 , Add0~2, PCounter4, 1
instance = comp, \Add0~4 , Add0~4, PCounter4, 1
instance = comp, \s_count~4 , s_count~4, PCounter4, 1
instance = comp, \s_count[2] , s_count[2], PCounter4, 1
instance = comp, \Add0~6 , Add0~6, PCounter4, 1
instance = comp, \s_count~5 , s_count~5, PCounter4, 1
instance = comp, \s_count[3] , s_count[3], PCounter4, 1
instance = comp, \TC~0 , TC~0, PCounter4, 1
instance = comp, \s_count~2 , s_count~2, PCounter4, 1
instance = comp, \s_count~3 , s_count~3, PCounter4, 1
instance = comp, \s_count[1] , s_count[1], PCounter4, 1
instance = comp, \TC~1 , TC~1, PCounter4, 1
instance = comp, \TC~2 , TC~2, PCounter4, 1
instance = comp, \TC~reg0 , TC~reg0, PCounter4, 1
