/* Generated by Yosys 0.33 (git sha1 2584903a060) */
module s208_1_bench(blif_clk_net, blif_reset_net, P_0, C_8, C_7, C_6, C_5, C_4, C_3, C_2, C_1, C_0, Z);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  input C_0;
  wire C_0;
  input C_1;
  wire C_1;
  input C_2;
  wire C_2;
  input C_3;
  wire C_3;
  input C_4;
  wire C_4;
  input C_5;
  wire C_5;
  input C_6;
  wire C_6;
  input C_7;
  wire C_7;
  input C_8;
  wire C_8;
  wire I105_1;
  wire I105_2;
  wire I105_3;
  wire I105_4;
  wire I110;
  wire I111;
  wire I112;
  wire I113;
  wire I12;
  wire I13;
  wire I14;
  wire I148;
  wire I149;
  wire I15;
  wire I159;
  wire I162;
  wire I163;
  wire I164;
  wire I165;
  wire I167_1;
  wire I170_1;
  wire I182_1;
  wire I182_2;
  wire I182_3;
  wire I182_4;
  wire I188_1;
  wire I191_1;
  wire I1_2;
  wire I205_2;
  wire I206_2;
  wire I207_2;
  wire I208_2;
  wire I209_1;
  wire I212;
  wire I213;
  wire I214;
  wire I215;
  wire I216;
  wire I222;
  wire I224;
  wire I225;
  wire I240;
  wire I241;
  wire I242;
  wire I243;
  wire I244;
  wire I249;
  wire I251;
  wire I252;
  wire I269_1;
  wire I269_2;
  wire I270_2;
  wire I270_3;
  wire I282;
  wire I283;
  wire I286;
  wire I287;
  wire I290;
  wire I291_1;
  wire I291_2;
  wire I295_1;
  wire I295_2;
  wire I2_1;
  wire I306;
  wire I307;
  wire I310;
  wire I311;
  wire I314;
  wire I315_1;
  wire I315_2;
  wire I319_1;
  wire I319_2;
  wire I48;
  wire I49;
  wire I50;
  wire I62;
  wire I64;
  wire I66;
  wire I68;
  wire I69;
  wire I70_1;
  wire I73_1;
  wire I73_2;
  wire I73_3;
  wire I73_4;
  wire I7_1;
  wire I7_2;
  wire I7_3;
  wire I7_4;
  wire I88_1;
  wire I88_2;
  wire I88_3;
  wire I88_4;
  wire I95_1;
  input P_0;
  wire P_0;
  wire P_1;
  wire P_2;
  wire P_3;
  wire P_4;
  wire P_5;
  wire P_6;
  wire P_7;
  wire P_8;
  reg X_1;
  reg X_2;
  reg X_3;
  reg X_4;
  reg X_5;
  reg X_6;
  reg X_7;
  reg X_8;
  output Z;
  wire Z;
  input blif_clk_net;
  wire blif_clk_net;
  input blif_reset_net;
  wire blif_reset_net;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_5 <= 1'h0;
    else X_5 <= I113;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_6 <= 1'h0;
    else X_6 <= I112;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_7 <= 1'h0;
    else X_7 <= I111;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_8 <= 1'h0;
    else X_8 <= I110;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_1 <= 1'h0;
    else X_1 <= I15;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_2 <= 1'h0;
    else X_2 <= I14;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_3 <= 1'h0;
    else X_3 <= I13;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) X_4 <= 1'h0;
    else X_4 <= I12;
  assign _006_ = ~ I70_1;
  assign _007_ = ~ I62;
  assign I307 = ~ P_7;
  assign I311 = ~ C_7;
  assign _009_ = ~ I291_1;
  assign _010_ = ~ I291_2;
  assign _011_ = ~ I290;
  assign I7_1 = ~ I66;
  assign _012_ = ~ I319_1;
  assign _013_ = ~ I319_2;
  assign I244 = ~ X_8;
  assign _014_ = ~ I95_1;
  assign I225 = ~ I224;
  assign _015_ = ~ I167_1;
  assign _016_ = ~ I159;
  assign I287 = ~ C_3;
  assign _017_ = ~ I295_1;
  assign _018_ = ~ I295_2;
  assign I310 = ~ C_6;
  assign I286 = ~ C_2;
  assign _005_ = ~ I222;
  assign I283 = ~ P_3;
  assign I50 = ~ X_3;
  assign I182_2 = ~ I1_2;
  assign I282 = ~ P_2;
  assign I216 = ~ X_4;
  assign _019_ = ~ I170_1;
  assign I7_2 = ~ X_2;
  assign I252 = ~ I251;
  assign I148 = ~ X_7;
  assign _020_ = ~ I249;
  assign _021_ = ~ I315_1;
  assign _022_ = ~ I315_2;
  assign _023_ = ~ I314;
  assign I68 = ~ I69;
  assign _008_ = ~ I64;
  assign I306 = ~ P_6;
  assign I105_1 = ~ I163;
  assign I105_2 = ~ X_6;
  assign I88_1 = ~ X_1;
  assign I48 = ~ P_0;
  assign _025_ = ~ I188_1;
  assign _026_ = ~ I7_3;
  assign _027_ = ~ I7_4;
  assign I182_1 = ~ X_5;
  assign _028_ = ~ I105_3;
  assign _024_ = ~ I105_4;
  assign P_3 = X_3 &  _005_;
  assign I12 = _006_ |  _007_;
  assign I170_1 = I165 |  X_7;
  assign I88_3 = X_1 &  I48;
  assign P_7 = I209_1 &  I207_2;
  assign P_8 = I209_1 &  I208_2;
  assign I113 = I182_3 |  I182_4;
  assign I315_2 = I306 |  I310;
  assign I69 = _008_ &  P_0;
  assign I105_4 = X_6 &  I105_1;
  assign I295_1 = P_1 &  C_1;
  assign _029_ = _009_ |  _010_;
  assign I269_1 = _029_ |  _011_;
  assign I319_2 = P_4 &  C_4;
  assign I224 = X_1 |  I48;
  assign I182_4 = I1_2 &  I182_1;
  assign P_1 = P_0 &  X_1;
  assign I205_2 = P_0 &  X_5;
  assign I88_4 = P_0 &  I88_1;
  assign I251 = X_5 |  I48;
  assign I314 = _012_ &  _013_;
  assign I319_1 = P_5 &  C_5;
  assign I222 = I224 |  X_2;
  assign I206_2 = X_6 &  I252;
  assign I15 = I88_3 |  I88_4;
  assign I62 = _014_ |  I216;
  assign P_2 = X_2 &  I225;
  assign I110 = _015_ |  _016_;
  assign I290 = _017_ &  _018_;
  assign I182_3 = X_5 &  I182_2;
  assign _000_ = I50 &  _005_;
  assign P_4 = _000_ &  X_4;
  assign I188_1 = I165 |  I148;
  assign I163 = I182_1 |  I182_2;
  assign I291_2 = I282 |  I286;
  assign _001_ = I216 &  I7_2;
  assign _002_ = _001_ &  I50;
  assign I209_1 = _002_ &  I88_1;
  assign Z = I270_2 |  I270_3;
  assign I249 = I251 |  X_6;
  assign I111 = _019_ |  I162;
  assign I64 = I88_1 |  I7_2;
  assign _030_ = I68 |  X_4;
  assign I70_1 = _030_ |  I50;
  assign _003_ = I148 &  _020_;
  assign I208_2 = _003_ &  X_8;
  assign _031_ = I165 |  X_8;
  assign I167_1 = _031_ |  I148;
  assign I270_3 = P_8 &  C_8;
  assign I207_2 = X_7 &  _020_;
  assign I270_2 = I269_1 |  I269_2;
  assign _032_ = _021_ |  _022_;
  assign I269_2 = _032_ |  _023_;
  assign I295_2 = P_0 &  C_0;
  assign I162 = X_7 &  _024_;
  assign I291_1 = I283 |  I287;
  assign _004_ = _008_ &  X_4;
  assign I2_1 = _004_ &  X_3;
  assign P_6 = I209_1 &  I206_2;
  assign I165 = I163 |  I105_2;
  assign _033_ = I64 |  I50;
  assign I95_1 = _033_ |  I48;
  assign I1_2 = I2_1 &  P_0;
  assign I13 = I73_3 |  I73_4;
  assign I66 = I88_1 |  I48;
  assign I105_3 = I163 &  I105_2;
  assign I7_4 = X_2 &  I7_1;
  assign I315_1 = I307 |  I311;
  assign I7_3 = I66 &  I7_2;
  assign I159 = _025_ |  I244;
  assign I14 = _026_ &  _027_;
  assign P_5 = I209_1 &  I205_2;
  assign I73_3 = I69 &  I50;
  assign I112 = _028_ &  _024_;
  assign I73_4 = X_3 &  I68;
  assign I149 = I105_2;
  assign I164 = I105_1;
  assign I191_1 = I105_4;
  assign I212 = I48;
  assign I213 = I88_1;
  assign I214 = I7_2;
  assign I215 = I50;
  assign I240 = I48;
  assign I241 = I182_1;
  assign I242 = I105_2;
  assign I243 = I148;
  assign I49 = I216;
  assign I73_1 = I68;
  assign I73_2 = I50;
  assign I88_2 = I48;
endmodule
