{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.37944e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.37682e-10,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.68751e-12,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.37682e-10,
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 2.5024,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 394.128,
	"finish__design__instance__count__class:inverter": 39,
	"finish__design__instance__area__class:inverter": 148.893,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 648.122,
	"finish__design__instance__count": 170,
	"finish__design__instance__area": 1193.64,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.880912,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.903494,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 3.52243e-13,
	"finish__power__switching__total": 3.54476e-13,
	"finish__power__leakage__total": 5.92591e-10,
	"finish__power__total": 5.93298e-10,
	"finish__design__io": 98,
	"finish__design__die__area": 144609,
	"finish__design__core__area": 141758,
	"finish__design__instance__count": 2060,
	"finish__design__instance__area": 3558.41,
	"finish__design__instance__count__stdcell": 2060,
	"finish__design__instance__area__stdcell": 3558.41,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0251019,
	"finish__design__instance__utilization__stdcell": 0.0251019,
	"finish__design__rows": 138,
	"finish__design__rows:unithd": 138,
	"finish__design__sites": 113298,
	"finish__design__sites:unithd": 113298,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}