AMD. 2013. BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h. Tech. Document.
Sorav Bansal , Dharmendra S. Modha, CAR: Clock with Adaptive Replacement, Proceedings of the 3rd USENIX Conference on File and Storage Technologies, March 31-31, 2004, San Francisco, CA
Sergey Blagodurov , Sergey Zhuravlev , Mohammad Dashti , Alexandra Fedorova, A case for NUMA-aware contention management on multicore systems, Proceedings of the 2011 USENIX conference on USENIX annual technical conference, p.1-1, June 15-17, 2011, Portland, OR
Sergey Blagodurov , Sergey Zhuravlev , Alexandra Fedorova , Ali Kamali, A case for NUMA-aware contention management on multicore systems, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854350]
Martin J. Bligh, Matt Dobson, Darren Hart, and Gerrit Huizenga. 2004. Linux on NUMA systems. In Proceedings of the Linux Symposium, Vol. 1. 89--102.
Henricus Bouwmeester , Mathias Jacquelin , Julien Langou , Yves Robert, Tiled QR factorization algorithms, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063393]
Alfredo Buttari , Julien Langou , Jakub Kurzak , Jack Dongarra, A class of parallel tiled linear algebra algorithms for multicore architectures, Parallel Computing, v.35 n.1, p.38-53, January, 2009[doi>10.1016/j.parco.2008.10.002]
Richard W. Carr , John L. Hennessy, WSCLOCKâ€”a simple and effective algorithm for virtual memory management, Proceedings of the eighth ACM symposium on Operating systems principles, p.87-95, December 14-16, 1981, Pacific Grove, California, USA[doi>10.1145/800216.806596]
F. J. Corbato and MIT Cambridge Project MAC. 1968. A Paging Experiment with the Multics System. Defense Technical Information Center.
Asit Dan , Don Towsley, An approximate analysis of the LRU and FIFO buffer replacement schemes, Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.143-152, April 1990, Univ. of Colorado, Boulder, Colorado, USA[doi>10.1145/98457.98525]
Xiangyu Dong , Yuan Xie , Naveen Muralimanohar , Norman P. Jouppi, Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-11, November 13-19, 2010[doi>10.1109/SC.2010.50]
Kinshuk Govil , Dan Teodosiu , Yongqiang Huang , Mendel Rosenblum, Cellular Disco: resource management using virtual clusters on shared-memory multiprocessors, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.154-169, December 12-15, 1999, Charleston, South Carolina, USA[doi>10.1145/319151.319162]
R. Iyer, Performance implications of chipset caches in web servers, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.176-185, March 06-08, 2003
Song Jiang , Feng Chen , Xiaodong Zhang, CLOCK-Pro: an effective improvement of the CLOCK replacement, Proceedings of the annual conference on USENIX Annual Technical Conference, p.35-35, April 10-15, 2005, Anaheim, CA
Song Jiang , Xiaodong Zhang, LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511340]
Xiaowei Jiang, N. Madan, Li Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell, Y. Solihin, and R. Balasubramonian. 2010. CHOP: Adaptive filter-based DRAM caching for CMP server platforms. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture. 1--12. DOI:http://dx.doi.org/10.1109/HPCA.2010.5416642
Theodore Johnson , Dennis Shasha, 2Q: A Low Overhead High Performance Buffer Management Replacement Algorithm, Proceedings of the 20th International Conference on Very Large Data Bases, p.439-450, September 12-15, 1994
Taeho Kgil , Shaun D'Souza , Ali Saidi , Nathan Binkert , Ronald Dreslinski , Trevor Mudge , Steven Reinhardt , Krisztian Flautner, PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168873]
Kangho Kim , Cheiyol Kim , Sung-In Jung , Hyun-Sup Shin , Jin-Soo Kim, Inter-domain socket communications supporting high performance and full binary compatibility on Xen, Proceedings of the fourth ACM SIGPLAN/SIGOPS international conference on Virtual execution environments, March 05-07, 2008, Seattle, WA, USA[doi>10.1145/1346256.1346259]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
D. Lee , J. Choi , J. H. Kim , S. H. Noh , S. L. Min , Y. Cho , C. S. Kim, LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies, IEEE Transactions on Computers, v.50 n.12, p.1352-1361, December 2001[doi>10.1109/TC.2001.970573]
Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005[doi>10.1109/MDT.2005.134]
Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]
Pin Lu , Kai Shen, Virtual machine memory access tracing with hypervisor exclusive cache, 2007 USENIX Annual Technical Conference on Proceedings of the USENIX Annual Technical Conference, p.1-15, June 17-22, 2007, Santa Clara, CA
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Dan Magenheimer. 2008. Memory Overcommit... without the Commitment. Xen Summit.
Dan Magenheimer. 2009. Transcendent Memory on Xen. Xen Summit.
Zoltan Majo , Thomas R. Gross, Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead, Proceedings of the international symposium on Memory management, June 04-05, 2011, San Jose, California, USA[doi>10.1145/1993478.1993481]
Justin Meza , Jichuan Chang , HanBin Yoon , Onur Mutlu , Parthasarathy Ranganathan, Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management, IEEE Computer Architecture Letters, v.11 n.2, p.61-64, July 2012[doi>10.1109/L-CA.2012.2]
G. Nimako , E. J. Otoo , D. Ohene-Kwofie, Fast parallel algorithms for blocked dense matrix multiplication on shared memory architectures, Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing, September 04-07, 2012, Fukuoka, Japan[doi>10.1007/978-3-642-33078-0_32]
Elizabeth J. O'Neil , Patrick E. O'Neil , Gerhard Weikum, The LRU-K page replacement algorithm for database disk buffering, Proceedings of the 1993 ACM SIGMOD international conference on Management of data, p.297-306, May 25-28, 1993, Washington, D.C., USA[doi>10.1145/170035.170081]
Hyunsun Park , Sungjoo Yoo , Sunggu Lee, Power management of hybrid DRAM/PRAM-based main memory, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024738]
Kyu Ho Park , Sung Kyu Park , Woomin Hwang , Hyunchul Seok , Dong-Jae Shin , Ki-Woong Park, Resource Management of Manycores with a Hierarchical and a Hybrid Main Memory for MN-MATE Cloud Node, Proceedings of the 2012 IEEE Eighth World Congress on Services, p.301-308, June 24-29, 2012[doi>10.1109/SERVICES.2012.26]
Kyu Ho Park , Sung Kyu Park , Hyunchul Seok , Woomin Hwang , Dong-Jae Shin , Jong Hun Choi , Ki-Woong Park, Efficient memory management of a hierarchical and a hybrid main memory for MN-MATE platform, Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores, p.83-92, February 26-26, 2012, New Orleans, Louisiana[doi>10.1145/2141702.2141712]
Kyu Ho Park , Youngwoo Park , Woomin Hwang , Ki-Woong Park, MN-Mate: Resource Management of Manycores with DRAM and Nonvolatile Memories, Proceedings of the 2010 IEEE 12th International Conference on High Performance Computing and Communications, p.24-34, September 01-03, 2010[doi>10.1109/HPCC.2010.35]
Youngwoo Park, Sung Kyu Park, and Kyu Ho Park. 2010a. Linux kernel support to exploit phase change memory. In Proceedings of the Linux Symposium. 217--224.
Youngwoo Park, Dong-Jae Shin, Sung Kyu Park, and Kyu-Ho Park. 2011a. Power-aware memory management for hybrid main memory. In Proceedings of the 2nd International Conference on Next Generation Information Technology. 82--85.
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]
John T. Robinson , Murthy V. Devarakonda, Data cache management using frequency-based replacement, Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.134-142, April 1990, Univ. of Colorado, Boulder, Colorado, USA[doi>10.1145/98457.98523]
Martin Schwidefsky, Hubertus Franke, Ray Mansell, Damian Osisek, Himanshu Raj, and Jonghyuk Choi. 2006. Collaborative memory management in hosted linux systems. In Proceedings of the Ottawa Linux Symposium.
Dong-Jae Shin , Sung Kyu Park , Seong Min Kim , Kyu Ho Park, Adaptive page grouping for energy efficiency in hybrid PRAM-DRAM main memory, Proceedings of the 2012 ACM Research in Applied Computation Symposium, October 23-26, 2012, San Antonio, Texas[doi>10.1145/2401603.2401689]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
SPEC. 2012. Spec's benchmark. http://www.spec.org/cpu2006.
UMass TraceRepository. 2007. OLTP Application I/O and Search Engine I/O. http://traces.cs.umass.edu/index.php/Storage/Storage.
VMware. 2005. ESX Server 2 NUMA Support. WhitePaper, http://www.vmware.com/pdf/esx2_NUMA.pdf.
Carl A. Waldspurger, Memory resource management in VMware ESX server, Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading, December 09-11, 2002, Boston, Massachusetts[doi>10.1145/1060289.1060307]
Dong Hyuk Woo, Nak Hee Seong, D. L. Lewis, and H.-H. S. Lee. 2010. An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture. 1--12. DOI:http://dx.doi.org/10. 1109/HPCA.2010.5416628
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Xiaolan Zhang , Suzanne McIntosh , Pankaj Rohatgi , John Linwood Griffin, XenSocket: a high-throughput interdomain transport for virtual machines, Proceedings of the ACM/IFIP/USENIX 2007 International Conference on Middleware, November 26-30, 2007, Newport Beach, California
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, Design and Optimization of Large Size and Low Overhead Off-Chip Caches, IEEE Transactions on Computers, v.53 n.7, p.843-855, July 2004[doi>10.1109/TC.2004.27]
Li Zhao, R. Iyer, R. Illikkal, and D. Newell. 2007. Exploring DRAM cache architectures for CMP server platforms. In Proceedings of the 25th International Conference onComputer Design (ICCD'07). 55--62. DOI:http://dx.doi.org/10.1109/ICCD.2007.4601880
Weiming Zhao , Zhenlin Wang, Dynamic memory balancing for virtual machines, Proceedings of the 2009 ACM SIGPLAN/SIGOPS international conference on Virtual execution environments, March 11-13, 2009, Washington, DC, USA[doi>10.1145/1508293.1508297]
Yuanyuan Zhou , James Philbin , Kai Li, The Multi-Queue Replacement Algorithm for Second Level Buffer Caches, Proceedings of the General Track: 2001 USENIX Annual Technical Conference, p.91-104, June 25-30, 2001
Sergey Zhuravlev , Sergey Blagodurov , Alexandra Fedorova, Addressing shared resource contention in multicore processors via scheduling, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736036]
