<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="processor_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="processor_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="310000000fs"></ZoomEndTime>
      <Cursor1Time time="33124000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="134"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="29" />
   <wvobject fp_name="/processor_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/inst" type="array">
      <obj_property name="ElementShortName">inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/memRead" type="logic">
      <obj_property name="ElementShortName">memRead</obj_property>
      <obj_property name="ObjectShortName">memRead</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/memtoReg1" type="logic">
      <obj_property name="ElementShortName">memtoReg1</obj_property>
      <obj_property name="ObjectShortName">memtoReg1</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/ALUop" type="array">
      <obj_property name="ElementShortName">ALUop[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUop[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/memWrite" type="logic">
      <obj_property name="ElementShortName">memWrite</obj_property>
      <obj_property name="ObjectShortName">memWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/ALUsrc" type="logic">
      <obj_property name="ElementShortName">ALUsrc</obj_property>
      <obj_property name="ObjectShortName">ALUsrc</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/regWrite" type="logic">
      <obj_property name="ElementShortName">regWrite</obj_property>
      <obj_property name="ObjectShortName">regWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/RD1" type="array">
      <obj_property name="ElementShortName">RD1[31:0]</obj_property>
      <obj_property name="ObjectShortName">RD1[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/RD2" type="array">
      <obj_property name="ElementShortName">RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">RD2[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/mem_alu_mux" type="array">
      <obj_property name="ElementShortName">mem_alu_mux[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_alu_mux[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/gen_out" type="array">
      <obj_property name="ElementShortName">gen_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">gen_out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/alu_in2" type="array">
      <obj_property name="ElementShortName">alu_in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_in2[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/ALUsel" type="array">
      <obj_property name="ElementShortName">ALUsel[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALUsel[3:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/alu_out" type="array">
      <obj_property name="ElementShortName">alu_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/MemOut" type="array">
      <obj_property name="ElementShortName">MemOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">MemOut[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/newPC" type="array">
      <obj_property name="ElementShortName">newPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">newPC[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/nextInst" type="array">
      <obj_property name="ElementShortName">nextInst[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextInst[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/branching" type="array">
      <obj_property name="ElementShortName">branching[31:0]</obj_property>
      <obj_property name="ObjectShortName">branching[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/memtoReg2" type="array">
      <obj_property name="ElementShortName">memtoReg2[1:0]</obj_property>
      <obj_property name="ObjectShortName">memtoReg2[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/cf" type="logic">
      <obj_property name="ElementShortName">cf</obj_property>
      <obj_property name="ObjectShortName">cf</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/zf" type="logic">
      <obj_property name="ElementShortName">zf</obj_property>
      <obj_property name="ObjectShortName">zf</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/vf" type="logic">
      <obj_property name="ElementShortName">vf</obj_property>
      <obj_property name="ObjectShortName">vf</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/sf" type="logic">
      <obj_property name="ElementShortName">sf</obj_property>
      <obj_property name="ObjectShortName">sf</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/PC_sel" type="array">
      <obj_property name="ElementShortName">PC_sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">PC_sel[1:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/writedata_reg" type="array">
      <obj_property name="ElementShortName">writedata_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata_reg[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/uut/cout" type="logic">
      <obj_property name="ElementShortName">cout</obj_property>
      <obj_property name="ObjectShortName">cout</obj_property>
   </wvobject>
</wave_config>
