Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_enable_generator(P_DIV=12'...
Compiling module xil_defaultlib.rainbow_controller
Compiling module xil_defaultlib.pwm_controller
Compiling module xil_defaultlib.vio_user_leds
Compiling module xil_defaultlib.ila_user_leds
Compiling module xil_defaultlib.io_user_leds_default
Compiling module xil_defaultlib.ila_user_encoder
Compiling module xil_defaultlib.vio_user_encoder
Compiling module xil_defaultlib.i_user_encoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
