# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../counter.srcs/sources_1/bd/counter/ip/counter_c_counter_binary_0_0/sim/counter_c_counter_binary_0_0.vhd" \

# Do not sort compile order
nosort
