Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:31]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:38]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:45]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:52]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:59]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:66]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:73]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv:80]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 31, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 38, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 45, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 52, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 59, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 66, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 73, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sim_1/new/module_tb.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sources_1/new/mips_module.sv" Line 211. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab4/Lab_4/Lab_4.srcs/sources_1/new/mips_module.sv" Line 211. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
