<html><body><samp><pre>
<!@TC:1633116095>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: D:\LSCC\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: PETITEPC

# Fri Oct  1 14:21:35 2021

#Implementation: osc0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: PETITEPC

Implementation : osc0
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1633116096> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: PETITEPC

Implementation : osc0
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1633116096> | Running in 64-bit mode 
@N: : <a href="D:\Clases\Arqui\osc00\osc00.vhdl:7:7:7:12:@N::@XP_MSG">osc00.vhdl(7)</a><!@TM:1633116096> | Top entity is set to osc00.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\osc00\osc00.vhdl:7:7:7:12:@N:CD630:@XP_MSG">osc00.vhdl(7)</a><!@TM:1633116096> | Synthesizing work.osc00.osc0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:8:7:8:12:@N:CD630:@XP_MSG">div00.vhd(8)</a><!@TM:1633116096> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:27:5:27:11:@N:CD364:@XP_MSG">div00.vhd(27)</a><!@TM:1633116096> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:35:5:35:11:@N:CD364:@XP_MSG">div00.vhd(35)</a><!@TM:1633116096> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:43:5:43:11:@N:CD364:@XP_MSG">div00.vhd(43)</a><!@TM:1633116096> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:51:5:51:11:@N:CD364:@XP_MSG">div00.vhd(51)</a><!@TM:1633116096> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:59:5:59:11:@N:CD364:@XP_MSG">div00.vhd(59)</a><!@TM:1633116096> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:67:5:67:11:@N:CD364:@XP_MSG">div00.vhd(67)</a><!@TM:1633116096> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:75:5:75:11:@N:CD364:@XP_MSG">div00.vhd(75)</a><!@TM:1633116096> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\osc00\div00.vhd:83:5:83:11:@N:CD364:@XP_MSG">div00.vhd(83)</a><!@TM:1633116096> | Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\osc00\oscint00.vhdl:6:7:6:15:@N:CD630:@XP_MSG">oscint00.vhdl(6)</a><!@TM:1633116096> | Synthesizing work.oscint00.oscint0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1633116096> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1633116096> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="D:\Clases\Arqui\osc00\osc0\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 99MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct  1 14:21:36 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: PETITEPC

Implementation : osc0
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1633116096> | Running in 64-bit mode 
File D:\Clases\Arqui\osc00\osc0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct  1 14:21:36 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="D:\Clases\Arqui\osc00\osc0\synwork\osc00_osc0_comp.rt.csv:@XP_FILE">osc00_osc0_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 24MB peak: 24MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct  1 14:21:36 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1633116095>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: PETITEPC

Implementation : osc0
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1633116097> | Running in 64-bit mode 
File D:\Clases\Arqui\osc00\osc0\synwork\osc00_osc0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct  1 14:21:37 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1633116095>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1633116095>
# Fri Oct  1 14:21:38 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: PETITEPC

Implementation : osc0
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1633116099> | No constraint file specified. 
Linked File:  <a href="D:\Clases\Arqui\osc00\osc0\osc00_osc0_scck.rpt:@XP_FILE">osc00_osc0_scck.rpt</a>
See clock summary report "D:\Clases\Arqui\osc00\osc0\osc00_osc0_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1633116099> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1633116099> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1633116099> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1633116099> | Applying syn_allowed_resources blockrams=26 on top level netlist osc00  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                               Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     23   
====================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                       Clock Pin         Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                          Seq Example       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        OS00.OSCIinst0.OSC(OSCH)     OS01.oscout.C     -                 -            
============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\clases\arqui\osc00\div00.vhd:20:1:20:3:@W:MT529:@XP_MSG">div00.vhd(20)</a><!@TM:1633116099> | Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
<a href="@|L:D:\Clases\Arqui\osc00\osc0\synwork\osc00_osc0_prem.srm@|S:OS00.OSCIinst0.OSC@|E:OS01.sdiv[21:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       OS00.OSCIinst0.OSC     OSCH                   23         OS01.sdiv[21:0]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1633116099> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 92MB peak: 174MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct  1 14:21:39 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1633116095>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1633116095>
# Fri Oct  1 14:21:39 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: PETITEPC

Implementation : osc0
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1633116103> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1633116103> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1633116103> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 174MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 177MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 177MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   469.23ns		  52 /        23

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 182MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1633116103> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 182MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 182MB)

Writing Analyst data base D:\Clases\Arqui\osc00\osc0\synwork\osc00_osc0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 182MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1633116103> | Writing EDF file: D:\Clases\Arqui\osc00\osc0\osc00_osc0.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1633116103> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 187MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1633116103> | Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net OS00.sclk.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Oct  1 14:21:42 2021
#


Top view:               osc00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1633116103> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1633116103> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 467.461

                                    Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     2.1 MHz       75.1 MHz      480.769       13.309        467.461     inferred     Inferred_clkgroup_0
========================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     467.461  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: oscint00|osc_int_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                                            Arrival            
Instance         Reference                           Type        Pin     Net         Time        Slack  
                 Clock                                                                                  
--------------------------------------------------------------------------------------------------------
OS01.sdiv[0]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       467.461
OS01.sdiv[1]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       467.461
OS01.sdiv[2]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       467.461
OS01.sdiv[3]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       467.461
OS01.sdiv[4]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       467.461
OS01.sdiv[5]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       467.461
OS01.sdiv[6]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       467.461
OS01.sdiv[7]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       467.461
OS01.sdiv[8]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.148       467.461
OS01.sdiv[9]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.148       467.461
========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                  Starting                                                                Required            
Instance          Reference                           Type        Pin     Net             Time         Slack  
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
OS01.sdiv[21]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[21]     480.664      467.461
OS01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      467.603
OS01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      467.603
OS01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      467.746
OS01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      467.746
OS01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      467.889
OS01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      467.889
OS01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      468.032
OS01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      468.032
OS01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      468.175
==============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\Clases\Arqui\osc00\osc0\osc00_osc0.srr:srsfD:\Clases\Arqui\osc00\osc0\osc00_osc0.srs:fp:24578:30818:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     467.461

    Number of logic level(s):                19
    Starting point:                          OS01.sdiv[0] / Q
    Ending point:                            OS01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                      Pin      Pin               Arrival      No. of    
Name                                   Type         Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
OS01.sdiv[0]                           FD1S3IX      Q        Out     1.044     1.044 r      -         
sdiv[0]                                Net          -        -       -         -            2         
OS01.pdiv\.oscout13lto18_i_a2_15_5     ORCALUT4     A        In      0.000     1.044 r      -         
OS01.pdiv\.oscout13lto18_i_a2_15_5     ORCALUT4     Z        Out     1.193     2.237 f      -         
oscout13lto18_i_a2_15_5                Net          -        -       -         -            4         
OS01.pdiv\.oscout3lto20_i_a2_19        ORCALUT4     D        In      0.000     2.237 f      -         
OS01.pdiv\.oscout3lto20_i_a2_19        ORCALUT4     Z        Out     1.225     3.461 f      -         
N_3_19                                 Net          -        -       -         -            5         
OS01.pdiv\.oscout13lto19               ORCALUT4     B        In      0.000     3.461 f      -         
OS01.pdiv\.oscout13lto19               ORCALUT4     Z        Out     1.017     4.478 r      -         
oscout13lt21                           Net          -        -       -         -            1         
OS01.oscout_0_sqmuxa_2                 ORCALUT4     A        In      0.000     4.478 r      -         
OS01.oscout_0_sqmuxa_2                 ORCALUT4     Z        Out     1.017     5.495 r      -         
oscout_0_sqmuxa_2                      Net          -        -       -         -            1         
OS01.un1_oscout50_4_0                  ORCALUT4     A        In      0.000     5.495 r      -         
OS01.un1_oscout50_4_0                  ORCALUT4     Z        Out     1.017     6.512 r      -         
un1_oscout50_4_0                       Net          -        -       -         -            1         
OS01.un1_oscout50_4                    ORCALUT4     D        In      0.000     6.512 r      -         
OS01.un1_oscout50_4                    ORCALUT4     Z        Out     1.153     7.665 r      -         
un1_oscout50_4                         Net          -        -       -         -            3         
OS01.un1_sdiv_cry_0_0_RNO              ORCALUT4     B        In      0.000     7.665 r      -         
OS01.un1_sdiv_cry_0_0_RNO              ORCALUT4     Z        Out     1.017     8.681 f      -         
un1_oscout50_i                         Net          -        -       -         -            1         
OS01.un1_sdiv_cry_0_0                  CCU2D        B0       In      0.000     8.681 f      -         
OS01.un1_sdiv_cry_0_0                  CCU2D        COUT     Out     1.544     10.226 r     -         
un1_sdiv_cry_0                         Net          -        -       -         -            1         
OS01.un1_sdiv_cry_1_0                  CCU2D        CIN      In      0.000     10.226 r     -         
OS01.un1_sdiv_cry_1_0                  CCU2D        COUT     Out     0.143     10.369 r     -         
un1_sdiv_cry_2                         Net          -        -       -         -            1         
OS01.un1_sdiv_cry_3_0                  CCU2D        CIN      In      0.000     10.369 r     -         
OS01.un1_sdiv_cry_3_0                  CCU2D        COUT     Out     0.143     10.511 r     -         
un1_sdiv_cry_4                         Net          -        -       -         -            1         
OS01.un1_sdiv_cry_5_0                  CCU2D        CIN      In      0.000     10.511 r     -         
OS01.un1_sdiv_cry_5_0                  CCU2D        COUT     Out     0.143     10.654 r     -         
un1_sdiv_cry_6                         Net          -        -       -         -            1         
OS01.un1_sdiv_cry_7_0                  CCU2D        CIN      In      0.000     10.654 r     -         
OS01.un1_sdiv_cry_7_0                  CCU2D        COUT     Out     0.143     10.797 r     -         
un1_sdiv_cry_8                         Net          -        -       -         -            1         
OS01.un1_sdiv_cry_9_0                  CCU2D        CIN      In      0.000     10.797 r     -         
OS01.un1_sdiv_cry_9_0                  CCU2D        COUT     Out     0.143     10.940 r     -         
un1_sdiv_cry_10                        Net          -        -       -         -            1         
OS01.un1_sdiv_cry_11_0                 CCU2D        CIN      In      0.000     10.940 r     -         
OS01.un1_sdiv_cry_11_0                 CCU2D        COUT     Out     0.143     11.083 r     -         
un1_sdiv_cry_12                        Net          -        -       -         -            1         
OS01.un1_sdiv_cry_13_0                 CCU2D        CIN      In      0.000     11.083 r     -         
OS01.un1_sdiv_cry_13_0                 CCU2D        COUT     Out     0.143     11.226 r     -         
un1_sdiv_cry_14                        Net          -        -       -         -            1         
OS01.un1_sdiv_cry_15_0                 CCU2D        CIN      In      0.000     11.226 r     -         
OS01.un1_sdiv_cry_15_0                 CCU2D        COUT     Out     0.143     11.368 r     -         
un1_sdiv_cry_16                        Net          -        -       -         -            1         
OS01.un1_sdiv_cry_17_0                 CCU2D        CIN      In      0.000     11.368 r     -         
OS01.un1_sdiv_cry_17_0                 CCU2D        COUT     Out     0.143     11.511 r     -         
un1_sdiv_cry_18                        Net          -        -       -         -            1         
OS01.un1_sdiv_cry_19_0                 CCU2D        CIN      In      0.000     11.511 r     -         
OS01.un1_sdiv_cry_19_0                 CCU2D        COUT     Out     0.143     11.654 r     -         
un1_sdiv_cry_20                        Net          -        -       -         -            1         
OS01.un1_sdiv_s_21_0                   CCU2D        CIN      In      0.000     11.654 r     -         
OS01.un1_sdiv_s_21_0                   CCU2D        S0       Out     1.549     13.203 r     -         
sdiv_11[21]                            Net          -        -       -         -            1         
OS01.sdiv[21]                          FD1S3IX      D        In      0.000     13.203 r     -         
======================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 23 of 6864 (0%)
PIC Latch:       0
I/O cells:       6


Details:
CCU2D:          12
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             5
OB:             1
ORCALUT4:       52
OSCH:           1
PUR:            1
VHI:            2
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 65MB peak: 187MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Oct  1 14:21:43 2021

###########################################################]

</pre></samp></body></html>
