<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail_because: 
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
defines: 
time_elapsed: 1.100s
ram usage: 43568 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpw3e1_8dm/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: No timescale set for &#34;sctag_dirrep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Compile module &#34;work@sctag_dirrep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>: Implicit port type (wire) for &#34;dirrep_dir_wr_par_c4&#34;,
there are 23 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Top level module &#34;work@sctag_dirrep&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 21.

[NTE:EL0511] Nb leaf instances: 20.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 20.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 23
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpw3e1_8dm/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dirrep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpw3e1_8dm/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpw3e1_8dm/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dirrep)
 |vpiName:work@sctag_dirrep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dirrep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_dirrep, file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21, parent:work@sctag_dirrep
   |vpiDefName:work@sctag_dirrep
   |vpiFullName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiContAssign:
   \_cont_assign: , line:121
     |vpiRhs:
     \_operation: , line:121
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (ic_parity_out), line:121
           |vpiName:ic_parity_out
           |vpiFullName:work@sctag_dirrep.ic_parity_out
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (dc_parity_out), line:121
           |vpiName:dc_parity_out
           |vpiFullName:work@sctag_dirrep.dc_parity_out
     |vpiLhs:
     \_ref_obj: (dir_error_c7), line:121
       |vpiName:dir_error_c7
       |vpiFullName:work@sctag_dirrep.dir_error_c7
       |vpiActual:
       \_logic_net: (dir_error_c7), line:106
         |vpiName:dir_error_c7
         |vpiFullName:work@sctag_dirrep.dir_error_c7
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:210
     |vpiRhs:
     \_operation: , line:210
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:210
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:210
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:211
     |vpiRhs:
     \_operation: , line:211
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:211
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:211
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:211
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:211
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:211
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:211
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:211
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:212
     |vpiRhs:
     \_operation: , line:212
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:212
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:212
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_operation: , line:212
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:212
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:212
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:212
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:212
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:213
     |vpiRhs:
     \_operation: , line:213
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:213
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:213
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:215
     |vpiRhs:
     \_operation: , line:215
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:215, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:215
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:215
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:215
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:216
     |vpiRhs:
     \_operation: , line:216
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:216, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:216
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:216
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:216
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:217
     |vpiRhs:
     \_operation: , line:217
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:217, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:217
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:217
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:217
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:218
     |vpiRhs:
     \_operation: , line:218
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:218, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:218
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:218
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:218
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:228
     |vpiRhs:
     \_operation: , line:228
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:228, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:228
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:228
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:228
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:229
     |vpiRhs:
     \_operation: , line:229
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:229, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:229
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:229
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:229
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:230
     |vpiRhs:
     \_operation: , line:230
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:230, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:230
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:230
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:230
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:231
     |vpiRhs:
     \_operation: , line:231
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:231, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:231
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:231
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:231
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:233
     |vpiRhs:
     \_operation: , line:233
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:233, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:233
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:233
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:233
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:234
     |vpiRhs:
     \_operation: , line:234
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:234, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:234
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:234
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:234
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:235
     |vpiRhs:
     \_operation: , line:235
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:235, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:235
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:235
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:235
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:236
     |vpiRhs:
     \_operation: , line:236
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:236, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:236
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:236
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:236
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:253
     |vpiRhs:
     \_operation: , line:253
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:253, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:253
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:253
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:253
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:254
     |vpiRhs:
     \_operation: , line:254
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:254, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:254
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:254
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:254
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:255
     |vpiRhs:
     \_operation: , line:255
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:255, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:255
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:255
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:255
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:256
     |vpiRhs:
     \_operation: , line:256
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:256, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:256
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:256
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:256
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:275
     |vpiRhs:
     \_bit_select: (lkup_row_addr_icd_c4), line:275
       |vpiName:lkup_row_addr_icd_c4
       |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
       |vpiIndex:
       \_constant: , line:275
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (lkup_addr8_c4), line:275
       |vpiName:lkup_addr8_c4
       |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiContAssign:
   \_cont_assign: , line:277
     |vpiRhs:
     \_operation: , line:277
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:277, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:277
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:277
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:277
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:278
     |vpiRhs:
     \_operation: , line:278
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:278, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:278
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:278
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:278
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:279
     |vpiRhs:
     \_operation: , line:279
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:279, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:279
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:279
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:279
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:280
     |vpiRhs:
     \_operation: , line:280
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:280, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:280
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:280
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:280
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108
     |vpiName:lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108
     |vpiName:lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29
   |vpiNet:
   \_logic_net: (so), line:29
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38
   |vpiNet:
   \_logic_net: (sehold), line:39
   |vpiNet:
   \_logic_net: (rclk), line:39
   |vpiNet:
   \_logic_net: (si), line:39
   |vpiNet:
   \_logic_net: (se), line:39
 |uhdmtopModules:
 \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiDefName:work@sctag_dirrep
   |vpiName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29, parent:work@sctag_dirrep
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29, parent:work@sctag_dirrep
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39, parent:work@sctag_dirrep
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39, parent:work@sctag_dirrep
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39, parent:work@sctag_dirrep
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39, parent:work@sctag_dirrep
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39, parent:work@sctag_dirrep
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39, parent:work@sctag_dirrep
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiModule:
   \_module: work@sctag_dirrep::dffe_s (ff_tagdp_lkup_addr11_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:111, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dffe_s
     |vpiName:ff_tagdp_lkup_addr11_c5
     |vpiFullName:work@sctag_dirrep.ff_tagdp_lkup_addr11_c5
     |vpiPort:
     \_port: (q), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c5), line:112
         |vpiName:tagdp_lkup_addr11_c5
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c4), line:113
         |vpiName:tagdp_lkup_addr11_c4
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:114
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (en), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:115
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (sehold), line:115
           |vpiName:sehold
     |vpiPort:
     \_port: (se), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:116
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:116
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:116
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_error_c8), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:123, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_error_c8
     |vpiFullName:work@sctag_dirrep.ff_dir_error_c8
     |vpiPort:
     \_port: (q), parent:ff_dir_error_c8
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_error_c8), line:124
         |vpiName:dir_error_c8
         |vpiActual:
         \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_error_c8
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dir_error_c7), line:125
         |vpiName:dir_error_c7
         |vpiActual:
         \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
           |vpiName:dir_error_c7
           |vpiFullName:work@sctag_dirrep.dir_error_c7
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_dir_error_c8
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:126
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_error_c8
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:127
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_error_c8
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:127
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_error_c8
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:127
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_par_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:130, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_par_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_par_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_par_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dirrep_dir_wr_par_c4), line:131
         |vpiName:dirrep_dir_wr_par_c4
         |vpiActual:
         \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_par_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbdp_dir_wr_par_c3), line:132
         |vpiName:arbdp_dir_wr_par_c3
         |vpiActual:
         \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_wr_par_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:133
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_par_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:134
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_par_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:134
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_par_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:134
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_vld_dcd_c4_l), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:137, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_vld_dcd_c4_l
     |vpiFullName:work@sctag_dirrep.ff_dir_vld_dcd_c4_l
     |vpiPort:
     \_port: (q), parent:ff_dir_vld_dcd_c4_l
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_vld_c4_l), line:138
         |vpiName:dir_vld_c4_l
         |vpiActual:
         \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_vld_dcd_c4_l
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dir_vld_c3_l), line:139
         |vpiName:arbctl_dir_vld_c3_l
         |vpiActual:
         \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dir_vld_dcd_c4_l
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:140
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_vld_dcd_c4_l
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:141
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_vld_dcd_c4_l
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:141
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_vld_dcd_c4_l
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:141
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:145, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_rd_en_c4), line:146
         |vpiName:dc_rd_en_c4
         |vpiActual:
         \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_rd_en_c3), line:147
         |vpiName:arbctl_dc_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:148
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:149
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:149
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:149
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:152, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_rd_en_c4), line:153
         |vpiName:ic_rd_en_c4
         |vpiActual:
         \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_rd_en_c3), line:154
         |vpiName:arbctl_ic_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:155
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:156
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:156
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:156
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:159, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_wr_en_c4), line:160
         |vpiName:dc_wr_en_c4
         |vpiActual:
         \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_wr_en_c3), line:161
         |vpiName:arbctl_dc_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:162
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:163
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:163
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:163
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:166, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_wr_en_c4), line:167
         |vpiName:ic_wr_en_c4
         |vpiActual:
         \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_wr_en_c3), line:168
         |vpiName:arbctl_ic_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:169
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:170
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:170
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:170
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:174, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_dcd_c4), line:175
         |vpiName:inval_mask_dcd_c4
         |vpiActual:
         \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_dcd_c3), line:176
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:177
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:178
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:178
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:178
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:181, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_icd_c4), line:182
         |vpiName:inval_mask_icd_c4
         |vpiActual:
         \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_icd_c3), line:183
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:184
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:185
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:185
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:185
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:198, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:199
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:200
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:201
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:202
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:202
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:202
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:220, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:221
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:222
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:223
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:224
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:224
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:224
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:246, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c4), line:247
         |vpiName:lkup_row_addr_dcd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_dcd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c3), line:248
         |vpiName:lkup_row_addr_dcd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:249
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:250
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:250
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:250
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:259, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_lkup_row_dec_c4), line:260
         |vpiName:dc_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_dcd_c3), line:261
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:262
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:263
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:263
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:263
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:267, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c4), line:268
         |vpiName:lkup_row_addr_icd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_icd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c3), line:269
         |vpiName:lkup_row_addr_icd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:270
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:271
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:271
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:271
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:282, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_lkup_row_dec_c4), line:283
         |vpiName:ic_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_icd_c3), line:284
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:285
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:286
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:286
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:286
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_dc_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:297, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_dc_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_dc_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_dc_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_dc_dir_entry_c4), line:298
         |vpiName:wr_dc_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_dc_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:299
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:299, parent:arbctl_wr_dc_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_dc_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_dcd_c3), line:299
           |vpiName:arbctl_dir_panel_dcd_c3
           |vpiIndex:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_dc_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:300
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_dc_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:301
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_dc_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:301
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_dc_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:301
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_ic_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:305, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_ic_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_ic_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_ic_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_ic_dir_entry_c4), line:306
         |vpiName:wr_ic_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_ic_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:307
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:307, parent:arbctl_wr_ic_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_ic_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_icd_c3), line:307
           |vpiName:arbctl_dir_panel_icd_c3
           |vpiIndex:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_ic_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:308
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_ic_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:309
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_ic_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:309
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_ic_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:309
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:317, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_dir_clear_c4), line:318
         |vpiName:ic_dir_clear_c4
         |vpiActual:
         \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:319
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:320
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:321
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:321
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:321
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:325, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_dir_clear_c4), line:326
         |vpiName:dc_dir_clear_c4
         |vpiActual:
         \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:327
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:328
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:329
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:329
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:329
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (so), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (si), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (se), line:39, parent:work@sctag_dirrep
Object: \work_sctag_dirrep of type 3000
Object: \work_sctag_dirrep of type 32
Object: \dirrep_dir_wr_par_c4 of type 44
Object: \dir_vld_c4_l of type 44
Object: \dc_rd_en_c4 of type 44
Object: \dc_wr_en_c4 of type 44
Object: \inval_mask_dcd_c4 of type 44
Object: \dc_rdwr_row_en_c4 of type 44
Object: \dc_rdwr_panel_dec_c4 of type 44
Object: \dc_lkup_row_dec_c4 of type 44
Object: \dc_lkup_panel_dec_c4 of type 44
Object: \wr_dc_dir_entry_c4 of type 44
Object: \dc_dir_clear_c4 of type 44
Object: \ic_rd_en_c4 of type 44
Object: \ic_wr_en_c4 of type 44
Object: \inval_mask_icd_c4 of type 44
Object: \ic_rdwr_row_en_c4 of type 44
Object: \ic_rdwr_panel_dec_c4 of type 44
Object: \ic_lkup_row_dec_c4 of type 44
Object: \ic_lkup_panel_dec_c4 of type 44
Object: \wr_ic_dir_entry_c4 of type 44
Object: \ic_dir_clear_c4 of type 44
Object: \lkup_addr8_c4 of type 44
Object: \dir_error_c8 of type 44
Object: \so of type 44
Object: \tagdp_lkup_addr11_c5 of type 44
Object: \ic_parity_out of type 44
Object: \dc_parity_out of type 44
Object: \arbdp_dir_wr_par_c3 of type 44
Object: \arbctl_dir_vld_c3_l of type 44
Object: \arbctl_ic_rd_en_c3 of type 44
Object: \arbctl_dc_rd_en_c3 of type 44
Object: \arbctl_ic_wr_en_c3 of type 44
Object: \arbctl_dc_wr_en_c3 of type 44
Object: \arbctl_dir_panel_dcd_c3 of type 44
Object: \arbctl_dir_panel_icd_c3 of type 44
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 44
Object: \arbctl_lkup_bank_ena_icd_c3 of type 44
Object: \arbctl_inval_mask_dcd_c3 of type 44
Object: \arbctl_inval_mask_icd_c3 of type 44
Object: \arbctl_wr_dc_dir_entry_c3 of type 44
Object: \arbctl_wr_ic_dir_entry_c3 of type 44
Object: \lkup_row_addr_dcd_c3 of type 44
Object: \lkup_row_addr_icd_c3 of type 44
Object: \oneshot_dir_clear_c3 of type 44
Object: \tagdp_lkup_addr11_c4 of type 44
Object: \sehold of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_tagdp_lkup_addr11_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \en of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_error_c8 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_par_c4 of type 32
Object: \ff_dir_vld_dcd_c4_l of type 32
Object: \ff_dc_rd_en_c4 of type 32
Object: \ff_ic_rd_en_c4 of type 32
Object: \ff_dc_wr_en_c4 of type 32
Object: \ff_ic_wr_en_c4 of type 32
Object: \ff_inval_mask_dcd_c4 of type 32
Object: \ff_inval_mask_icd_c4 of type 32
Object: \ff_dir_panel_dcd_c4 of type 32
Object: \ff_dir_panel_icd_c4 of type 32
Object: \ff_lkup_row_addr_dcd_c4 of type 32
Object: \ff_lkup_bank_ena_dcd_c4 of type 32
Object: \ff_lkup_row_addr_icd_c4 of type 32
Object: \ff_lkup_bank_ena_icd_c4 of type 32
Object: \ff_wr_dc_dir_entry_c4 of type 32
Object: \ff_wr_ic_dir_entry_c4 of type 32
Object: \ff_ic_dir_clear_c4 of type 32
Object: \ff_dc_dir_clear_c4 of type 32
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dir_panel_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_dirrep of type 32
Object:  of type 8
Object: \dir_error_c7 of type 608
Object: \dir_error_c7 of type 36
Object:  of type 39
Object:  of type 39
Object: \ic_parity_out of type 608
Object:  of type 39
Object: \dc_parity_out of type 608
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \lkup_addr8_c4 of type 608
Object: \lkup_row_addr_icd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object: \dir_panel_icd_c4 of type 36
Object: \lkup_row_addr_dcd_c4 of type 36
Object: \lkup_row_addr_icd_c4 of type 36
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dirrep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322cc90] str=&#39;\work_sctag_dirrep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322cf40] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322d330] str=&#39;\dir_vld_c4_l&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322d500] str=&#39;\dc_rd_en_c4&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322d6b0] str=&#39;\dc_wr_en_c4&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x322d840] str=&#39;\inval_mask_dcd_c4&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x322d9f0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x322dbf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x322dda0] str=&#39;\dc_lkup_row_dec_c4&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x322df50] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x322e190] str=&#39;\wr_dc_dir_entry_c4&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e2f0] str=&#39;\dc_dir_clear_c4&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e4a0] str=&#39;\ic_rd_en_c4&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e650] str=&#39;\ic_wr_en_c4&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e800] str=&#39;\inval_mask_icd_c4&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x322e9b0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x322eb60] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x322ed10] str=&#39;\ic_lkup_row_dec_c4&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x322efd0] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x322f0f0] str=&#39;\wr_ic_dir_entry_c4&#39; output reg port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x322f2a0] str=&#39;\ic_dir_clear_c4&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f450] str=&#39;\lkup_addr8_c4&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f600] str=&#39;\dir_error_c8&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f7b0] str=&#39;\so&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f960] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x322fb10] str=&#39;\ic_parity_out&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x322fcc0] str=&#39;\dc_parity_out&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x322fe70] str=&#39;\arbdp_dir_wr_par_c3&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x322ffb0] str=&#39;\arbctl_dir_vld_c3_l&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x32300d0] str=&#39;\arbctl_ic_rd_en_c3&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x32301f0] str=&#39;\arbctl_dc_rd_en_c3&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x3230360] str=&#39;\arbctl_ic_wr_en_c3&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x32304d0] str=&#39;\arbctl_dc_wr_en_c3&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x3230640] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x32309c0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x3230ae0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x3230c00] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x3230d20] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x3230e90] str=&#39;\arbctl_inval_mask_icd_c3&#39; input port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x3231000] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x3231170] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x32312e0] str=&#39;\lkup_row_addr_dcd_c3&#39; input port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3231450] str=&#39;\lkup_row_addr_icd_c3&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x32315c0] str=&#39;\oneshot_dir_clear_c3&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3231730] str=&#39;\tagdp_lkup_addr11_c4&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x32318a0] str=&#39;\sehold&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3231a10] str=&#39;\rclk&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3231b80] str=&#39;\si&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3231cf0] str=&#39;\se&#39; input port=48
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3231e60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232a50] str=&#39;\work_sctag_dirrep::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232b70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232c90] str=&#39;\tagdp_lkup_addr11_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232e70] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232f90] str=&#39;\tagdp_lkup_addr11_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233170] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233290] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233490] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x32335b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233800] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233920] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233b20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233c40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233e40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233f60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234140] str=&#39;\ff_dir_error_c8&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234b90] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234cb0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234dd0] str=&#39;\dir_error_c8&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234fb0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32350d0] str=&#39;\dir_error_c7&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32352b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32353d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32355d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32356f0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235940] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235a60] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235c60] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235d80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3235f60] str=&#39;\ff_wr_par_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32360d0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236230] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236350] str=&#39;\dirrep_dir_wr_par_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236550] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236670] str=&#39;\arbdp_dir_wr_par_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236850] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236970] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236b70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236c90] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236ee0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3237000] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3237200] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3237320] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237500] str=&#39;\ff_dir_vld_dcd_c4_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3237670] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32377d0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32378f0] str=&#39;\dir_vld_c4_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237af0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237c10] str=&#39;\arbctl_dir_vld_c3_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237df0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237f10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3238110] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3238230] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3238480] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32385a0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32387a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32388c0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3238aa0] str=&#39;\ff_dc_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3238c10] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3238d70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3238e90] str=&#39;\dc_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239090] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32391b0] str=&#39;\arbctl_dc_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239390] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32394b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32396b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32397d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239a20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239b40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239d40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239e60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a040] str=&#39;\ff_ic_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323a1b0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a310] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a430] str=&#39;\ic_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a630] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a750] str=&#39;\arbctl_ic_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a930] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323aa50] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323ac50] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323ad70] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323afc0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323b0e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323b2e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323b400] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323b5e0] str=&#39;\ff_dc_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323b750] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323b8b0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323b9d0] str=&#39;\dc_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bbd0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bcf0] str=&#39;\arbctl_dc_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bed0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bff0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c1f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c310] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c560] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c680] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c880] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c9a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323cb80] str=&#39;\ff_ic_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323ccf0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323ce50] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323cf70] str=&#39;\ic_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d170] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d290] str=&#39;\arbctl_ic_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d470] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d590] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d790] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d8b0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323db00] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323dc20] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323de20] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323df40] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e120] str=&#39;\ff_inval_mask_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323e290] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e3f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e510] str=&#39;\inval_mask_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e710] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e830] str=&#39;\arbctl_inval_mask_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323ea10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323eb30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323ed30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323ee50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f0a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f1c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f3c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f4e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323f6c0] str=&#39;\ff_inval_mask_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323f830] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323f990] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323fab0] str=&#39;\inval_mask_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323fcb0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323fdd0] str=&#39;\arbctl_inval_mask_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323ffb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x32400d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x32402d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x32403f0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240640] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240760] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240960] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240a80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3240c60] str=&#39;\ff_dir_panel_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3240dd0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3240f30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241050]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241250] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241370]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241550] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241670] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241870] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241990] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241be0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241d00] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241f00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3242020] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242200] str=&#39;\ff_dir_panel_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3242370] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32424d0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32425f0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32427f0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242910]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242af0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242c10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242e10] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242f30] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3243180] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32432a0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32434a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32435c0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32437a0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3243910] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243a70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243b90] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243d90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243eb0] str=&#39;\lkup_row_addr_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244090] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32441b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32443b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32444d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244720] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244840] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244a40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244b60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3244d40] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3244eb0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245010] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245130] str=&#39;\dc_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245330] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245450] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245630] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245750] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245950] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245a70] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245cc0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245de0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245fe0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3246100] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32462e0] str=&#39;\ff_lkup_row_addr_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3246450] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32465b0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32466d0] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32468d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32469f0] str=&#39;\lkup_row_addr_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3246bd0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3246cf0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3246ef0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247010] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247260] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247380] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247580] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32476a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247880] str=&#39;\ff_lkup_bank_ena_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32479f0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247b50] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247c70] str=&#39;\ic_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247e70] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247f90] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248170] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248290] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248490] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x32485b0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248800] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248920] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248b20] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248c40] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3248e20] str=&#39;\ff_wr_dc_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3248f90] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x32490f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249210] str=&#39;\wr_dc_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249410] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249530]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249710] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249830] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249a30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249b50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249da0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249ec0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x324a0c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x324a1e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x32307b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324a780] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324a8a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324a9c0] str=&#39;\wr_ic_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324aae0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324ac00]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324ad20] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324ae40] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324af60] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b080] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b1a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b2c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b3e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b500] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324b620] str=&#39;\ff_ic_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324b740] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324b860] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324b980] str=&#39;\ic_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324baa0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324bbc0] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324bce0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324be00] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324bf20] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c040] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c1b0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c2d0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c490] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c5b0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324c770] str=&#39;\ff_dc_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324c8e0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324ca00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324cb20] str=&#39;\dc_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324cce0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324ce00] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324cfc0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d0e0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d2a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d3c0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d5d0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d6f0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d8b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d9d0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x324dbe0] str=&#39;\dir_error_c7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324dd50] str=&#39;\dir_panel_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324de70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e150] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e2c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324dfe0] str=&#39;\dir_panel_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e430]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e710] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324e5a0] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324e9f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324ecd0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324ee40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324efb0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324f290] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324f400] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324f5c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324f6e0] str=&#39;\dir_error_c7&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fa10]
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fb30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fca0] str=&#39;\ic_parity_out&#39;
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fe60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324ff80] str=&#39;\dc_parity_out&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250140]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250260] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x32503d0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250540] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250700]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250840]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250a10] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250bc0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250d50] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250f00]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3251020] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3251140]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3251260] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251380]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32514a0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32515c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32516e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251800]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251970]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251ae0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251c50]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251dc0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251f80] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32520a0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3252210] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32523d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32524f0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252660]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32527d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252990]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252ab0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252c20]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252d90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252f50]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3253070] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32531e0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3253350] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253550]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253670] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253800]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253990] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253b90]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253cf0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253ea0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254030] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254230] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254370]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254500] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254700]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254820] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254990]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254b00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254cc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3254de0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254f60] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3255110]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3255410] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x32555c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3255770] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x32552a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255920] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255a90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255c00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255dc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3255ee0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256060] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256210]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256510] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x32566c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256870] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x32563a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256a20] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256b90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256d00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256ec0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3256fe0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257160] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257310]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257610] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x32577c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257970] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x32574a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257b20] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257c90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257e00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257fc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32580e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258260] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258410]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258710] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x32588c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258a70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x32585a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3258c20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3258d90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3258f00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x32590c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32591e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259360] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259510]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259810] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x32599c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259b70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x32596a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3259d20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3259e90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a000] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a1c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325a2e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a460] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a610]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a910] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325aac0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325ac70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325a7a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325ae20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325af90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b100] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b2c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325b3e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b560] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b710]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325ba10] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325bbc0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325bd70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325b8a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325bf20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c090]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c200] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c3c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325c4e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c660] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c810]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325cb10] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325ccc0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325ce70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325c9a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d020] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d190]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d300] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d4c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325d5e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d760] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d910]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325dc10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325ddc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325df70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325daa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e120] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e290]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e400] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e5c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325e6e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e860] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325ea10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325ed10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325eec0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325f070] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325eba0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f220] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f390]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f500] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f6c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325f7e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f960] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325fb10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325fe10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325ffc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x3260170] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x325fca0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260320] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260490]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260600] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x32607c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32608e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260a60] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260c10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260f10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x32610c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3261270] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3260da0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261420] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261590]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261700] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x32618c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32619e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261b60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261d10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3262010] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x32621c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3262370] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3261ea0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262520] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262690]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262800] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x32629c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3262ae0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262c60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262e10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3263110] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x32632c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3263470] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3262fa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263620] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263790]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263900] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263ac0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3263be0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263d60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263f10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3264210] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x32643c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3264570] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x32640a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264720] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264890]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264a00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264bc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3264ce0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264e60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3265010]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3265310] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x32654c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3265670] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x32651a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3265820] str=&#39;\lkup_addr8_c4&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x32659e0] str=&#39;\lkup_row_addr_icd_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3265b00]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3265c70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3265e50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3265f70] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x32660e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266270] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266470]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3266590]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266710] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x32668c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266bc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266d70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266f20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3266a50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x32670d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267240]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x32673b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267570]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3267690]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267810] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x32679c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267cc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267e70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3268020] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3267b50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x32681d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268340]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x32684b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268670]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3268790]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268910] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268ac0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268dc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268f70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3269120] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3268c50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x32692d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269440]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x32695b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269770]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3269890]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269a10] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269bc0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269ec0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x326a070] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x326a220] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0.
Warning: reg &#39;\lkup_addr8_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x322cc90] str=&#39;\work_sctag_dirrep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322cf40] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322d330] str=&#39;\dir_vld_c4_l&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322d500] str=&#39;\dc_rd_en_c4&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x322d6b0] str=&#39;\dc_wr_en_c4&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x322d840] str=&#39;\inval_mask_dcd_c4&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x322d9f0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x322dbf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x322dda0] str=&#39;\dc_lkup_row_dec_c4&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x322df50] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x322e190] str=&#39;\wr_dc_dir_entry_c4&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e2f0] str=&#39;\dc_dir_clear_c4&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e4a0] str=&#39;\ic_rd_en_c4&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e650] str=&#39;\ic_wr_en_c4&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x322e800] str=&#39;\inval_mask_icd_c4&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x322e9b0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x322eb60] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x322ed10] str=&#39;\ic_lkup_row_dec_c4&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x322efd0] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x322f0f0] str=&#39;\wr_ic_dir_entry_c4&#39; output reg basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x322f2a0] str=&#39;\ic_dir_clear_c4&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f450] str=&#39;\lkup_addr8_c4&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f600] str=&#39;\dir_error_c8&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f7b0] str=&#39;\so&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x322f960] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x322fb10] str=&#39;\ic_parity_out&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x322fcc0] str=&#39;\dc_parity_out&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x322fe70] str=&#39;\arbdp_dir_wr_par_c3&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x322ffb0] str=&#39;\arbctl_dir_vld_c3_l&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x32300d0] str=&#39;\arbctl_ic_rd_en_c3&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x32301f0] str=&#39;\arbctl_dc_rd_en_c3&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x3230360] str=&#39;\arbctl_ic_wr_en_c3&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x32304d0] str=&#39;\arbctl_dc_wr_en_c3&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x3230640] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x32309c0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x3230ae0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x3230c00] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x3230d20] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x3230e90] str=&#39;\arbctl_inval_mask_icd_c3&#39; input basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x3231000] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x3231170] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x32312e0] str=&#39;\lkup_row_addr_dcd_c3&#39; input basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3231450] str=&#39;\lkup_row_addr_icd_c3&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x32315c0] str=&#39;\oneshot_dir_clear_c3&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x3231730] str=&#39;\tagdp_lkup_addr11_c4&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x32318a0] str=&#39;\sehold&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3231a10] str=&#39;\rclk&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3231b80] str=&#39;\si&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x3231cf0] str=&#39;\se&#39; input basic_prep port=48 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3231e60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232a50] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232b70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232c90 -&gt; 0x322f960] str=&#39;\tagdp_lkup_addr11_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232e70] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3232f90 -&gt; 0x3231730] str=&#39;\tagdp_lkup_addr11_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233170] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233290 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233490] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x32335b0 -&gt; 0x32efdc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233800] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233920 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233b20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233c40 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233e40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x3233f60 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234140] str=&#39;\ff_dir_error_c8&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234b90] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234cb0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234dd0 -&gt; 0x322f600] str=&#39;\dir_error_c8&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3234fb0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32350d0 -&gt; 0x324dbe0] str=&#39;\dir_error_c7&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32352b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32353d0 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32355d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x32356f0 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235940] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235a60 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235c60] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x3235d80 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3235f60] str=&#39;\ff_wr_par_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32360d0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236230] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236350 -&gt; 0x322cf40] str=&#39;\dirrep_dir_wr_par_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236550] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236670 -&gt; 0x322fe70] str=&#39;\arbdp_dir_wr_par_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236850] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236970 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236b70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236c90 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3236ee0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3237000 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3237200] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x3237320 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237500] str=&#39;\ff_dir_vld_dcd_c4_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3237670] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32377d0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32378f0 -&gt; 0x322d330] str=&#39;\dir_vld_c4_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237af0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237c10 -&gt; 0x322ffb0] str=&#39;\arbctl_dir_vld_c3_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237df0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3237f10 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3238110] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3238230 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x3238480] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32385a0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32387a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x32388c0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3238aa0] str=&#39;\ff_dc_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3238c10] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3238d70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3238e90 -&gt; 0x322d500] str=&#39;\dc_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239090] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32391b0 -&gt; 0x32301f0] str=&#39;\arbctl_dc_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239390] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32394b0 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32396b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x32397d0 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239a20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239b40 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239d40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x3239e60 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a040] str=&#39;\ff_ic_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323a1b0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a310] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a430 -&gt; 0x322e4a0] str=&#39;\ic_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a630] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a750 -&gt; 0x32300d0] str=&#39;\arbctl_ic_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323a930] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323aa50 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323ac50] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323ad70 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323afc0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323b0e0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323b2e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x323b400 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323b5e0] str=&#39;\ff_dc_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323b750] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323b8b0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323b9d0 -&gt; 0x322d6b0] str=&#39;\dc_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bbd0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bcf0 -&gt; 0x32304d0] str=&#39;\arbctl_dc_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bed0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323bff0 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c1f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c310 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c560] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c680 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c880] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x323c9a0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323cb80] str=&#39;\ff_ic_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323ccf0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323ce50] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323cf70 -&gt; 0x322e650] str=&#39;\ic_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d170] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d290 -&gt; 0x3230360] str=&#39;\arbctl_ic_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d470] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d590 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d790] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323d8b0 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323db00] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323dc20 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323de20] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x323df40 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e120] str=&#39;\ff_inval_mask_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323e290] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e3f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e510 -&gt; 0x322d840] str=&#39;\inval_mask_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e710] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323e830 -&gt; 0x3230d20] str=&#39;\arbctl_inval_mask_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323ea10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323eb30 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323ed30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323ee50 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f0a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f1c0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f3c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x323f4e0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323f6c0] str=&#39;\ff_inval_mask_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x323f830] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323f990] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323fab0 -&gt; 0x322e800] str=&#39;\inval_mask_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323fcb0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323fdd0 -&gt; 0x3230e90] str=&#39;\arbctl_inval_mask_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x323ffb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x32400d0 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x32402d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x32403f0 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240640] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240760 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240960] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x3240a80 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3240c60] str=&#39;\ff_dir_panel_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3240dd0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3240f30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241050 -&gt; 0x32efdc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241250] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241370 -&gt; 0x32efdc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241550] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241670 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241870] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241990 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241be0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241d00 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3241f00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x3242020 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242200] str=&#39;\ff_dir_panel_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3242370] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32424d0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32425f0 -&gt; 0x32efdc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32427f0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242910 -&gt; 0x32efdc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242af0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242c10 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242e10] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3242f30 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x3243180] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32432a0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32434a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x32435c0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32437a0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3243910] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243a70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243b90 -&gt; 0x324e5a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243d90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3243eb0 -&gt; 0x32312e0] str=&#39;\lkup_row_addr_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244090] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32441b0 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32443b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x32444d0 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244720] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244840 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244a40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x3244b60 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3244d40] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3244eb0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245010] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245130 -&gt; 0x322dda0] str=&#39;\dc_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245330] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245450 -&gt; 0x3230ae0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245630] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245750 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245950] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245a70 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245cc0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245de0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3245fe0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x3246100 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32462e0] str=&#39;\ff_lkup_row_addr_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3246450] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32465b0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32466d0 -&gt; 0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32468d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32469f0 -&gt; 0x3231450] str=&#39;\lkup_row_addr_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3246bd0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3246cf0 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3246ef0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247010 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247260] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247380 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x3247580] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x32476a0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247880] str=&#39;\ff_lkup_bank_ena_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32479f0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247b50] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247c70 -&gt; 0x322ed10] str=&#39;\ic_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247e70] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3247f90 -&gt; 0x3230c00] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248170] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248290 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248490] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x32485b0 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248800] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248920 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248b20] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x3248c40 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3248e20] str=&#39;\ff_wr_dc_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3248f90] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x32490f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249210 -&gt; 0x322e190] str=&#39;\wr_dc_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249410] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249530 -&gt; 0x32efdc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249710] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249830 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249a30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249b50 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249da0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x3249ec0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x324a0c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x324a1e0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x32307b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324a780] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324a8a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324a9c0 -&gt; 0x322f0f0] str=&#39;\wr_ic_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324aae0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324ac00 -&gt; 0x32efdc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324ad20] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324ae40 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324af60] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b080 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b1a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b2c0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b3e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x324b500 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324b620] str=&#39;\ff_ic_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324b740] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324b860] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324b980 -&gt; 0x322f2a0] str=&#39;\ic_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324baa0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324bbc0 -&gt; 0x32315c0] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324bce0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324be00 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324bf20] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c040 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c1b0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c2d0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c490] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x324c5b0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324c770] str=&#39;\ff_dc_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324c8e0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324ca00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324cb20 -&gt; 0x322e2f0] str=&#39;\dc_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324cce0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324ce00 -&gt; 0x32315c0] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324cfc0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d0e0 -&gt; 0x3231a10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d2a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d3c0 -&gt; 0x3231cf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d5d0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d6f0 -&gt; 0x3231b80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d8b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x324d9d0 -&gt; 0x322f7b0] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x324dbe0] str=&#39;\dir_error_c7&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324de70] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e150] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e2c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e430] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e710] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x324e880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324e5a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324e9f0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324ecd0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324ee40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324efb0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324f290] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x324f400] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324f5c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324f6e0 -&gt; 0x324dbe0] str=&#39;\dir_error_c7&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fa10] basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fb30] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fca0 -&gt; 0x322fb10] str=&#39;\ic_parity_out&#39; basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324fe60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x324ff80 -&gt; 0x322fcc0] str=&#39;\dc_parity_out&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250140] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250260 -&gt; 0x322dbf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x32503d0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250540] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250700] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250840] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250a10 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250bc0] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250d50] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3250f00] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3251020 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3251140] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x3251260] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251380] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32514a0 -&gt; 0x322dbf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32515c0] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32516e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251800] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251970] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251ae0 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251c50] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251dc0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3251f80 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x32520a0] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x3252210] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32523d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32524f0 -&gt; 0x322dbf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252660] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32527d0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252990] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252ab0 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252c20] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252d90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3252f50] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3253070 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x32531e0] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x3253350] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253550] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253670 -&gt; 0x322dbf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253800] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253990] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253b90] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253cf0 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3253ea0] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254030] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254230 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254370] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x3254500] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254700] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254820 -&gt; 0x322d9f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254990] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254b00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254cc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3254de0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3254f60 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3255110] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3255410] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x32555c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x3255770] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x32552a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255920 -&gt; 0x322d9f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255a90] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255c00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3255dc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3255ee0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256060 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256210] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256510] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x32566c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x3256870] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x32563a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256a20 -&gt; 0x322d9f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256b90] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256d00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3256ec0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3256fe0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257160 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257310] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257610] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x32577c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x3257970] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x32574a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257b20 -&gt; 0x322d9f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257c90] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257e00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3257fc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32580e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258260 -&gt; 0x324dd50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258410] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258710] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x32588c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x3258a70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x32585a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3258c20 -&gt; 0x322eb60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3258d90] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3258f00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x32590c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32591e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259360 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259510] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259810] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x32599c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x3259b70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x32596a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3259d20 -&gt; 0x322eb60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x3259e90] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a000] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a1c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325a2e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a460 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a610] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325a910] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325aac0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x325ac70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325a7a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325ae20 -&gt; 0x322eb60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325af90] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b100] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b2c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325b3e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b560 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325b710] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325ba10] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325bbc0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x325bd70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325b8a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325bf20 -&gt; 0x322eb60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c090] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c200] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c3c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325c4e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c660 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325c810] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325cb10] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325ccc0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x325ce70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325c9a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d020 -&gt; 0x322e9b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d190] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d300] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d4c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325d5e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d760 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325d910] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325dc10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325ddc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x325df70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325daa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e120 -&gt; 0x322e9b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e290] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e400] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e5c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325e6e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325e860 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325ea10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325ed10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325eec0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x325f070] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325eba0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f220 -&gt; 0x322e9b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f390] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f500] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f6c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x325f7e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325f960 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325fb10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325fe10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x325ffc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x3260170] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x325fca0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260320 -&gt; 0x322e9b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260490] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260600] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x32607c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32608e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260a60 -&gt; 0x324dfe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260c10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3260f10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x32610c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x3261270] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3260da0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261420 -&gt; 0x322df50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261590] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261700] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x32618c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32619e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261b60 -&gt; 0x324e5a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3261d10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3262010] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x32621c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x3262370] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3261ea0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262520 -&gt; 0x322df50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262690] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262800] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x32629c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3262ae0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262c60 -&gt; 0x324e5a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3262e10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3263110] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x32632c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x3263470] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3262fa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263620 -&gt; 0x322df50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263790] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263900] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263ac0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3263be0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263d60 -&gt; 0x324e5a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3263f10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3264210] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x32643c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x3264570] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x32640a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264720 -&gt; 0x322df50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264890] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264a00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264bc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3264ce0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3264e60 -&gt; 0x324e5a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3265010] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3265310] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x32654c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x3265670] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x32651a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3265820 -&gt; 0x322f450] str=&#39;\lkup_addr8_c4&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x32659e0 -&gt; 0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3265b00] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x3265c70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3265e50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3265f70 -&gt; 0x322efd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x32660e0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266270] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266470] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3266590] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266710 -&gt; 0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x32668c0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266bc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266d70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x3266f20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3266a50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x32670d0 -&gt; 0x322efd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267240] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x32673b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267570] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3267690] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267810 -&gt; 0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x32679c0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267cc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3267e70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x3268020] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3267b50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x32681d0 -&gt; 0x322efd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268340] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x32684b0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268670] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3268790] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268910 -&gt; 0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268ac0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268dc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3268f70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x3269120] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3268c50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x32692d0 -&gt; 0x322efd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269440] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x32695b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269770] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3269890] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269a10 -&gt; 0x324eb60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269bc0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x3269ec0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x326a070] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x326a220] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:0</a>.0-0.0&gt; [0x32efdc0] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>$8_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>$10_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>$11_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$13_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$14_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$15_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$17_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$18_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$19_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$21_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$22_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$23_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$25_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$26_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$27_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$29_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$30_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$31_Y
    new assignment: { } = { }.
Generating RTLIL representation for module `\work_sctag_dirrep::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234260] str=&#39;\work_sctag_dirrep::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32343a0] str=&#39;\q&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32344e0] str=&#39;\din&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234620] str=&#39;\clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234740] str=&#39;\se&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234860] str=&#39;\si&#39; port=60
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32349d0] str=&#39;\so&#39; port=61
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234260] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32343a0] str=&#39;\q&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32344e0] str=&#39;\din&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234620] str=&#39;\clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234740] str=&#39;\se&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3234860] str=&#39;\si&#39; basic_prep port=60 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32349d0] str=&#39;\so&#39; basic_prep port=61 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dirrep::dffe_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3231f80] str=&#39;\work_sctag_dirrep::dffe_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232100] str=&#39;\q&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232280] str=&#39;\din&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32323c0] str=&#39;\clk&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32324e0] str=&#39;\en&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232600] str=&#39;\se&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232770] str=&#39;\si&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232890] str=&#39;\so&#39; port=55
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3231f80] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232100] str=&#39;\q&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232280] str=&#39;\din&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32323c0] str=&#39;\clk&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x32324e0] str=&#39;\en&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232600] str=&#39;\se&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232770] str=&#39;\si&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3232890] str=&#39;\so&#39; basic_prep port=55 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dirrep::dff_s&#39; referenced in module `work_sctag_dirrep&#39; in cell `ff_dc_dir_clear_c4&#39; does not have a port named &#39;so&#39;.

</pre>
</body>