library ieee;
use ieee.std_logic_1164.all;

entity Testbench is
end entity;

architecture arch of Testbench is
signal clk1: std_logic := '0';
signal outp: std_logic;

component clock_test is
	port(clk: in std_logic; a: out std_logic);
end component;

begin
	
	clock: process is
	begin
		clk1 <= not clk1;
		wait for 10 ns;
	end process;

	uut: clock_test
		port map(clk => clk1, a => outp);
	
end architecture;
	