Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 13:55:15 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    107.003        0.000                      0                  115        0.226        0.000                      0                  115        7.000        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_video_pll  {0.000 55.556}       111.111         9.000           
  clkfbout_video_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_video_pll      107.003        0.000                      0                  115        0.226        0.000                      0                  115       55.056        0.000                       0                    69  
  clkfbout_video_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack      107.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.003ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.021ns (25.697%)  route 2.952ns (74.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.625    -0.848    color_bar_m0/clk_out1
    SLICE_X2Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.370 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=5, routed)           0.901     0.531    color_bar_m0/h_cnt_reg_n_0_[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.295     0.826 r  color_bar_m0/hs_reg_i_2/O
                         net (fo=6, routed)           0.839     1.665    color_bar_m0/hs_reg_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     1.789 r  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          1.212     3.001    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     3.125 r  color_bar_m0/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.125    color_bar_m0/h_cnt[3]
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.506   109.661    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[3]/C
                         clock pessimism              0.563   110.224    
                         clock uncertainty           -0.127   110.097    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.031   110.128    color_bar_m0/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        110.128    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                107.003    

Slack (MET) :             107.004ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.021ns (25.714%)  route 2.950ns (74.286%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.625    -0.848    color_bar_m0/clk_out1
    SLICE_X2Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.370 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=5, routed)           0.901     0.531    color_bar_m0/h_cnt_reg_n_0_[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.295     0.826 r  color_bar_m0/hs_reg_i_2/O
                         net (fo=6, routed)           0.839     1.665    color_bar_m0/hs_reg_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     1.789 r  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          1.209     2.998    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     3.122 r  color_bar_m0/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.122    color_bar_m0/h_cnt[2]
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.506   109.661    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[2]/C
                         clock pessimism              0.563   110.224    
                         clock uncertainty           -0.127   110.097    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.029   110.126    color_bar_m0/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        110.126    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                107.004    

Slack (MET) :             107.019ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.049ns (26.217%)  route 2.952ns (73.783%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.625    -0.848    color_bar_m0/clk_out1
    SLICE_X2Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.370 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=5, routed)           0.901     0.531    color_bar_m0/h_cnt_reg_n_0_[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.295     0.826 r  color_bar_m0/hs_reg_i_2/O
                         net (fo=6, routed)           0.839     1.665    color_bar_m0/hs_reg_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     1.789 r  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          1.212     3.001    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.152     3.153 r  color_bar_m0/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.153    color_bar_m0/h_cnt[6]
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.506   109.661    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[6]/C
                         clock pessimism              0.563   110.224    
                         clock uncertainty           -0.127   110.097    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.075   110.172    color_bar_m0/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        110.172    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                107.019    

Slack (MET) :             107.022ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.049ns (26.235%)  route 2.950ns (73.765%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.625    -0.848    color_bar_m0/clk_out1
    SLICE_X2Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.370 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=5, routed)           0.901     0.531    color_bar_m0/h_cnt_reg_n_0_[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.295     0.826 r  color_bar_m0/hs_reg_i_2/O
                         net (fo=6, routed)           0.839     1.665    color_bar_m0/hs_reg_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     1.789 r  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          1.209     2.998    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.152     3.150 r  color_bar_m0/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.150    color_bar_m0/h_cnt[8]
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.506   109.661    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[8]/C
                         clock pessimism              0.563   110.224    
                         clock uncertainty           -0.127   110.097    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.075   110.172    color_bar_m0/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        110.172    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                107.022    

Slack (MET) :             107.075ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.021ns (25.767%)  route 2.941ns (74.233%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 109.662 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.625    -0.848    color_bar_m0/clk_out1
    SLICE_X2Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.370 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=5, routed)           0.901     0.531    color_bar_m0/h_cnt_reg_n_0_[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.295     0.826 r  color_bar_m0/hs_reg_i_2/O
                         net (fo=6, routed)           0.839     1.665    color_bar_m0/hs_reg_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     1.789 r  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          1.201     2.990    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  color_bar_m0/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.114    color_bar_m0/h_cnt[1]
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.507   109.662    color_bar_m0/clk_out1
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/h_cnt_reg[1]/C
                         clock pessimism              0.577   110.239    
                         clock uncertainty           -0.127   110.112    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.077   110.189    color_bar_m0/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        110.189    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                107.075    

Slack (MET) :             107.084ns  (required time - arrival time)
  Source:                 color_bar_m0/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.773%)  route 2.975ns (78.227%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 109.668 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    -0.850    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.394 r  color_bar_m0/v_active_reg/Q
                         net (fo=4, routed)           0.971     0.577    color_bar_m0/v_active
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.701 f  color_bar_m0/rgb_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.312     1.012    color_bar_m0/rgb_r_reg[7]_i_9_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.136 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=3, routed)           0.637     1.773    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.897 r  color_bar_m0/rgb_r_reg[7]_i_2/O
                         net (fo=8, routed)           1.056     2.953    color_bar_m0/rgb_r_reg[7]_i_2_n_0
    SLICE_X0Y34          FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.513   109.668    color_bar_m0/clk_out1
    SLICE_X0Y34          FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]/C
                         clock pessimism              0.563   110.231    
                         clock uncertainty           -0.127   110.104    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)       -0.067   110.037    color_bar_m0/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        110.037    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                107.084    

Slack (MET) :             107.090ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.047ns (26.251%)  route 2.941ns (73.749%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 109.662 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.625    -0.848    color_bar_m0/clk_out1
    SLICE_X2Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478    -0.370 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=5, routed)           0.901     0.531    color_bar_m0/h_cnt_reg_n_0_[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.295     0.826 r  color_bar_m0/hs_reg_i_2/O
                         net (fo=6, routed)           0.839     1.665    color_bar_m0/hs_reg_i_2_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124     1.789 r  color_bar_m0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          1.201     2.990    color_bar_m0/h_cnt[11]_i_3_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.150     3.140 r  color_bar_m0/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.140    color_bar_m0/h_cnt[4]
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.507   109.662    color_bar_m0/clk_out1
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/h_cnt_reg[4]/C
                         clock pessimism              0.577   110.239    
                         clock uncertainty           -0.127   110.112    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.118   110.230    color_bar_m0/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        110.230    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                107.090    

Slack (MET) :             107.098ns  (required time - arrival time)
  Source:                 color_bar_m0/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.816%)  route 2.967ns (78.184%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 109.668 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    -0.850    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.394 r  color_bar_m0/v_active_reg/Q
                         net (fo=4, routed)           0.971     0.577    color_bar_m0/v_active
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.701 f  color_bar_m0/rgb_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.312     1.012    color_bar_m0/rgb_r_reg[7]_i_9_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.136 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=3, routed)           0.554     1.691    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.124     1.815 r  color_bar_m0/rgb_g_reg[7]_i_1/O
                         net (fo=8, routed)           1.131     2.945    color_bar_m0/rgb_g_reg[7]_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.513   109.668    color_bar_m0/clk_out1
    SLICE_X1Y34          FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.563   110.231    
                         clock uncertainty           -0.127   110.104    
    SLICE_X1Y34          FDCE (Setup_fdce_C_D)       -0.061   110.043    color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        110.043    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                107.098    

Slack (MET) :             107.131ns  (required time - arrival time)
  Source:                 color_bar_m0/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.822ns (23.445%)  route 2.684ns (76.555%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 109.662 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    -0.850    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.394 r  color_bar_m0/v_active_reg/Q
                         net (fo=4, routed)           0.971     0.577    color_bar_m0/v_active
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.701 f  color_bar_m0/rgb_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.312     1.012    color_bar_m0/rgb_r_reg[7]_i_9_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.136 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=3, routed)           0.554     1.691    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.118     1.809 r  color_bar_m0/rgb_b_reg[7]_i_1/O
                         net (fo=8, routed)           0.847     2.656    color_bar_m0/rgb_b_reg[7]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.507   109.662    color_bar_m0/clk_out1
    SLICE_X3Y28          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.563   110.225    
                         clock uncertainty           -0.127   110.098    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)       -0.311   109.787    color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        109.787    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                107.131    

Slack (MET) :             107.134ns  (required time - arrival time)
  Source:                 color_bar_m0/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.822ns (23.411%)  route 2.689ns (76.589%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 109.662 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    -0.850    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.394 r  color_bar_m0/v_active_reg/Q
                         net (fo=4, routed)           0.971     0.577    color_bar_m0/v_active
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.124     0.701 f  color_bar_m0/rgb_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.312     1.012    color_bar_m0/rgb_r_reg[7]_i_9_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.136 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=3, routed)           0.554     1.691    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.118     1.809 r  color_bar_m0/rgb_b_reg[7]_i_1/O
                         net (fo=8, routed)           0.852     2.661    color_bar_m0/rgb_b_reg[7]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.507   109.662    color_bar_m0/clk_out1
    SLICE_X3Y28          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_6/C
                         clock pessimism              0.563   110.225    
                         clock uncertainty           -0.127   110.098    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)       -0.303   109.795    color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                        109.795    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                107.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 color_bar_m0/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.587    -0.557    color_bar_m0/clk_out1
    SLICE_X2Y30          FDCE                                         r  color_bar_m0/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  color_bar_m0/hs_reg_reg/Q
                         net (fo=2, routed)           0.127    -0.266    color_bar_m0/hs_reg
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854    -0.797    color_bar_m0/clk_out1
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/hs_reg_d0_reg/C
                         clock pessimism              0.252    -0.545    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.053    -0.492    color_bar_m0/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.924%)  route 0.195ns (58.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.585    -0.559    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  color_bar_m0/vs_reg_reg/Q
                         net (fo=2, routed)           0.195    -0.223    color_bar_m0/vs_reg_reg_n_0
    SLICE_X4Y28          FDCE                                         r  color_bar_m0/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.852    -0.799    color_bar_m0/clk_out1
    SLICE_X4Y28          FDCE                                         r  color_bar_m0/vs_reg_d0_reg/C
                         clock pessimism              0.252    -0.547    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.070    -0.477    color_bar_m0/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 color_bar_m0/active_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.624%)  route 0.174ns (48.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.585    -0.559    color_bar_m0/clk_out1
    SLICE_X0Y28          FDCE                                         r  color_bar_m0/active_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  color_bar_m0/active_x_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.244    color_bar_m0/active_x[3]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  color_bar_m0/rgb_r_reg[7]_i_2/O
                         net (fo=8, routed)           0.000    -0.199    color_bar_m0/rgb_r_reg[7]_i_2_n_0
    SLICE_X1Y28          FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854    -0.797    color_bar_m0/clk_out1
    SLICE_X1Y28          FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6/C
                         clock pessimism              0.251    -0.546    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.092    -0.454    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.588    -0.556    color_bar_m0/clk_out1
    SLICE_X3Y31          FDCE                                         r  color_bar_m0/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  color_bar_m0/v_cnt_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.247    color_bar_m0/v_cnt_reg_n_0_[0]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  color_bar_m0/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    color_bar_m0/v_cnt[0]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  color_bar_m0/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.857    -0.794    color_bar_m0/clk_out1
    SLICE_X3Y31          FDCE                                         r  color_bar_m0/v_cnt_reg[0]/C
                         clock pessimism              0.238    -0.556    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.091    -0.465    color_bar_m0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 color_bar_m0/h_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.587    -0.557    color_bar_m0/clk_out1
    SLICE_X1Y30          FDCE                                         r  color_bar_m0/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  color_bar_m0/h_active_reg/Q
                         net (fo=4, routed)           0.181    -0.236    color_bar_m0/h_active_reg_n_0
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  color_bar_m0/h_active_i_1/O
                         net (fo=1, routed)           0.000    -0.191    color_bar_m0/h_active_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  color_bar_m0/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.856    -0.795    color_bar_m0/clk_out1
    SLICE_X1Y30          FDCE                                         r  color_bar_m0/h_active_reg/C
                         clock pessimism              0.238    -0.557    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091    -0.466    color_bar_m0/h_active_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.370%)  route 0.228ns (49.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.584    -0.560    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  color_bar_m0/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.174    -0.246    color_bar_m0/h_cnt_reg_n_0_[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  color_bar_m0/h_cnt[0]_i_2/O
                         net (fo=1, routed)           0.054    -0.147    color_bar_m0/h_cnt[0]_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.102 r  color_bar_m0/h_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    color_bar_m0/h_cnt[0]
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/h_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854    -0.797    color_bar_m0/clk_out1
    SLICE_X2Y28          FDCE                                         r  color_bar_m0/h_cnt_reg[0]/C
                         clock pessimism              0.273    -0.524    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121    -0.403    color_bar_m0/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/vs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.226ns (55.040%)  route 0.185ns (44.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.587    -0.557    color_bar_m0/clk_out1
    SLICE_X4Y32          FDCE                                         r  color_bar_m0/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  color_bar_m0/v_cnt_reg[3]/Q
                         net (fo=4, routed)           0.185    -0.245    color_bar_m0/v_cnt_reg_n_0_[3]
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.098    -0.147 r  color_bar_m0/vs_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.147    color_bar_m0/vs_reg_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854    -0.797    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/vs_reg_reg/C
                         clock pessimism              0.252    -0.545    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.092    -0.453    color_bar_m0/vs_reg_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 color_bar_m0/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.570%)  route 0.222ns (54.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.585    -0.559    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  color_bar_m0/v_active_reg/Q
                         net (fo=4, routed)           0.222    -0.196    color_bar_m0/v_active
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.045    -0.151 r  color_bar_m0/v_active_i_1/O
                         net (fo=1, routed)           0.000    -0.151    color_bar_m0/v_active_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854    -0.797    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/v_active_reg/C
                         clock pessimism              0.238    -0.559    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.091    -0.468    color_bar_m0/v_active_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 color_bar_m0/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/hs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.587    -0.557    color_bar_m0/clk_out1
    SLICE_X2Y30          FDCE                                         r  color_bar_m0/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  color_bar_m0/hs_reg_reg/Q
                         net (fo=2, routed)           0.233    -0.160    color_bar_m0/hs_reg
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.115 r  color_bar_m0/hs_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.115    color_bar_m0/hs_reg_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  color_bar_m0/hs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.856    -0.795    color_bar_m0/clk_out1
    SLICE_X2Y30          FDCE                                         r  color_bar_m0/hs_reg_reg/C
                         clock pessimism              0.238    -0.557    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121    -0.436    color_bar_m0/hs_reg_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/active_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.252ns (52.838%)  route 0.225ns (47.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.584    -0.560    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  color_bar_m0/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.225    -0.194    color_bar_m0/h_cnt_reg_n_0_[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.083 r  color_bar_m0/active_x0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000    -0.083    color_bar_m0/active_x0[3]
    SLICE_X0Y28          FDCE                                         r  color_bar_m0/active_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854    -0.797    color_bar_m0/clk_out1
    SLICE_X0Y28          FDCE                                         r  color_bar_m0/active_x_reg[3]/C
                         clock pessimism              0.273    -0.524    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.105    -0.419    color_bar_m0/active_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y30      color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y30      color_bar_m0/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y30      color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y28      color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y28      color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y28      color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y28      color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y29      color_bar_m0/active_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X4Y29      color_bar_m0/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X4Y29      color_bar_m0/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X4Y29      color_bar_m0/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X4Y29      color_bar_m0/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y34      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y34      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y34      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y34      color_bar_m0/rgb_r_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y34      color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y34      color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y31      color_bar_m0/rgb_g_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y33      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_6/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y31      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_7/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y31      color_bar_m0/v_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y31      color_bar_m0/v_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y30      color_bar_m0/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y30      color_bar_m0/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y30      color_bar_m0/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y30      color_bar_m0/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y30      color_bar_m0/active_x_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



