<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			ICE40LP8KCM81 (Lattice)

Click here to go to specific block report:
<a href="rpt_ASIC_bridge_top_areasrr.htm#ASIC_bridge_top"><h5 align="center">ASIC_bridge_top</h5></a><br><a href="rpt_ASIC_bridge_top_areasrr.htm#ASIC_bridge_top.freq_div_8s"><h5 align="center">freq_div_8s</h5></a><br><a href="rpt_ASIC_bridge_top_areasrr.htm#ASIC_bridge_top.switch_clk_2MHz_Z1"><h5 align="center">switch_clk_2MHz_Z1</h5></a><br><a href="rpt_ASIC_bridge_top_areasrr.htm#switch_clk_2MHz_Z1.delay_chain_8s"><h5 align="center">delay_chain_8s</h5></a><br><a href="rpt_ASIC_bridge_top_areasrr.htm#ASIC_bridge_top.freq_div_16s"><h5 align="center">freq_div_16s</h5></a><br><a href="rpt_ASIC_bridge_top_areasrr.htm#ASIC_bridge_top.switch_clk_1MHz_Z2"><h5 align="center">switch_clk_1MHz_Z2</h5></a><br><a href="rpt_ASIC_bridge_top_areasrr.htm#switch_clk_1MHz_Z2.delay_chain_17s"><h5 align="center">delay_chain_17s</h5></a><br><a href="rpt_ASIC_bridge_top_areasrr.htm#ASIC_bridge_top.config_register_latched_dec"><h5 align="center">config_register_latched_dec</h5></a><br><a name=ASIC_bridge_top>
-------------------------------------------------------------------------------
########   Utilization report for  Top level view:   ASIC_bridge_top   ########
===============================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     298                100 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block ASIC_bridge_top:	298 (44.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       325                100 %                
CARRYS     24                 100 %                
===================================================
Total COMBINATIONAL LOGIC in the block ASIC_bridge_top:	349 (51.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     11                 100 %                
=================================================
Total IO PADS in the block ASIC_bridge_top:	11 (1.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ASIC_bridge_top.config_register_latched_dec>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   config_register_latched_dec   ########
Instance path:   ASIC_bridge_top.config_register_latched_dec                     
=================================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     4                  1.34 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block ASIC_bridge_top.config_register_latched_dec:	4 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     8                  2.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block ASIC_bridge_top.config_register_latched_dec:	8 (1.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ASIC_bridge_top.freq_div_16s>
------------------------------------------------------------------
########   Utilization report for  cell:   freq_div_16s   ########
Instance path:   ASIC_bridge_top.freq_div_16s                     
==================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     4                  1.34 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block ASIC_bridge_top.freq_div_16s:	4 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     5                  1.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block ASIC_bridge_top.freq_div_16s:	5 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ASIC_bridge_top.freq_div_8s>
-----------------------------------------------------------------
########   Utilization report for  cell:   freq_div_8s   ########
Instance path:   ASIC_bridge_top.freq_div_8s                     
=================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     3                  1.01 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block ASIC_bridge_top.freq_div_8s:	3 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  1.23 %               
=================================================
Total COMBINATIONAL LOGIC in the block ASIC_bridge_top.freq_div_8s:	4 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ASIC_bridge_top.switch_clk_1MHz_Z2>
------------------------------------------------------------------------
########   Utilization report for  cell:   switch_clk_1MHz_Z2   ########
Instance path:   ASIC_bridge_top.switch_clk_1MHz_Z2                     
========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     145                48.7 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block ASIC_bridge_top.switch_clk_1MHz_Z2:	145 (21.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       150                46.2 %               
CARRYS     13                 54.2 %               
===================================================
Total COMBINATIONAL LOGIC in the block ASIC_bridge_top.switch_clk_1MHz_Z2:	163 (24.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  9.09 %               
=================================================
Total IO PADS in the block ASIC_bridge_top.switch_clk_1MHz_Z2:	1 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=switch_clk_1MHz_Z2.delay_chain_17s>
---------------------------------------------------------------------
########   Utilization report for  cell:   delay_chain_17s   ########
Instance path:   switch_clk_1MHz_Z2.delay_chain_17s                  
=====================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     16                 5.37 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block switch_clk_1MHz_Z2.delay_chain_17s:	16 (2.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3080 %             
=================================================
Total COMBINATIONAL LOGIC in the block switch_clk_1MHz_Z2.delay_chain_17s:	1 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ASIC_bridge_top.switch_clk_2MHz_Z1>
------------------------------------------------------------------------
########   Utilization report for  cell:   switch_clk_2MHz_Z1   ########
Instance path:   ASIC_bridge_top.switch_clk_2MHz_Z1                     
========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     140                47 %                 
==================================================
Total SEQUENTIAL ELEMENTS in the block ASIC_bridge_top.switch_clk_2MHz_Z1:	140 (20.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       155                47.7 %               
CARRYS     11                 45.8 %               
===================================================
Total COMBINATIONAL LOGIC in the block ASIC_bridge_top.switch_clk_2MHz_Z1:	166 (24.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  9.09 %               
=================================================
Total IO PADS in the block ASIC_bridge_top.switch_clk_2MHz_Z1:	1 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=switch_clk_2MHz_Z1.delay_chain_8s>
--------------------------------------------------------------------
########   Utilization report for  cell:   delay_chain_8s   ########
Instance path:   switch_clk_2MHz_Z1.delay_chain_8s                  
====================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     7                  2.35 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block switch_clk_2MHz_Z1.delay_chain_8s:	7 (1.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
