

================================================================
== Vitis HLS Report for 'v2_rd_add_proc'
================================================================
* Date:           Thu Jan 14 20:07:05 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        wide_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|      137| 0.296 us | 0.548 us |   74|  137|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- v2_rd_add  |        2|       65|         3|          1|          1| 1 ~ 64 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 76 [1/1] (1.45ns)   --->   "%i_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %i" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 76 'read' 'i_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (1.45ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %size" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 77 'read' 'size_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (1.45ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %out_r"   --->   Operation 78 'read' 'out_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.88ns)   --->   "%sub_ln85 = sub i32, i32 %size_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 79 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln85_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 80 'partselect' 'trunc_ln85_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %i_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:98]   --->   Operation 81 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln324)   --->   "%shl_ln324 = shl i64 %i_read, i64"   --->   Operation 82 'shl' 'shl_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln324 = add i64 %shl_ln324, i64 %out_read"   --->   Operation 83 'add' 'add_ln324' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln324, i32, i32"   --->   Operation 84 'partselect' 'trunc_ln324_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 85 [1/1] (1.14ns)   --->   "%add_ln97 = add i64, i64 %i_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 85 'add' 'add_ln97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln85 = add i32, i32 %size_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 86 'add' 'add_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln85, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 87 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i28 %trunc_ln85_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 88 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns)   --->   "%sub_ln85_2 = sub i29, i29 %zext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 89 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_2)   --->   "%trunc_ln85_4 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 90 'partselect' 'trunc_ln85_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_2)   --->   "%zext_ln85_2 = zext i28 %trunc_ln85_4" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 91 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_2)   --->   "%select_ln85 = select i1 %tmp, i29 %sub_ln85_2, i29 %zext_ln85_2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 92 'select' 'select_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_2)   --->   "%sext_ln85 = sext i29 %select_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 93 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln85_2 = add i30, i30 %sext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 94 'add' 'add_ln85_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i30 %add_ln85_2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 95 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.06ns)   --->   "%icmp_ln97 = icmp_sgt  i64 %add_ln97, i64 %sext_ln88" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 96 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i30 %add_ln85_2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 97 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.88ns)   --->   "%sub_ln97 = sub i32 %sext_ln85_1, i32 %trunc_ln98" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 98 'sub' 'sub_ln97' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.22>
ST_3 : Operation 99 [1/1] (0.22ns)   --->   "%select_ln97 = select i1 %icmp_ln97, i32 %sub_ln97, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 99 'select' 'select_ln97' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v1_local_V1, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v2_local_V2, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v2_local_V2, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v1_local_V1, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i58 %trunc_ln324_1"   --->   Operation 109 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln324"   --->   Operation 110 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.92ns)   --->   "%gmem2_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i512P, i512 %gmem2_addr, i32 %select_ln97"   --->   Operation 111 'writereq' 'gmem2_addr_1_wr_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 112 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.split113.i.i"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 0.87>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln111, void %bb122.i.i, i31, void %entry" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:122]   --->   Operation 113 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i31 %j" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111]   --->   Operation 114 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp_slt  i32 %zext_ln111, i32 %select_ln97" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111]   --->   Operation 115 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.87ns)   --->   "%add_ln111 = add i31 %j, i31" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111]   --->   Operation 116 'add' 'add_ln111' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %.exit, void %bb122.i.i" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111]   --->   Operation 117 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 118 [1/1] (1.46ns)   --->   "%tmpV1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %v1_local_V1" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:114]   --->   Operation 118 'read' 'tmpV1' <Predicate = (icmp_ln111)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_6 : Operation 119 [1/1] (1.46ns)   --->   "%tmpV2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %v2_local_V2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:115]   --->   Operation 119 'read' 'tmpV2' <Predicate = (icmp_ln111)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i512 %tmpV1"   --->   Operation 120 'trunc' 'trunc_ln357' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln357_1 = trunc i512 %tmpV2"   --->   Operation 121 'trunc' 'trunc_ln357_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.88ns)   --->   "%add_ln215 = add i32 %trunc_ln357_1, i32 %trunc_ln357"   --->   Operation 122 'add' 'add_ln215' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 123 'partselect' 'p_Result_3_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 124 'partselect' 'p_Result_4_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.88ns)   --->   "%add_ln215_1 = add i32 %p_Result_4_i_i, i32 %p_Result_3_i_i"   --->   Operation 125 'add' 'add_ln215_1' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_6_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 126 'partselect' 'p_Result_6_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_7_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 127 'partselect' 'p_Result_7_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.88ns)   --->   "%add_ln215_2 = add i32 %p_Result_7_i_i, i32 %p_Result_6_i_i"   --->   Operation 128 'add' 'add_ln215_2' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_9_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 129 'partselect' 'p_Result_9_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 130 'partselect' 'p_Result_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.88ns)   --->   "%add_ln215_3 = add i32 %p_Result_i_i, i32 %p_Result_9_i_i"   --->   Operation 131 'add' 'add_ln215_3' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 132 'partselect' 'p_Result_2_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_5_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 133 'partselect' 'p_Result_5_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.88ns)   --->   "%add_ln215_4 = add i32 %p_Result_5_i_i, i32 %p_Result_2_i_i"   --->   Operation 134 'add' 'add_ln215_4' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_8_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 135 'partselect' 'p_Result_8_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_10_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 136 'partselect' 'p_Result_10_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.88ns)   --->   "%add_ln215_5 = add i32 %p_Result_10_i_i, i32 %p_Result_8_i_i"   --->   Operation 137 'add' 'add_ln215_5' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_11_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 138 'partselect' 'p_Result_11_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_12_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 139 'partselect' 'p_Result_12_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.88ns)   --->   "%add_ln215_6 = add i32 %p_Result_12_i_i, i32 %p_Result_11_i_i"   --->   Operation 140 'add' 'add_ln215_6' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_13_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 141 'partselect' 'p_Result_13_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_14_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 142 'partselect' 'p_Result_14_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.88ns)   --->   "%add_ln215_7 = add i32 %p_Result_14_i_i, i32 %p_Result_13_i_i"   --->   Operation 143 'add' 'add_ln215_7' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_15_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 144 'partselect' 'p_Result_15_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 145 'partselect' 'p_Result_16_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.88ns)   --->   "%add_ln215_8 = add i32 %p_Result_16_i_i, i32 %p_Result_15_i_i"   --->   Operation 146 'add' 'add_ln215_8' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_17_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 147 'partselect' 'p_Result_17_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_18_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 148 'partselect' 'p_Result_18_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.88ns)   --->   "%add_ln215_9 = add i32 %p_Result_18_i_i, i32 %p_Result_17_i_i"   --->   Operation 149 'add' 'add_ln215_9' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_19_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 150 'partselect' 'p_Result_19_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_20_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 151 'partselect' 'p_Result_20_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.88ns)   --->   "%add_ln215_10 = add i32 %p_Result_20_i_i, i32 %p_Result_19_i_i"   --->   Operation 152 'add' 'add_ln215_10' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_21_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 153 'partselect' 'p_Result_21_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_22_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 154 'partselect' 'p_Result_22_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.88ns)   --->   "%add_ln215_11 = add i32 %p_Result_22_i_i, i32 %p_Result_21_i_i"   --->   Operation 155 'add' 'add_ln215_11' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_23_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 156 'partselect' 'p_Result_23_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_24_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 157 'partselect' 'p_Result_24_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.88ns)   --->   "%add_ln215_12 = add i32 %p_Result_24_i_i, i32 %p_Result_23_i_i"   --->   Operation 158 'add' 'add_ln215_12' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_25_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 159 'partselect' 'p_Result_25_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_26_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 160 'partselect' 'p_Result_26_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.88ns)   --->   "%add_ln215_13 = add i32 %p_Result_26_i_i, i32 %p_Result_25_i_i"   --->   Operation 161 'add' 'add_ln215_13' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_27_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 162 'partselect' 'p_Result_27_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_28_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 163 'partselect' 'p_Result_28_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.88ns)   --->   "%add_ln215_14 = add i32 %p_Result_28_i_i, i32 %p_Result_27_i_i"   --->   Operation 164 'add' 'add_ln215_14' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_29_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV1, i32, i32"   --->   Operation 165 'partselect' 'p_Result_29_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_30_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmpV2, i32, i32"   --->   Operation 166 'partselect' 'p_Result_30_i_i' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.88ns)   --->   "%add_ln215_15 = add i32 %p_Result_30_i_i, i32 %p_Result_29_i_i"   --->   Operation 167 'add' 'add_ln215_15' <Predicate = (icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:114]   --->   Operation 168 'specpipeline' 'specpipeline_ln114' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:114]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:114]   --->   Operation 170 'specloopname' 'specloopname_ln114' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln215_15, i32 %add_ln215_14, i32 %add_ln215_13, i32 %add_ln215_12, i32 %add_ln215_11, i32 %add_ln215_10, i32 %add_ln215_9, i32 %add_ln215_8, i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215"   --->   Operation 171 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (2.92ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.m_axi.i512P, i512 %gmem2_addr, i512 %p_Result_s, i64, i1 %gmem2_addr_1_wr_req"   --->   Operation 172 'write' 'write_ln324' <Predicate = (icmp_ln111)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln111 = br void %.split113.i.i" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111]   --->   Operation 173 'br' 'br_ln111' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.92>
ST_8 : Operation 174 [68/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 174 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 2.92>
ST_9 : Operation 175 [67/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 175 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 2.92>
ST_10 : Operation 176 [66/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 176 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 2.92>
ST_11 : Operation 177 [65/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 177 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 2.92>
ST_12 : Operation 178 [64/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 178 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 2.92>
ST_13 : Operation 179 [63/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 179 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 2.92>
ST_14 : Operation 180 [62/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 180 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.92>
ST_15 : Operation 181 [61/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 181 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.92>
ST_16 : Operation 182 [60/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 182 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.92>
ST_17 : Operation 183 [59/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 183 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.92>
ST_18 : Operation 184 [58/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 184 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.92>
ST_19 : Operation 185 [57/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 185 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.92>
ST_20 : Operation 186 [56/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 186 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.92>
ST_21 : Operation 187 [55/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 187 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 2.92>
ST_22 : Operation 188 [54/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 188 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 2.92>
ST_23 : Operation 189 [53/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 189 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 2.92>
ST_24 : Operation 190 [52/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 190 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 2.92>
ST_25 : Operation 191 [51/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 191 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 2.92>
ST_26 : Operation 192 [50/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 192 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 2.92>
ST_27 : Operation 193 [49/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 193 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 2.92>
ST_28 : Operation 194 [48/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 194 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 2.92>
ST_29 : Operation 195 [47/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 195 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 2.92>
ST_30 : Operation 196 [46/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 196 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 2.92>
ST_31 : Operation 197 [45/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 197 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 2.92>
ST_32 : Operation 198 [44/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 198 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 2.92>
ST_33 : Operation 199 [43/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 199 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 31> <Delay = 2.92>
ST_34 : Operation 200 [42/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 200 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 32> <Delay = 2.92>
ST_35 : Operation 201 [41/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 201 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 33> <Delay = 2.92>
ST_36 : Operation 202 [40/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 202 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 34> <Delay = 2.92>
ST_37 : Operation 203 [39/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 203 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 35> <Delay = 2.92>
ST_38 : Operation 204 [38/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 204 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 36> <Delay = 2.92>
ST_39 : Operation 205 [37/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 205 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 37> <Delay = 2.92>
ST_40 : Operation 206 [36/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 206 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 38> <Delay = 2.92>
ST_41 : Operation 207 [35/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 207 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 39> <Delay = 2.92>
ST_42 : Operation 208 [34/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 208 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 40> <Delay = 2.92>
ST_43 : Operation 209 [33/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 209 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 41> <Delay = 2.92>
ST_44 : Operation 210 [32/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 210 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 42> <Delay = 2.92>
ST_45 : Operation 211 [31/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 211 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 43> <Delay = 2.92>
ST_46 : Operation 212 [30/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 212 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 44> <Delay = 2.92>
ST_47 : Operation 213 [29/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 213 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 45> <Delay = 2.92>
ST_48 : Operation 214 [28/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 214 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 46> <Delay = 2.92>
ST_49 : Operation 215 [27/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 215 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 47> <Delay = 2.92>
ST_50 : Operation 216 [26/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 216 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 48> <Delay = 2.92>
ST_51 : Operation 217 [25/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 217 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 49> <Delay = 2.92>
ST_52 : Operation 218 [24/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 218 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 50> <Delay = 2.92>
ST_53 : Operation 219 [23/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 219 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 51> <Delay = 2.92>
ST_54 : Operation 220 [22/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 220 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 52> <Delay = 2.92>
ST_55 : Operation 221 [21/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 221 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 53> <Delay = 2.92>
ST_56 : Operation 222 [20/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 222 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 54> <Delay = 2.92>
ST_57 : Operation 223 [19/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 223 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 55> <Delay = 2.92>
ST_58 : Operation 224 [18/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 224 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 56> <Delay = 2.92>
ST_59 : Operation 225 [17/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 225 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 57> <Delay = 2.92>
ST_60 : Operation 226 [16/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 226 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 58> <Delay = 2.92>
ST_61 : Operation 227 [15/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 227 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 59> <Delay = 2.92>
ST_62 : Operation 228 [14/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 228 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 60> <Delay = 2.92>
ST_63 : Operation 229 [13/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 229 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 61> <Delay = 2.92>
ST_64 : Operation 230 [12/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 230 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 62> <Delay = 2.92>
ST_65 : Operation 231 [11/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 231 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 63> <Delay = 2.92>
ST_66 : Operation 232 [10/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 232 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 64> <Delay = 2.92>
ST_67 : Operation 233 [9/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 233 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 65> <Delay = 2.92>
ST_68 : Operation 234 [8/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 234 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 66> <Delay = 2.92>
ST_69 : Operation 235 [7/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 235 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 67> <Delay = 2.92>
ST_70 : Operation 236 [6/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 236 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 68> <Delay = 2.92>
ST_71 : Operation 237 [5/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 237 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 69> <Delay = 2.92>
ST_72 : Operation 238 [4/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 238 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 70> <Delay = 2.92>
ST_73 : Operation 239 [3/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 239 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 71> <Delay = 2.92>
ST_74 : Operation 240 [2/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 240 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 72> <Delay = 2.92>
ST_75 : Operation 241 [1/68] (2.92ns)   --->   "%gmem2_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P, i512 %gmem2_addr"   --->   Operation 241 'writeresp' 'gmem2_addr_1_wr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.6ns
The critical path consists of the following:
	fifo read on port 'i' (/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) [13]  (1.46 ns)
	'shl' operation ('shl_ln324') [37]  (0 ns)
	'add' operation ('add_ln324') [38]  (1.15 ns)

 <State 2>: 2.81ns
The critical path consists of the following:
	'add' operation ('add_ln85', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [20]  (0.88 ns)
	'select' operation ('select_ln85', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [28]  (0 ns)
	'add' operation ('add_ln85_2', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [30]  (0.862 ns)
	'icmp' operation ('icmp_ln97', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) [32]  (1.06 ns)

 <State 3>: 0.227ns
The critical path consists of the following:
	'select' operation ('select_ln97', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) [36]  (0.227 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr') [41]  (0 ns)
	bus request on port 'gmem2' [42]  (2.92 ns)

 <State 5>: 0.874ns
The critical path consists of the following:
	'phi' operation ('j', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:122) with incoming values : ('add_ln111', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111) [45]  (0 ns)
	'add' operation ('add_ln111', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:111) [48]  (0.874 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	fifo read on port 'v1_local_V1' (/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:114) [54]  (1.46 ns)
	'add' operation ('add_ln215') [58]  (0.88 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem2' [105]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 25>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 26>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 27>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 28>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 33>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 34>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 35>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 45>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 46>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 48>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 49>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 50>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 51>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 52>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 53>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 54>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 55>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 56>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 57>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 58>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 59>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 60>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 61>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 62>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 63>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 64>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 65>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 66>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 67>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 68>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 69>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 70>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 71>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 72>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 73>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 74>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)

 <State 75>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem2' [108]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
