// Seed: 4091066322
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd16,
    parameter id_6 = 32'd20
) (
    output wor  id_0,
    output wire id_1,
    input  tri1 _id_2
);
  parameter id_4[1 : -1] = 1;
  module_0 modCall_1 ();
  logic id_5, _id_6;
  buf primCall (id_0, id_4);
  logic id_7 = id_4;
  parameter [-1 : id_2  ==  id_6] id_8 = 1;
endmodule
module module_2 (
    input tri id_0,
    output wire id_1,
    input tri0 id_2,
    input wand id_3,
    output wand id_4,
    input supply1 id_5,
    output tri id_6,
    input wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wand id_14,
    output wand id_15,
    output wire id_16,
    input tri id_17
    , id_27,
    input tri1 id_18,
    output uwire id_19,
    input supply0 id_20,
    input tri0 id_21,
    input wor id_22,
    input tri1 id_23
    , id_28,
    output supply0 id_24,
    output wand id_25
);
  assign id_14 = id_28;
  module_0 modCall_1 ();
endmodule
