# DIGITAL_VLSI_SOC_DESIGN_AND_PLANNING

## DAY -1 Inception of open-source EDA, OpenLANE and Sky130 PDK [Click here](Day-1/)


## DAY -2 Good floorplan vs bad floorplan and introduction to library cells [Click here](Day-2/)


## DAY -3 Design library cell using Magic Layout and ngspice characterization[Click here](Day-3/)


## DAY -4 Pre-layout timing analysis and importance of good clock tree [Click here](Day-4/)


## DAY -5 Final steps for RTL2GDS using tritonRoute and openSTA [Click here](Day-5/)

