git clone --depth 1 --no-tags https://github.com/namu00/Verilog_Lecture.git f:/verilog_sva_gh_scraper/data/full_repos/581686593
git clone --depth 1 --no-tags https://github.com/JerryGJX/RISCV_CPU_for_OJ.git f:/verilog_sva_gh_scraper/data/full_repos/582205248
git clone --depth 1 --no-tags https://github.com/Farheen-github/FOIL.git f:/verilog_sva_gh_scraper/data/full_repos/582467582
git clone --depth 1 --no-tags https://github.com/kavidey/Hmmm-Silicon.git f:/verilog_sva_gh_scraper/data/full_repos/582293431
git clone --depth 1 --no-tags https://github.com/saicharan0112/config-results.git f:/verilog_sva_gh_scraper/data/full_repos/582112077
git clone --depth 1 --no-tags https://github.com/melika-aghajanian/cpu_mips.git f:/verilog_sva_gh_scraper/data/full_repos/582037628
git clone --depth 1 --no-tags https://github.com/GuruprasadNK/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/582695076
git clone --depth 1 --no-tags https://github.com/btao732/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/582498499
git clone --depth 1 --no-tags https://github.com/evd18i021/wave1d_con_ext2.git f:/verilog_sva_gh_scraper/data/full_repos/581804913
git clone --depth 1 --no-tags https://github.com/akhilnev/DIGITAL-STOPWATCH.git f:/verilog_sva_gh_scraper/data/full_repos/581737165
git clone --depth 1 --no-tags https://github.com/ucsb-ece154a/verilog_best_practices_example.git f:/verilog_sva_gh_scraper/data/full_repos/578366397
git clone --depth 1 --no-tags https://github.com/ymentawy/Verilog-Calculator-Basys-3-.git f:/verilog_sva_gh_scraper/data/full_repos/582121886
git clone --depth 1 --no-tags https://github.com/iggy14750/learn-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/582739192
git clone --depth 1 --no-tags https://github.com/t-sasatani/xls_workshop_tapeout_test_all_branch.git f:/verilog_sva_gh_scraper/data/full_repos/578854960
git clone --depth 1 --no-tags https://github.com/git-shiv/Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/578631725
git clone --depth 1 --no-tags https://github.com/2020661-cpe/-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/578413043
git clone --depth 1 --no-tags https://github.com/BrandonYU34/Simple-ALU-32bits.git f:/verilog_sva_gh_scraper/data/full_repos/578514239
git clone --depth 1 --no-tags https://github.com/StreliziaV/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/579257614
git clone --depth 1 --no-tags https://github.com/xodnde3123/DigitalSystemDesign.git f:/verilog_sva_gh_scraper/data/full_repos/579635450
git clone --depth 1 --no-tags https://github.com/srishtygandhi-kgp/kgp_mini_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/579952567
git clone --depth 1 --no-tags https://github.com/kentegrate/test_openlane.git f:/verilog_sva_gh_scraper/data/full_repos/579820270
git clone --depth 1 --no-tags https://github.com/andylithia/Project-Yatsuhashi-Chip2.git f:/verilog_sva_gh_scraper/data/full_repos/579529800
git clone --depth 1 --no-tags https://github.com/ekincanpolat/bil265_grup23_proje.git f:/verilog_sva_gh_scraper/data/full_repos/579746770
git clone --depth 1 --no-tags https://github.com/somamangai/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/578458536
git clone --depth 1 --no-tags https://github.com/reem010/Verilog-Program.git f:/verilog_sva_gh_scraper/data/full_repos/583359567
git clone --depth 1 --no-tags https://github.com/Sud-ana/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/583633370
git clone --depth 1 --no-tags https://github.com/Alexey-Kazartsev/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/583426649
git clone --depth 1 --no-tags https://github.com/Super-EDA/AQFP-Benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/580662626
git clone --depth 1 --no-tags https://github.com/Dany2002-hub/SPI_Communication_Protocol_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/580529125
git clone --depth 1 --no-tags https://github.com/urielcho/decrypt_aes128.git f:/verilog_sva_gh_scraper/data/full_repos/580910705
git clone --depth 1 --no-tags https://github.com/Adiboy3112/chStone_HPC.git f:/verilog_sva_gh_scraper/data/full_repos/581160254
git clone --depth 1 --no-tags https://github.com/Chetan493401/32bitmp.git f:/verilog_sva_gh_scraper/data/full_repos/581850976
git clone --depth 1 --no-tags https://github.com/GANAPATHYSK007/100_Days_of_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/582110532
git clone --depth 1 --no-tags https://github.com/Asaduzzaman-Seam/3-Cycle-Nonpipelined-Harvard-Structure-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/582203887
git clone --depth 1 --no-tags https://github.com/zhongzero/RISCV-CPU-forcommit.git f:/verilog_sva_gh_scraper/data/full_repos/582209282
git clone --depth 1 --no-tags https://github.com/yhkwon6658/VGA-DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/581993109
git clone --depth 1 --no-tags https://github.com/yhkwon6658/UART-DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/581995158
git clone --depth 1 --no-tags https://github.com/klosskopf/worstcomponents.git f:/verilog_sva_gh_scraper/data/full_repos/583770939
git clone --depth 1 --no-tags https://github.com/songshuqi/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/578018741
git clone --depth 1 --no-tags https://github.com/z6zhai1012/AMBA5.git f:/verilog_sva_gh_scraper/data/full_repos/577993855
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-MrJong_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/581123759
git clone --depth 1 --no-tags https://github.com/stamcenter/post-quantum.git f:/verilog_sva_gh_scraper/data/full_repos/582426226
git clone --depth 1 --no-tags https://github.com/933yee/Verilog_Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/582563630
git clone --depth 1 --no-tags https://github.com/ellen-wood/wrapped_rgb2_mixer.git f:/verilog_sva_gh_scraper/data/full_repos/582647107
git clone --depth 1 --no-tags https://github.com/X3nonC0der/Architure-APB-BUS.git f:/verilog_sva_gh_scraper/data/full_repos/582643337
git clone --depth 1 --no-tags https://github.com/mdagois/tiny_user_project_gbcart.git f:/verilog_sva_gh_scraper/data/full_repos/581449930
git clone --depth 1 --no-tags https://github.com/urielcho/gf180_vs_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/581630249
git clone --depth 1 --no-tags https://github.com/Jams1001/IE0424.git f:/verilog_sva_gh_scraper/data/full_repos/583199792
git clone --depth 1 --no-tags https://github.com/ZVasilii/VerilogStudying.git f:/verilog_sva_gh_scraper/data/full_repos/582802733
git clone --depth 1 --no-tags https://github.com/dinuja9/Simon-Says.git f:/verilog_sva_gh_scraper/data/full_repos/579097273
git clone --depth 1 --no-tags https://github.com/keremcanbali/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/578980899
git clone --depth 1 --no-tags https://github.com/visionvlsi/uart_2022_batch.git f:/verilog_sva_gh_scraper/data/full_repos/579049965
git clone --depth 1 --no-tags https://github.com/Adhamfm/ArchProject.git f:/verilog_sva_gh_scraper/data/full_repos/582441766
git clone --depth 1 --no-tags https://github.com/yspkm/fpga_systolic_array_convolution.git f:/verilog_sva_gh_scraper/data/full_repos/582221604
git clone --depth 1 --no-tags https://github.com/ellen-wood/wrapped_rgb_mixer.git f:/verilog_sva_gh_scraper/data/full_repos/582638278
git clone --depth 1 --no-tags https://github.com/dlgkdrb2/verilog_clock.git f:/verilog_sva_gh_scraper/data/full_repos/582892374
git clone --depth 1 --no-tags https://github.com/biu9/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/581456276
git clone --depth 1 --no-tags https://github.com/ToniLommez/Arquitetura_de_Computadores_1.git f:/verilog_sva_gh_scraper/data/full_repos/581910339
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir2_1multi_ext.git f:/verilog_sva_gh_scraper/data/full_repos/581904357
git clone --depth 1 --no-tags https://github.com/Jason-0902/logical-design-experiment.git f:/verilog_sva_gh_scraper/data/full_repos/581608000
git clone --depth 1 --no-tags https://github.com/ellen-wood/analog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/580769126
git clone --depth 1 --no-tags https://github.com/elisong2/ece385tetris.git f:/verilog_sva_gh_scraper/data/full_repos/583199766
git clone --depth 1 --no-tags https://github.com/chithambaramoorthii/RRAM_IMC_MPW8.git f:/verilog_sva_gh_scraper/data/full_repos/583189258
git clone --depth 1 --no-tags https://github.com/udaybanala19/VEILOG-RTL-CODING.git f:/verilog_sva_gh_scraper/data/full_repos/578873837
git clone --depth 1 --no-tags https://github.com/phvictorr/alu.git f:/verilog_sva_gh_scraper/data/full_repos/578739920
git clone --depth 1 --no-tags https://github.com/gabizon103/nes.git f:/verilog_sva_gh_scraper/data/full_repos/580204376
git clone --depth 1 --no-tags https://github.com/delidoktor/caravel_alu_projectt.git f:/verilog_sva_gh_scraper/data/full_repos/578244574
git clone --depth 1 --no-tags https://github.com/akeboy123/exerice1.git f:/verilog_sva_gh_scraper/data/full_repos/580432306
git clone --depth 1 --no-tags https://github.com/1820252-CPE/Bacanto_HDL_Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/579891694
git clone --depth 1 --no-tags https://github.com/2020049-cpe/Verilog-Lab-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/578171871
git clone --depth 1 --no-tags https://github.com/Elif-Yildiz/Verilog-64-bit-Adder-Project.git f:/verilog_sva_gh_scraper/data/full_repos/579735487
git clone --depth 1 --no-tags https://github.com/pbucukoglu/Bil264-265-Proje.git f:/verilog_sva_gh_scraper/data/full_repos/579751814
git clone --depth 1 --no-tags https://github.com/tobiaj10/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/581665558
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/dct8_2d.git f:/verilog_sva_gh_scraper/data/full_repos/581880526
git clone --depth 1 --no-tags https://github.com/DouerGan/HDLbits_Code.git f:/verilog_sva_gh_scraper/data/full_repos/580864955
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/LFSR-block-with-input.git f:/verilog_sva_gh_scraper/data/full_repos/581160833
git clone --depth 1 --no-tags https://github.com/SazinSamin/My_Private.git f:/verilog_sva_gh_scraper/data/full_repos/581159031
git clone --depth 1 --no-tags https://github.com/EliezerSpace/Bilibili.git f:/verilog_sva_gh_scraper/data/full_repos/581063788
git clone --depth 1 --no-tags https://github.com/renato130/polish_notation.git f:/verilog_sva_gh_scraper/data/full_repos/581094463
git clone --depth 1 --no-tags https://github.com/ilvon/verilog_Function-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/578959719
git clone --depth 1 --no-tags https://github.com/hakan-emre-gedik/single_cycle_computer.git f:/verilog_sva_gh_scraper/data/full_repos/579503746
git clone --depth 1 --no-tags https://github.com/SanthoshVanka/Traffic-Light-Controller-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/583289821
git clone --depth 1 --no-tags https://github.com/iamrani/Egg_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/583455047
git clone --depth 1 --no-tags https://github.com/evd18i021/wave2d_53_6blocks_ext.git f:/verilog_sva_gh_scraper/data/full_repos/583555999
git clone --depth 1 --no-tags https://github.com/middletucker/EECE-235.git f:/verilog_sva_gh_scraper/data/full_repos/583582086
git clone --depth 1 --no-tags https://github.com/Mehul-Kumar-Sahoo/Vending_machine_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/581735299
git clone --depth 1 --no-tags https://github.com/Ho97/Floating-MAC-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/581540745
git clone --depth 1 --no-tags https://github.com/p-ram/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/581696568
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/dct4_par_2d.git f:/verilog_sva_gh_scraper/data/full_repos/581859027
git clone --depth 1 --no-tags https://github.com/NadeemGulam/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/581862755
git clone --depth 1 --no-tags https://github.com/suprsize/cs151-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/581621133
git clone --depth 1 --no-tags https://github.com/99june18/-.git f:/verilog_sva_gh_scraper/data/full_repos/582175810
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir2_multi_delay.git f:/verilog_sva_gh_scraper/data/full_repos/581912232
git clone --depth 1 --no-tags https://github.com/relyt871/RISCV-CPU-on-oj.git f:/verilog_sva_gh_scraper/data/full_repos/582227243
git clone --depth 1 --no-tags https://github.com/Chetan493401/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/582039078
git clone --depth 1 --no-tags https://github.com/visionvlsi/git_test_add.git f:/verilog_sva_gh_scraper/data/full_repos/582035982
git clone --depth 1 --no-tags https://github.com/koust6u/FPGA-Door-lock.git f:/verilog_sva_gh_scraper/data/full_repos/583157593
git clone --depth 1 --no-tags https://github.com/sarthak-nik/COA-Lab-2022.git f:/verilog_sva_gh_scraper/data/full_repos/581204845
git clone --depth 1 --no-tags https://github.com/2020547-cpe/Linatoc_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/581353064
git clone --depth 1 --no-tags https://github.com/jakel2014/ECE385FinalProjectFA2022.git f:/verilog_sva_gh_scraper/data/full_repos/580960060
