// Seed: 2596885000
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  final $display(id_1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always_ff #(id_2) id_4 <= id_2;
  wire id_6;
  logic [7:0] id_7;
  assign id_7[1] = id_7;
  module_2 modCall_1 (
      id_6,
      id_6
  );
endmodule
