ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB37:
  26              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /**
   2:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   4:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f0xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   8:Src/stm32f0xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f0xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f0xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f0xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f0xx_hal_msp.c ****   *
  13:Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2020 STMicroelectronics International N.V. 
  14:Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  15:Src/stm32f0xx_hal_msp.c ****   *
  16:Src/stm32f0xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Src/stm32f0xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Src/stm32f0xx_hal_msp.c ****   *
  19:Src/stm32f0xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  21:Src/stm32f0xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Src/stm32f0xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  24:Src/stm32f0xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Src/stm32f0xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Src/stm32f0xx_hal_msp.c ****   *    derived from this software without specific written permission.
  27:Src/stm32f0xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Src/stm32f0xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Src/stm32f0xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Src/stm32f0xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Src/stm32f0xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
  32:Src/stm32f0xx_hal_msp.c ****   *    this license. 
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 2


  33:Src/stm32f0xx_hal_msp.c ****   *
  34:Src/stm32f0xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Src/stm32f0xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Src/stm32f0xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Src/stm32f0xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Src/stm32f0xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Src/stm32f0xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Src/stm32f0xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Src/stm32f0xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Src/stm32f0xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Src/stm32f0xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Src/stm32f0xx_hal_msp.c ****   *
  47:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  48:Src/stm32f0xx_hal_msp.c ****   */
  49:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  50:Src/stm32f0xx_hal_msp.c **** #include "stm32f0xx_hal.h"
  51:Src/stm32f0xx_hal_msp.c **** 
  52:Src/stm32f0xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  53:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  54:Src/stm32f0xx_hal_msp.c **** 
  55:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  56:Src/stm32f0xx_hal_msp.c **** /**
  57:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  58:Src/stm32f0xx_hal_msp.c ****   */
  59:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  60:Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 60 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  61:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  62:Src/stm32f0xx_hal_msp.c **** 
  63:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  64:Src/stm32f0xx_hal_msp.c **** 
  65:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 65 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 65 3 view .LVU2
  41              		.loc 1 65 3 view .LVU3
  42 0004 124B     		ldr	r3, .L2
  43 0006 9969     		ldr	r1, [r3, #24]
  44 0008 0122     		movs	r2, #1
  45 000a 1143     		orrs	r1, r2
  46 000c 9961     		str	r1, [r3, #24]
  47              		.loc 1 65 3 view .LVU4
  48 000e 9969     		ldr	r1, [r3, #24]
  49 0010 0A40     		ands	r2, r1
  50 0012 0092     		str	r2, [sp]
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 3


  51              		.loc 1 65 3 view .LVU5
  52 0014 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 65 3 view .LVU6
  66:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 66 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 66 3 view .LVU8
  58              		.loc 1 66 3 view .LVU9
  59 0016 DA69     		ldr	r2, [r3, #28]
  60 0018 8021     		movs	r1, #128
  61 001a 4905     		lsls	r1, r1, #21
  62 001c 0A43     		orrs	r2, r1
  63 001e DA61     		str	r2, [r3, #28]
  64              		.loc 1 66 3 view .LVU10
  65 0020 DB69     		ldr	r3, [r3, #28]
  66 0022 0B40     		ands	r3, r1
  67 0024 0193     		str	r3, [sp, #4]
  68              		.loc 1 66 3 view .LVU11
  69 0026 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 66 3 view .LVU12
  67:Src/stm32f0xx_hal_msp.c **** 
  68:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  69:Src/stm32f0xx_hal_msp.c ****   /* SVC_IRQn interrupt configuration */
  70:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
  72              		.loc 1 70 3 view .LVU13
  73 0028 0520     		movs	r0, #5
  74 002a 0022     		movs	r2, #0
  75 002c 0021     		movs	r1, #0
  76 002e 4042     		rsbs	r0, r0, #0
  77 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  71:Src/stm32f0xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  72:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  79              		.loc 1 72 3 view .LVU14
  80 0034 0220     		movs	r0, #2
  81 0036 0022     		movs	r2, #0
  82 0038 0021     		movs	r1, #0
  83 003a 4042     		rsbs	r0, r0, #0
  84 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  85              	.LVL1:
  73:Src/stm32f0xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  74:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  86              		.loc 1 74 3 view .LVU15
  87 0040 0120     		movs	r0, #1
  88 0042 0022     		movs	r2, #0
  89 0044 0021     		movs	r1, #0
  90 0046 4042     		rsbs	r0, r0, #0
  91 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92              	.LVL2:
  75:Src/stm32f0xx_hal_msp.c **** 
  76:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Src/stm32f0xx_hal_msp.c **** 
  78:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Src/stm32f0xx_hal_msp.c **** }
  93              		.loc 1 79 1 is_stmt 0 view .LVU16
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 4


  94 004c 03B0     		add	sp, sp, #12
  95              		@ sp needed
  96 004e 00BD     		pop	{pc}
  97              	.L3:
  98              		.align	2
  99              	.L2:
 100 0050 00100240 		.word	1073876992
 101              		.cfi_endproc
 102              	.LFE37:
 104              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 105              		.align	1
 106              		.global	HAL_SPI_MspInit
 107              		.syntax unified
 108              		.code	16
 109              		.thumb_func
 110              		.fpu softvfp
 112              	HAL_SPI_MspInit:
 113              	.LVL3:
 114              	.LFB38:
  80:Src/stm32f0xx_hal_msp.c **** 
  81:Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  82:Src/stm32f0xx_hal_msp.c **** {
 115              		.loc 1 82 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 24
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		.loc 1 82 1 is_stmt 0 view .LVU18
 120 0000 00B5     		push	{lr}
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 4
 123              		.cfi_offset 14, -4
 124 0002 87B0     		sub	sp, sp, #28
 125              	.LCFI3:
 126              		.cfi_def_cfa_offset 32
  83:Src/stm32f0xx_hal_msp.c **** 
  84:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 127              		.loc 1 84 3 is_stmt 1 view .LVU19
  85:Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 128              		.loc 1 85 3 view .LVU20
 129              		.loc 1 85 10 is_stmt 0 view .LVU21
 130 0004 0268     		ldr	r2, [r0]
 131              		.loc 1 85 5 view .LVU22
 132 0006 0F4B     		ldr	r3, .L7
 133 0008 9A42     		cmp	r2, r3
 134 000a 01D0     		beq	.L6
 135              	.LVL4:
 136              	.L4:
  86:Src/stm32f0xx_hal_msp.c ****   {
  87:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  88:Src/stm32f0xx_hal_msp.c **** 
  89:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  90:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  91:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  92:Src/stm32f0xx_hal_msp.c ****   
  93:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
  94:Src/stm32f0xx_hal_msp.c ****     PA4     ------> SPI1_NSS
  95:Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 5


  96:Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
  97:Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
  98:Src/stm32f0xx_hal_msp.c ****     */
  99:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 100:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 101:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 102:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 103:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 104:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Src/stm32f0xx_hal_msp.c **** 
 106:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 107:Src/stm32f0xx_hal_msp.c **** 
 108:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 109:Src/stm32f0xx_hal_msp.c ****   }
 110:Src/stm32f0xx_hal_msp.c **** 
 111:Src/stm32f0xx_hal_msp.c **** }
 137              		.loc 1 111 1 view .LVU23
 138 000c 07B0     		add	sp, sp, #28
 139              		@ sp needed
 140 000e 00BD     		pop	{pc}
 141              	.LVL5:
 142              	.L6:
  91:Src/stm32f0xx_hal_msp.c ****   
 143              		.loc 1 91 5 is_stmt 1 view .LVU24
 144              	.LBB4:
  91:Src/stm32f0xx_hal_msp.c ****   
 145              		.loc 1 91 5 view .LVU25
  91:Src/stm32f0xx_hal_msp.c ****   
 146              		.loc 1 91 5 view .LVU26
 147 0010 0D4A     		ldr	r2, .L7+4
 148 0012 9169     		ldr	r1, [r2, #24]
 149 0014 8020     		movs	r0, #128
 150              	.LVL6:
  91:Src/stm32f0xx_hal_msp.c ****   
 151              		.loc 1 91 5 is_stmt 0 view .LVU27
 152 0016 4001     		lsls	r0, r0, #5
 153 0018 0143     		orrs	r1, r0
 154 001a 9161     		str	r1, [r2, #24]
  91:Src/stm32f0xx_hal_msp.c ****   
 155              		.loc 1 91 5 is_stmt 1 view .LVU28
 156 001c 9369     		ldr	r3, [r2, #24]
 157 001e 0340     		ands	r3, r0
 158 0020 0093     		str	r3, [sp]
  91:Src/stm32f0xx_hal_msp.c ****   
 159              		.loc 1 91 5 view .LVU29
 160 0022 009B     		ldr	r3, [sp]
 161              	.LBE4:
  91:Src/stm32f0xx_hal_msp.c ****   
 162              		.loc 1 91 5 view .LVU30
  99:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 163              		.loc 1 99 5 view .LVU31
  99:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164              		.loc 1 99 25 is_stmt 0 view .LVU32
 165 0024 F023     		movs	r3, #240
 166 0026 0193     		str	r3, [sp, #4]
 100:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 100 5 is_stmt 1 view .LVU33
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 6


 100:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 100 26 is_stmt 0 view .LVU34
 169 0028 EE3B     		subs	r3, r3, #238
 170 002a 0293     		str	r3, [sp, #8]
 101:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 171              		.loc 1 101 5 is_stmt 1 view .LVU35
 101:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 172              		.loc 1 101 26 is_stmt 0 view .LVU36
 173 002c 0023     		movs	r3, #0
 174 002e 0393     		str	r3, [sp, #12]
 102:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 175              		.loc 1 102 5 is_stmt 1 view .LVU37
 102:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 176              		.loc 1 102 27 is_stmt 0 view .LVU38
 177 0030 0322     		movs	r2, #3
 178 0032 0492     		str	r2, [sp, #16]
 103:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179              		.loc 1 103 5 is_stmt 1 view .LVU39
 103:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 103 31 is_stmt 0 view .LVU40
 181 0034 0593     		str	r3, [sp, #20]
 104:Src/stm32f0xx_hal_msp.c **** 
 182              		.loc 1 104 5 is_stmt 1 view .LVU41
 183 0036 9020     		movs	r0, #144
 184 0038 01A9     		add	r1, sp, #4
 185 003a C005     		lsls	r0, r0, #23
 186 003c FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL7:
 188              		.loc 1 111 1 is_stmt 0 view .LVU42
 189 0040 E4E7     		b	.L4
 190              	.L8:
 191 0042 C046     		.align	2
 192              	.L7:
 193 0044 00300140 		.word	1073819648
 194 0048 00100240 		.word	1073876992
 195              		.cfi_endproc
 196              	.LFE38:
 198              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_SPI_MspDeInit
 201              		.syntax unified
 202              		.code	16
 203              		.thumb_func
 204              		.fpu softvfp
 206              	HAL_SPI_MspDeInit:
 207              	.LVL8:
 208              	.LFB39:
 112:Src/stm32f0xx_hal_msp.c **** 
 113:Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 114:Src/stm32f0xx_hal_msp.c **** {
 209              		.loc 1 114 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		.loc 1 114 1 is_stmt 0 view .LVU44
 214 0000 10B5     		push	{r4, lr}
 215              	.LCFI4:
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 7


 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 4, -8
 218              		.cfi_offset 14, -4
 115:Src/stm32f0xx_hal_msp.c **** 
 116:Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 219              		.loc 1 116 3 is_stmt 1 view .LVU45
 220              		.loc 1 116 10 is_stmt 0 view .LVU46
 221 0002 0268     		ldr	r2, [r0]
 222              		.loc 1 116 5 view .LVU47
 223 0004 074B     		ldr	r3, .L12
 224 0006 9A42     		cmp	r2, r3
 225 0008 00D0     		beq	.L11
 226              	.LVL9:
 227              	.L9:
 117:Src/stm32f0xx_hal_msp.c ****   {
 118:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 119:Src/stm32f0xx_hal_msp.c **** 
 120:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 121:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 122:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 123:Src/stm32f0xx_hal_msp.c ****   
 124:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 125:Src/stm32f0xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 126:Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 127:Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 128:Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 129:Src/stm32f0xx_hal_msp.c ****     */
 130:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 131:Src/stm32f0xx_hal_msp.c **** 
 132:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 133:Src/stm32f0xx_hal_msp.c **** 
 134:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 135:Src/stm32f0xx_hal_msp.c ****   }
 136:Src/stm32f0xx_hal_msp.c **** 
 137:Src/stm32f0xx_hal_msp.c **** }
 228              		.loc 1 137 1 view .LVU48
 229              		@ sp needed
 230 000a 10BD     		pop	{r4, pc}
 231              	.LVL10:
 232              	.L11:
 122:Src/stm32f0xx_hal_msp.c ****   
 233              		.loc 1 122 5 is_stmt 1 view .LVU49
 234 000c 064A     		ldr	r2, .L12+4
 235 000e 9369     		ldr	r3, [r2, #24]
 236 0010 0649     		ldr	r1, .L12+8
 237 0012 0B40     		ands	r3, r1
 238 0014 9361     		str	r3, [r2, #24]
 130:Src/stm32f0xx_hal_msp.c **** 
 239              		.loc 1 130 5 view .LVU50
 240 0016 9020     		movs	r0, #144
 241              	.LVL11:
 130:Src/stm32f0xx_hal_msp.c **** 
 242              		.loc 1 130 5 is_stmt 0 view .LVU51
 243 0018 F021     		movs	r1, #240
 244 001a C005     		lsls	r0, r0, #23
 245 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL12:
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 8


 247              		.loc 1 137 1 view .LVU52
 248 0020 F3E7     		b	.L9
 249              	.L13:
 250 0022 C046     		.align	2
 251              	.L12:
 252 0024 00300140 		.word	1073819648
 253 0028 00100240 		.word	1073876992
 254 002c FFEFFFFF 		.word	-4097
 255              		.cfi_endproc
 256              	.LFE39:
 258              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_TIM_Base_MspInit
 261              		.syntax unified
 262              		.code	16
 263              		.thumb_func
 264              		.fpu softvfp
 266              	HAL_TIM_Base_MspInit:
 267              	.LVL13:
 268              	.LFB40:
 138:Src/stm32f0xx_hal_msp.c **** 
 139:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 140:Src/stm32f0xx_hal_msp.c **** {
 269              		.loc 1 140 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 8
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		@ link register save eliminated.
 274              		.loc 1 140 1 is_stmt 0 view .LVU54
 275 0000 82B0     		sub	sp, sp, #8
 276              	.LCFI5:
 277              		.cfi_def_cfa_offset 8
 141:Src/stm32f0xx_hal_msp.c **** 
 142:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 278              		.loc 1 142 3 is_stmt 1 view .LVU55
 279              		.loc 1 142 15 is_stmt 0 view .LVU56
 280 0002 0268     		ldr	r2, [r0]
 281              		.loc 1 142 5 view .LVU57
 282 0004 074B     		ldr	r3, .L17
 283 0006 9A42     		cmp	r2, r3
 284 0008 01D0     		beq	.L16
 285              	.LVL14:
 286              	.L14:
 143:Src/stm32f0xx_hal_msp.c ****   {
 144:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 145:Src/stm32f0xx_hal_msp.c **** 
 146:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 147:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 148:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 149:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 150:Src/stm32f0xx_hal_msp.c **** 
 151:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 152:Src/stm32f0xx_hal_msp.c ****   }
 153:Src/stm32f0xx_hal_msp.c **** 
 154:Src/stm32f0xx_hal_msp.c **** }
 287              		.loc 1 154 1 view .LVU58
 288 000a 02B0     		add	sp, sp, #8
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 9


 289              		@ sp needed
 290 000c 7047     		bx	lr
 291              	.LVL15:
 292              	.L16:
 148:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 293              		.loc 1 148 5 is_stmt 1 view .LVU59
 294              	.LBB5:
 148:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 295              		.loc 1 148 5 view .LVU60
 148:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 296              		.loc 1 148 5 view .LVU61
 297 000e 064A     		ldr	r2, .L17+4
 298 0010 9169     		ldr	r1, [r2, #24]
 299 0012 8020     		movs	r0, #128
 300              	.LVL16:
 148:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 301              		.loc 1 148 5 is_stmt 0 view .LVU62
 302 0014 0001     		lsls	r0, r0, #4
 303 0016 0143     		orrs	r1, r0
 304 0018 9161     		str	r1, [r2, #24]
 148:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 305              		.loc 1 148 5 is_stmt 1 view .LVU63
 306 001a 9369     		ldr	r3, [r2, #24]
 307 001c 0340     		ands	r3, r0
 308 001e 0193     		str	r3, [sp, #4]
 148:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 309              		.loc 1 148 5 view .LVU64
 310 0020 019B     		ldr	r3, [sp, #4]
 311              	.LBE5:
 148:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 312              		.loc 1 148 5 view .LVU65
 313              		.loc 1 154 1 is_stmt 0 view .LVU66
 314 0022 F2E7     		b	.L14
 315              	.L18:
 316              		.align	2
 317              	.L17:
 318 0024 002C0140 		.word	1073818624
 319 0028 00100240 		.word	1073876992
 320              		.cfi_endproc
 321              	.LFE40:
 323              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_TIM_Base_MspDeInit
 326              		.syntax unified
 327              		.code	16
 328              		.thumb_func
 329              		.fpu softvfp
 331              	HAL_TIM_Base_MspDeInit:
 332              	.LVL17:
 333              	.LFB41:
 155:Src/stm32f0xx_hal_msp.c **** 
 156:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 157:Src/stm32f0xx_hal_msp.c **** {
 334              		.loc 1 157 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 10


 338              		@ link register save eliminated.
 158:Src/stm32f0xx_hal_msp.c **** 
 159:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 339              		.loc 1 159 3 view .LVU68
 340              		.loc 1 159 15 is_stmt 0 view .LVU69
 341 0000 0268     		ldr	r2, [r0]
 342              		.loc 1 159 5 view .LVU70
 343 0002 054B     		ldr	r3, .L22
 344 0004 9A42     		cmp	r2, r3
 345 0006 00D0     		beq	.L21
 346              	.L19:
 160:Src/stm32f0xx_hal_msp.c ****   {
 161:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 162:Src/stm32f0xx_hal_msp.c **** 
 163:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 164:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 165:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 166:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 167:Src/stm32f0xx_hal_msp.c **** 
 168:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 169:Src/stm32f0xx_hal_msp.c ****   }
 170:Src/stm32f0xx_hal_msp.c **** 
 171:Src/stm32f0xx_hal_msp.c **** }
 347              		.loc 1 171 1 view .LVU71
 348              		@ sp needed
 349 0008 7047     		bx	lr
 350              	.L21:
 165:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 351              		.loc 1 165 5 is_stmt 1 view .LVU72
 352 000a 044A     		ldr	r2, .L22+4
 353 000c 9369     		ldr	r3, [r2, #24]
 354 000e 0449     		ldr	r1, .L22+8
 355 0010 0B40     		ands	r3, r1
 356 0012 9361     		str	r3, [r2, #24]
 357              		.loc 1 171 1 is_stmt 0 view .LVU73
 358 0014 F8E7     		b	.L19
 359              	.L23:
 360 0016 C046     		.align	2
 361              	.L22:
 362 0018 002C0140 		.word	1073818624
 363 001c 00100240 		.word	1073876992
 364 0020 FFF7FFFF 		.word	-2049
 365              		.cfi_endproc
 366              	.LFE41:
 368              		.text
 369              	.Letext0:
 370              		.file 2 "/usr/local/Cellar/arm-gcc-bin/9-2019-q4-major/arm-none-eabi/include/machine/_default_type
 371              		.file 3 "/usr/local/Cellar/arm-gcc-bin/9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 372              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 373              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 374              		.file 6 "/usr/local/Cellar/arm-gcc-bin/9-2019-q4-major/arm-none-eabi/include/sys/lock.h"
 375              		.file 7 "/usr/local/Cellar/arm-gcc-bin/9-2019-q4-major/arm-none-eabi/include/sys/_types.h"
 376              		.file 8 "/usr/local/Cellar/arm-gcc-bin/9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.
 377              		.file 9 "/usr/local/Cellar/arm-gcc-bin/9-2019-q4-major/arm-none-eabi/include/sys/reent.h"
 378              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 379              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 380              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 11


 381              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 382              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 383              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:16     .text.HAL_MspInit:0000000000000000 $t
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:100    .text.HAL_MspInit:0000000000000050 $d
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:105    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:112    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:193    .text.HAL_SPI_MspInit:0000000000000044 $d
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:199    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:206    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:252    .text.HAL_SPI_MspDeInit:0000000000000024 $d
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:259    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:266    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:318    .text.HAL_TIM_Base_MspInit:0000000000000024 $d
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:324    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:331    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/rf/wfq6hz5s56g3yh4wqgd7820c0000gn/T//ccucyNh5.s:362    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
