$date
	Wed Oct  7 00:05:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 7 ! seven_seg_display [6:0] $end
$var reg 4 " bcd [3:0] $end
$var reg 1 # clk $end
$var reg 32 $ error_count [31:0] $end
$var reg 32 % ii [31:0] $end
$var reg 1 & reset $end
$scope function seven_seg_prediction $end
$var reg 4 ' bcd_in [3:0] $end
$var reg 7 ( seven_seg_prediction [6:0] $end
$upscope $end
$scope module u0_bcd_to_7seg $end
$var wire 4 ) bcd [3:0] $end
$var wire 1 # clk $end
$var wire 1 & reset $end
$var wire 7 * seven_seg_display [6:0] $end
$var reg 1 + seg_a $end
$var reg 1 , seg_b $end
$var reg 1 - seg_c $end
$var reg 1 . seg_d $end
$var reg 1 / seg_e $end
$var reg 1 0 seg_f $end
$var reg 1 1 seg_g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
x0
x/
x.
x-
x,
x+
bx *
b0 )
bx (
bx '
x&
bx %
b0 $
0#
b0 "
bx !
$end
#10
1&
#20
01
00
0/
0.
0-
0,
b0 !
b0 *
0+
#100
1#
#150
0#
#200
1#
#250
0#
#300
1#
#350
0#
#400
1#
#450
0#
#500
1#
#550
0#
#600
1#
#650
0#
#700
1#
#750
0#
#800
1#
#850
0#
#900
1#
#950
0#
#1000
1#
#1050
0#
#1100
1#
#1150
0#
#1200
1#
#1250
0#
#1300
1#
#1350
0#
#1400
1#
#1450
0#
#1500
1#
#1550
0#
#1600
1#
#1650
0#
#1700
1#
#1750
0#
#1800
1#
#1850
0#
#1900
1#
#1950
0#
#2000
1#
#2050
0#
#2100
1#
#2150
0#
#2200
1#
#2250
0#
#2300
1#
#2350
0#
#2400
1#
#2450
0#
#2500
1#
#2550
0#
#2600
1#
#2650
0#
#2700
1#
#2750
0#
#2800
1#
#2850
0#
#2900
1#
#2950
0#
#3000
1#
#3010
0&
#3050
0#
#3100
1#
#3110
10
1/
1.
1-
1,
b111111 !
b111111 *
1+
#3150
0#
#3200
1#
#3250
0#
#3300
1#
#3350
0#
#3400
1#
#3450
0#
#3500
1#
#3550
0#
#3600
1#
#3650
0#
#3700
1#
#3750
0#
#3800
1#
#3850
0#
#3900
1#
#3950
0#
#4000
1#
#4050
0#
#4100
1#
#4150
0#
#4200
1#
#4250
0#
#4300
1#
#4350
0#
#4400
1#
#4450
0#
#4500
1#
#4550
0#
#4600
1#
#4650
0#
#4700
1#
#4750
0#
#4800
1#
#4850
0#
#4900
1#
#4950
0#
#5000
1#
#5050
0#
#5100
1#
#5150
0#
#5200
1#
#5250
0#
#5300
1#
#5350
0#
#5400
1#
#5450
0#
#5500
1#
#5550
0#
#5600
1#
#5650
0#
#5700
1#
#5750
0#
#5800
1#
#5850
0#
#5900
1#
#5950
0#
#6000
b0 %
1#
#6050
0#
#6100
1#
#6150
0#
#6200
b1 %
b111111 (
b0 '
1#
#6250
0#
#6300
b1 "
b1 )
1#
#6310
00
0/
0.
b110 !
b110 *
0+
#6350
0#
#6400
b10 %
b110 (
b1 '
1#
#6450
0#
#6500
b10 "
b10 )
1#
#6510
11
1/
1.
b1011111 !
b1011111 *
1+
#6550
0#
#6600
b11 %
b1 $
b1011011 (
b10 '
1#
#6650
0#
#6700
b11 "
b11 )
1#
#6710
b1001111 !
b1001111 *
0/
#6750
0#
#6800
b100 %
b1001111 (
b11 '
1#
#6850
0#
#6900
b100 "
b100 )
1#
#6910
10
0.
0-
b1100010 !
b1100010 *
0+
#6950
0#
#7000
b101 %
b10 $
b1100110 (
b100 '
1#
#7050
0#
#7100
b101 "
b101 )
1#
#7110
1.
1-
0,
b1101101 !
b1101101 *
1+
#7150
0#
#7200
b110 %
b1101101 (
b101 '
1#
#7250
0#
#7300
b110 "
b110 )
1#
#7310
b1111101 !
b1111101 *
1/
#7350
0#
#7400
b111 %
b1111101 (
b110 '
1#
#7450
0#
#7500
b111 "
b111 )
1#
#7510
01
00
0/
0.
b111 !
b111 *
1,
#7550
0#
#7600
b1000 %
b111 (
b111 '
1#
#7650
0#
#7700
b1000 "
b1000 )
1#
#7710
11
10
1/
b1111111 !
b1111111 *
1.
#7750
0#
#7800
b1001 %
b1111111 (
b1000 '
1#
#7850
0#
#7900
b1001 "
b1001 )
1#
#7910
0/
b1100111 !
b1100111 *
0.
#7950
0#
#8000
b1010 %
b1100111 (
b1001 '
1#
