|skeleton
resetn => resetn.IN1
ps2_clock <> PS2_Interface:myps2.port2
ps2_data <> PS2_Interface:myps2.port3
debug_data_in[0] <= <GND>
debug_data_in[1] <= <GND>
debug_data_in[2] <= <GND>
debug_data_in[3] <= <GND>
debug_data_in[4] <= <GND>
debug_data_in[5] <= <GND>
debug_data_in[6] <= <GND>
debug_data_in[7] <= <GND>
debug_data_in[8] <= <GND>
debug_data_in[9] <= <GND>
debug_data_in[10] <= <GND>
debug_data_in[11] <= <GND>
debug_data_in[12] <= <GND>
debug_data_in[13] <= <GND>
debug_data_in[14] <= <GND>
debug_data_in[15] <= <GND>
debug_data_in[16] <= <GND>
debug_data_in[17] <= <GND>
debug_data_in[18] <= <GND>
debug_data_in[19] <= <GND>
debug_data_in[20] <= <GND>
debug_data_in[21] <= <GND>
debug_data_in[22] <= <GND>
debug_data_in[23] <= <GND>
debug_data_in[24] <= <GND>
debug_data_in[25] <= <GND>
debug_data_in[26] <= <GND>
debug_data_in[27] <= <GND>
debug_data_in[28] <= <GND>
debug_data_in[29] <= <GND>
debug_data_in[30] <= <GND>
debug_data_in[31] <= <GND>
debug_addr[0] <= <GND>
debug_addr[1] <= <GND>
debug_addr[2] <= <GND>
debug_addr[3] <= <GND>
debug_addr[4] <= <GND>
debug_addr[5] <= <GND>
debug_addr[6] <= <GND>
debug_addr[7] <= <GND>
debug_addr[8] <= <GND>
debug_addr[9] <= <GND>
debug_addr[10] <= <GND>
debug_addr[11] <= <GND>
leds[0] <= <VCC>
leds[1] <= <VCC>
leds[2] <= <GND>
leds[3] <= <VCC>
leds[4] <= <GND>
leds[5] <= <VCC>
leds[6] <= <GND>
leds[7] <= <GND>
lcd_data[0] <= lcd:mylcd.port4
lcd_data[1] <= lcd:mylcd.port4
lcd_data[2] <= lcd:mylcd.port4
lcd_data[3] <= lcd:mylcd.port4
lcd_data[4] <= lcd:mylcd.port4
lcd_data[5] <= lcd:mylcd.port4
lcd_data[6] <= lcd:mylcd.port4
lcd_data[7] <= lcd:mylcd.port4
lcd_rw <= lcd:mylcd.port5
lcd_en <= lcd:mylcd.port6
lcd_rs <= lcd:mylcd.port7
lcd_on <= lcd:mylcd.port8
lcd_blon <= lcd:mylcd.port9
seg1[0] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[1] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[2] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[3] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[4] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[5] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[6] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg2[0] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[1] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[2] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[3] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[4] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[5] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[6] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg3[0] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[1] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[2] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[3] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[4] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[5] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[6] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg4[0] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[1] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[2] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[3] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[4] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[5] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[6] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg5[0] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[1] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[2] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[3] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[4] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[5] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[6] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg6[0] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[1] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[2] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[3] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[4] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[5] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[6] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg7[0] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[1] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[2] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[3] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[4] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[5] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[6] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg8[0] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[1] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[2] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[3] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[4] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[5] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[6] <= Hexadecimal_To_Seven_Segment:hex8.port1
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_controller:vga_ins.oHS
VGA_VS <= vga_controller:vga_ins.oVS
VGA_BLANK <= vga_controller:vga_ins.oBLANK_n
VGA_SYNC <= <GND>
VGA_R[0] <= vga_controller:vga_ins.r_data
VGA_R[1] <= vga_controller:vga_ins.r_data
VGA_R[2] <= vga_controller:vga_ins.r_data
VGA_R[3] <= vga_controller:vga_ins.r_data
VGA_R[4] <= vga_controller:vga_ins.r_data
VGA_R[5] <= vga_controller:vga_ins.r_data
VGA_R[6] <= vga_controller:vga_ins.r_data
VGA_R[7] <= vga_controller:vga_ins.r_data
VGA_G[0] <= vga_controller:vga_ins.g_data
VGA_G[1] <= vga_controller:vga_ins.g_data
VGA_G[2] <= vga_controller:vga_ins.g_data
VGA_G[3] <= vga_controller:vga_ins.g_data
VGA_G[4] <= vga_controller:vga_ins.g_data
VGA_G[5] <= vga_controller:vga_ins.g_data
VGA_G[6] <= vga_controller:vga_ins.g_data
VGA_G[7] <= vga_controller:vga_ins.g_data
VGA_B[0] <= vga_controller:vga_ins.b_data
VGA_B[1] <= vga_controller:vga_ins.b_data
VGA_B[2] <= vga_controller:vga_ins.b_data
VGA_B[3] <= vga_controller:vga_ins.b_data
VGA_B[4] <= vga_controller:vga_ins.b_data
VGA_B[5] <= vga_controller:vga_ins.b_data
VGA_B[6] <= vga_controller:vga_ins.b_data
VGA_B[7] <= vga_controller:vga_ins.b_data
CLOCK_50 => clock.IN5


|skeleton|pll:div
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|skeleton|pll:div|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|skeleton|processor:myprocessor
clock => reg:fetch2.clock
clock => imem:fetch3.clock
clock => regfile:decode7.clock
clock => dmem:memory1.clock
reset => mux:fetch1.s
reset => reg:fetch2.clear
reset => regfile:decode7.clear
keyboard_in[0] => mux:execute04.A[0]
keyboard_in[1] => mux:execute04.A[1]
keyboard_in[2] => mux:execute04.A[2]
keyboard_in[3] => mux:execute04.A[3]
keyboard_in[4] => mux:execute04.A[4]
keyboard_in[5] => mux:execute04.A[5]
keyboard_in[6] => mux:execute04.A[6]
keyboard_in[7] => mux:execute04.A[7]
keyboard_in[8] => mux:execute04.A[8]
keyboard_in[9] => mux:execute04.A[9]
keyboard_in[10] => mux:execute04.A[10]
keyboard_in[11] => mux:execute04.A[11]
keyboard_in[12] => mux:execute04.A[12]
keyboard_in[13] => mux:execute04.A[13]
keyboard_in[14] => mux:execute04.A[14]
keyboard_in[15] => mux:execute04.A[15]
keyboard_in[16] => mux:execute04.A[16]
keyboard_in[17] => mux:execute04.A[17]
keyboard_in[18] => mux:execute04.A[18]
keyboard_in[19] => mux:execute04.A[19]
keyboard_in[20] => mux:execute04.A[20]
keyboard_in[21] => mux:execute04.A[21]
keyboard_in[22] => mux:execute04.A[22]
keyboard_in[23] => mux:execute04.A[23]
keyboard_in[24] => mux:execute04.A[24]
keyboard_in[25] => mux:execute04.A[25]
keyboard_in[26] => mux:execute04.A[26]
keyboard_in[27] => mux:execute04.A[27]
keyboard_in[28] => mux:execute04.A[28]
keyboard_in[29] => mux:execute04.A[29]
keyboard_in[30] => mux:execute04.A[30]
keyboard_in[31] => mux:execute04.A[31]
keyboard_ack <= control:decode1.keyboard
lcd_write <= control:decode1.lcd
lcd_data[0] <= regfile:decode7.valB[0]
lcd_data[1] <= regfile:decode7.valB[1]
lcd_data[2] <= regfile:decode7.valB[2]
lcd_data[3] <= regfile:decode7.valB[3]
lcd_data[4] <= regfile:decode7.valB[4]
lcd_data[5] <= regfile:decode7.valB[5]
lcd_data[6] <= regfile:decode7.valB[6]
lcd_data[7] <= regfile:decode7.valB[7]
lcd_data[8] <= regfile:decode7.valB[8]
lcd_data[9] <= regfile:decode7.valB[9]
lcd_data[10] <= regfile:decode7.valB[10]
lcd_data[11] <= regfile:decode7.valB[11]
lcd_data[12] <= regfile:decode7.valB[12]
lcd_data[13] <= regfile:decode7.valB[13]
lcd_data[14] <= regfile:decode7.valB[14]
lcd_data[15] <= regfile:decode7.valB[15]
lcd_data[16] <= regfile:decode7.valB[16]
lcd_data[17] <= regfile:decode7.valB[17]
lcd_data[18] <= regfile:decode7.valB[18]
lcd_data[19] <= regfile:decode7.valB[19]
lcd_data[20] <= regfile:decode7.valB[20]
lcd_data[21] <= regfile:decode7.valB[21]
lcd_data[22] <= regfile:decode7.valB[22]
lcd_data[23] <= regfile:decode7.valB[23]
lcd_data[24] <= regfile:decode7.valB[24]
lcd_data[25] <= regfile:decode7.valB[25]
lcd_data[26] <= regfile:decode7.valB[26]
lcd_data[27] <= regfile:decode7.valB[27]
lcd_data[28] <= regfile:decode7.valB[28]
lcd_data[29] <= regfile:decode7.valB[29]
lcd_data[30] <= regfile:decode7.valB[30]
lcd_data[31] <= regfile:decode7.valB[31]
rowData1[0] <= regfile:decode7.row1[0]
rowData1[1] <= regfile:decode7.row1[1]
rowData1[2] <= regfile:decode7.row1[2]
rowData1[3] <= regfile:decode7.row1[3]
rowData1[4] <= regfile:decode7.row1[4]
rowData1[5] <= regfile:decode7.row1[5]
rowData1[6] <= regfile:decode7.row1[6]
rowData1[7] <= regfile:decode7.row1[7]
rowData1[8] <= regfile:decode7.row1[8]
rowData1[9] <= regfile:decode7.row1[9]
rowData1[10] <= regfile:decode7.row1[10]
rowData1[11] <= regfile:decode7.row1[11]
rowData1[12] <= regfile:decode7.row1[12]
rowData1[13] <= regfile:decode7.row1[13]
rowData1[14] <= regfile:decode7.row1[14]
rowData2[0] <= regfile:decode7.row2[0]
rowData2[1] <= regfile:decode7.row2[1]
rowData2[2] <= regfile:decode7.row2[2]
rowData2[3] <= regfile:decode7.row2[3]
rowData2[4] <= regfile:decode7.row2[4]
rowData2[5] <= regfile:decode7.row2[5]
rowData2[6] <= regfile:decode7.row2[6]
rowData2[7] <= regfile:decode7.row2[7]
rowData2[8] <= regfile:decode7.row2[8]
rowData2[9] <= regfile:decode7.row2[9]
rowData2[10] <= regfile:decode7.row2[10]
rowData2[11] <= regfile:decode7.row2[11]
rowData2[12] <= regfile:decode7.row2[12]
rowData2[13] <= regfile:decode7.row2[13]
rowData2[14] <= regfile:decode7.row2[14]
rowData3[0] <= regfile:decode7.row3[0]
rowData3[1] <= regfile:decode7.row3[1]
rowData3[2] <= regfile:decode7.row3[2]
rowData3[3] <= regfile:decode7.row3[3]
rowData3[4] <= regfile:decode7.row3[4]
rowData3[5] <= regfile:decode7.row3[5]
rowData3[6] <= regfile:decode7.row3[6]
rowData3[7] <= regfile:decode7.row3[7]
rowData3[8] <= regfile:decode7.row3[8]
rowData3[9] <= regfile:decode7.row3[9]
rowData3[10] <= regfile:decode7.row3[10]
rowData3[11] <= regfile:decode7.row3[11]
rowData3[12] <= regfile:decode7.row3[12]
rowData3[13] <= regfile:decode7.row3[13]
rowData3[14] <= regfile:decode7.row3[14]
rowData4[0] <= regfile:decode7.row4[0]
rowData4[1] <= regfile:decode7.row4[1]
rowData4[2] <= regfile:decode7.row4[2]
rowData4[3] <= regfile:decode7.row4[3]
rowData4[4] <= regfile:decode7.row4[4]
rowData4[5] <= regfile:decode7.row4[5]
rowData4[6] <= regfile:decode7.row4[6]
rowData4[7] <= regfile:decode7.row4[7]
rowData4[8] <= regfile:decode7.row4[8]
rowData4[9] <= regfile:decode7.row4[9]
rowData4[10] <= regfile:decode7.row4[10]
rowData4[11] <= regfile:decode7.row4[11]
rowData4[12] <= regfile:decode7.row4[12]
rowData4[13] <= regfile:decode7.row4[13]
rowData4[14] <= regfile:decode7.row4[14]
rowData5[0] <= regfile:decode7.row5[0]
rowData5[1] <= regfile:decode7.row5[1]
rowData5[2] <= regfile:decode7.row5[2]
rowData5[3] <= regfile:decode7.row5[3]
rowData5[4] <= regfile:decode7.row5[4]
rowData5[5] <= regfile:decode7.row5[5]
rowData5[6] <= regfile:decode7.row5[6]
rowData5[7] <= regfile:decode7.row5[7]
rowData5[8] <= regfile:decode7.row5[8]
rowData5[9] <= regfile:decode7.row5[9]
rowData5[10] <= regfile:decode7.row5[10]
rowData5[11] <= regfile:decode7.row5[11]
rowData5[12] <= regfile:decode7.row5[12]
rowData5[13] <= regfile:decode7.row5[13]
rowData5[14] <= regfile:decode7.row5[14]
rowData6[0] <= regfile:decode7.row6[0]
rowData6[1] <= regfile:decode7.row6[1]
rowData6[2] <= regfile:decode7.row6[2]
rowData6[3] <= regfile:decode7.row6[3]
rowData6[4] <= regfile:decode7.row6[4]
rowData6[5] <= regfile:decode7.row6[5]
rowData6[6] <= regfile:decode7.row6[6]
rowData6[7] <= regfile:decode7.row6[7]
rowData6[8] <= regfile:decode7.row6[8]
rowData6[9] <= regfile:decode7.row6[9]
rowData6[10] <= regfile:decode7.row6[10]
rowData6[11] <= regfile:decode7.row6[11]
rowData6[12] <= regfile:decode7.row6[12]
rowData6[13] <= regfile:decode7.row6[13]
rowData6[14] <= regfile:decode7.row6[14]
rowData7[0] <= regfile:decode7.row7[0]
rowData7[1] <= regfile:decode7.row7[1]
rowData7[2] <= regfile:decode7.row7[2]
rowData7[3] <= regfile:decode7.row7[3]
rowData7[4] <= regfile:decode7.row7[4]
rowData7[5] <= regfile:decode7.row7[5]
rowData7[6] <= regfile:decode7.row7[6]
rowData7[7] <= regfile:decode7.row7[7]
rowData7[8] <= regfile:decode7.row7[8]
rowData7[9] <= regfile:decode7.row7[9]
rowData7[10] <= regfile:decode7.row7[10]
rowData7[11] <= regfile:decode7.row7[11]
rowData7[12] <= regfile:decode7.row7[12]
rowData7[13] <= regfile:decode7.row7[13]
rowData7[14] <= regfile:decode7.row7[14]
rowData8[0] <= regfile:decode7.row8[0]
rowData8[1] <= regfile:decode7.row8[1]
rowData8[2] <= regfile:decode7.row8[2]
rowData8[3] <= regfile:decode7.row8[3]
rowData8[4] <= regfile:decode7.row8[4]
rowData8[5] <= regfile:decode7.row8[5]
rowData8[6] <= regfile:decode7.row8[6]
rowData8[7] <= regfile:decode7.row8[7]
rowData8[8] <= regfile:decode7.row8[8]
rowData8[9] <= regfile:decode7.row8[9]
rowData8[10] <= regfile:decode7.row8[10]
rowData8[11] <= regfile:decode7.row8[11]
rowData8[12] <= regfile:decode7.row8[12]
rowData8[13] <= regfile:decode7.row8[13]
rowData8[14] <= regfile:decode7.row8[14]
rowData9[0] <= regfile:decode7.row9[0]
rowData9[1] <= regfile:decode7.row9[1]
rowData9[2] <= regfile:decode7.row9[2]
rowData9[3] <= regfile:decode7.row9[3]
rowData9[4] <= regfile:decode7.row9[4]
rowData9[5] <= regfile:decode7.row9[5]
rowData9[6] <= regfile:decode7.row9[6]
rowData9[7] <= regfile:decode7.row9[7]
rowData9[8] <= regfile:decode7.row9[8]
rowData9[9] <= regfile:decode7.row9[9]
rowData9[10] <= regfile:decode7.row9[10]
rowData9[11] <= regfile:decode7.row9[11]
rowData9[12] <= regfile:decode7.row9[12]
rowData9[13] <= regfile:decode7.row9[13]
rowData9[14] <= regfile:decode7.row9[14]
rowData10[0] <= regfile:decode7.row10[0]
rowData10[1] <= regfile:decode7.row10[1]
rowData10[2] <= regfile:decode7.row10[2]
rowData10[3] <= regfile:decode7.row10[3]
rowData10[4] <= regfile:decode7.row10[4]
rowData10[5] <= regfile:decode7.row10[5]
rowData10[6] <= regfile:decode7.row10[6]
rowData10[7] <= regfile:decode7.row10[7]
rowData10[8] <= regfile:decode7.row10[8]
rowData10[9] <= regfile:decode7.row10[9]
rowData10[10] <= regfile:decode7.row10[10]
rowData10[11] <= regfile:decode7.row10[11]
rowData10[12] <= regfile:decode7.row10[12]
rowData10[13] <= regfile:decode7.row10[13]
rowData10[14] <= regfile:decode7.row10[14]
rowData11[0] <= regfile:decode7.row11[0]
rowData11[1] <= regfile:decode7.row11[1]
rowData11[2] <= regfile:decode7.row11[2]
rowData11[3] <= regfile:decode7.row11[3]
rowData11[4] <= regfile:decode7.row11[4]
rowData11[5] <= regfile:decode7.row11[5]
rowData11[6] <= regfile:decode7.row11[6]
rowData11[7] <= regfile:decode7.row11[7]
rowData11[8] <= regfile:decode7.row11[8]
rowData11[9] <= regfile:decode7.row11[9]
rowData11[10] <= regfile:decode7.row11[10]
rowData11[11] <= regfile:decode7.row11[11]
rowData11[12] <= regfile:decode7.row11[12]
rowData11[13] <= regfile:decode7.row11[13]
rowData11[14] <= regfile:decode7.row11[14]
rowData12[0] <= regfile:decode7.row12[0]
rowData12[1] <= regfile:decode7.row12[1]
rowData12[2] <= regfile:decode7.row12[2]
rowData12[3] <= regfile:decode7.row12[3]
rowData12[4] <= regfile:decode7.row12[4]
rowData12[5] <= regfile:decode7.row12[5]
rowData12[6] <= regfile:decode7.row12[6]
rowData12[7] <= regfile:decode7.row12[7]
rowData12[8] <= regfile:decode7.row12[8]
rowData12[9] <= regfile:decode7.row12[9]
rowData12[10] <= regfile:decode7.row12[10]
rowData12[11] <= regfile:decode7.row12[11]
rowData12[12] <= regfile:decode7.row12[12]
rowData12[13] <= regfile:decode7.row12[13]
rowData12[14] <= regfile:decode7.row12[14]
rowData13[0] <= regfile:decode7.row13[0]
rowData13[1] <= regfile:decode7.row13[1]
rowData13[2] <= regfile:decode7.row13[2]
rowData13[3] <= regfile:decode7.row13[3]
rowData13[4] <= regfile:decode7.row13[4]
rowData13[5] <= regfile:decode7.row13[5]
rowData13[6] <= regfile:decode7.row13[6]
rowData13[7] <= regfile:decode7.row13[7]
rowData13[8] <= regfile:decode7.row13[8]
rowData13[9] <= regfile:decode7.row13[9]
rowData13[10] <= regfile:decode7.row13[10]
rowData13[11] <= regfile:decode7.row13[11]
rowData13[12] <= regfile:decode7.row13[12]
rowData13[13] <= regfile:decode7.row13[13]
rowData13[14] <= regfile:decode7.row13[14]
rowData14[0] <= regfile:decode7.row14[0]
rowData14[1] <= regfile:decode7.row14[1]
rowData14[2] <= regfile:decode7.row14[2]
rowData14[3] <= regfile:decode7.row14[3]
rowData14[4] <= regfile:decode7.row14[4]
rowData14[5] <= regfile:decode7.row14[5]
rowData14[6] <= regfile:decode7.row14[6]
rowData14[7] <= regfile:decode7.row14[7]
rowData14[8] <= regfile:decode7.row14[8]
rowData14[9] <= regfile:decode7.row14[9]
rowData14[10] <= regfile:decode7.row14[10]
rowData14[11] <= regfile:decode7.row14[11]
rowData14[12] <= regfile:decode7.row14[12]
rowData14[13] <= regfile:decode7.row14[13]
rowData14[14] <= regfile:decode7.row14[14]
rowData15[0] <= regfile:decode7.row15[0]
rowData15[1] <= regfile:decode7.row15[1]
rowData15[2] <= regfile:decode7.row15[2]
rowData15[3] <= regfile:decode7.row15[3]
rowData15[4] <= regfile:decode7.row15[4]
rowData15[5] <= regfile:decode7.row15[5]
rowData15[6] <= regfile:decode7.row15[6]
rowData15[7] <= regfile:decode7.row15[7]
rowData15[8] <= regfile:decode7.row15[8]
rowData15[9] <= regfile:decode7.row15[9]
rowData15[10] <= regfile:decode7.row15[10]
rowData15[11] <= regfile:decode7.row15[11]
rowData15[12] <= regfile:decode7.row15[12]
rowData15[13] <= regfile:decode7.row15[13]
rowData15[14] <= regfile:decode7.row15[14]
rowData16[0] <= regfile:decode7.row16[0]
rowData16[1] <= regfile:decode7.row16[1]
rowData16[2] <= regfile:decode7.row16[2]
rowData16[3] <= regfile:decode7.row16[3]
rowData16[4] <= regfile:decode7.row16[4]
rowData16[5] <= regfile:decode7.row16[5]
rowData16[6] <= regfile:decode7.row16[6]
rowData16[7] <= regfile:decode7.row16[7]
rowData16[8] <= regfile:decode7.row16[8]
rowData16[9] <= regfile:decode7.row16[9]
rowData16[10] <= regfile:decode7.row16[10]
rowData16[11] <= regfile:decode7.row16[11]
rowData16[12] <= regfile:decode7.row16[12]
rowData16[13] <= regfile:decode7.row16[13]
rowData16[14] <= regfile:decode7.row16[14]
rowData17[0] <= regfile:decode7.row17[0]
rowData17[1] <= regfile:decode7.row17[1]
rowData17[2] <= regfile:decode7.row17[2]
rowData17[3] <= regfile:decode7.row17[3]
rowData17[4] <= regfile:decode7.row17[4]
rowData17[5] <= regfile:decode7.row17[5]
rowData17[6] <= regfile:decode7.row17[6]
rowData17[7] <= regfile:decode7.row17[7]
rowData17[8] <= regfile:decode7.row17[8]
rowData17[9] <= regfile:decode7.row17[9]
rowData17[10] <= regfile:decode7.row17[10]
rowData17[11] <= regfile:decode7.row17[11]
rowData17[12] <= regfile:decode7.row17[12]
rowData17[13] <= regfile:decode7.row17[13]
rowData17[14] <= regfile:decode7.row17[14]
rowData18[0] <= regfile:decode7.row18[0]
rowData18[1] <= regfile:decode7.row18[1]
rowData18[2] <= regfile:decode7.row18[2]
rowData18[3] <= regfile:decode7.row18[3]
rowData18[4] <= regfile:decode7.row18[4]
rowData18[5] <= regfile:decode7.row18[5]
rowData18[6] <= regfile:decode7.row18[6]
rowData18[7] <= regfile:decode7.row18[7]
rowData18[8] <= regfile:decode7.row18[8]
rowData18[9] <= regfile:decode7.row18[9]
rowData18[10] <= regfile:decode7.row18[10]
rowData18[11] <= regfile:decode7.row18[11]
rowData18[12] <= regfile:decode7.row18[12]
rowData18[13] <= regfile:decode7.row18[13]
rowData18[14] <= regfile:decode7.row18[14]
rowData19[0] <= regfile:decode7.row19[0]
rowData19[1] <= regfile:decode7.row19[1]
rowData19[2] <= regfile:decode7.row19[2]
rowData19[3] <= regfile:decode7.row19[3]
rowData19[4] <= regfile:decode7.row19[4]
rowData19[5] <= regfile:decode7.row19[5]
rowData19[6] <= regfile:decode7.row19[6]
rowData19[7] <= regfile:decode7.row19[7]
rowData19[8] <= regfile:decode7.row19[8]
rowData19[9] <= regfile:decode7.row19[9]
rowData19[10] <= regfile:decode7.row19[10]
rowData19[11] <= regfile:decode7.row19[11]
rowData19[12] <= regfile:decode7.row19[12]
rowData19[13] <= regfile:decode7.row19[13]
rowData19[14] <= regfile:decode7.row19[14]
rowData20[0] <= regfile:decode7.row20[0]
rowData20[1] <= regfile:decode7.row20[1]
rowData20[2] <= regfile:decode7.row20[2]
rowData20[3] <= regfile:decode7.row20[3]
rowData20[4] <= regfile:decode7.row20[4]
rowData20[5] <= regfile:decode7.row20[5]
rowData20[6] <= regfile:decode7.row20[6]
rowData20[7] <= regfile:decode7.row20[7]
rowData20[8] <= regfile:decode7.row20[8]
rowData20[9] <= regfile:decode7.row20[9]
rowData20[10] <= regfile:decode7.row20[10]
rowData20[11] <= regfile:decode7.row20[11]
rowData20[12] <= regfile:decode7.row20[12]
rowData20[13] <= regfile:decode7.row20[13]
rowData20[14] <= regfile:decode7.row20[14]
scoreOut[0] <= regfile:decode7.score[0]
scoreOut[1] <= regfile:decode7.score[1]
scoreOut[2] <= regfile:decode7.score[2]
scoreOut[3] <= regfile:decode7.score[3]
scoreOut[4] <= regfile:decode7.score[4]
scoreOut[5] <= regfile:decode7.score[5]
scoreOut[6] <= regfile:decode7.score[6]
scoreOut[7] <= regfile:decode7.score[7]
scoreOut[8] <= regfile:decode7.score[8]
scoreOut[9] <= regfile:decode7.score[9]
scoreOut[10] <= regfile:decode7.score[10]
scoreOut[11] <= regfile:decode7.score[11]
scoreOut[12] <= regfile:decode7.score[12]
scoreOut[13] <= regfile:decode7.score[13]
scoreOut[14] <= regfile:decode7.score[14]
scoreOut[15] <= regfile:decode7.score[15]
scoreOut[16] <= regfile:decode7.score[16]
scoreOut[17] <= regfile:decode7.score[17]
scoreOut[18] <= regfile:decode7.score[18]
scoreOut[19] <= regfile:decode7.score[19]
scoreOut[20] <= regfile:decode7.score[20]
scoreOut[21] <= regfile:decode7.score[21]
scoreOut[22] <= regfile:decode7.score[22]
scoreOut[23] <= regfile:decode7.score[23]
scoreOut[24] <= regfile:decode7.score[24]
scoreOut[25] <= regfile:decode7.score[25]
scoreOut[26] <= regfile:decode7.score[26]
scoreOut[27] <= regfile:decode7.score[27]
scoreOut[28] <= regfile:decode7.score[28]
scoreOut[29] <= regfile:decode7.score[29]
scoreOut[30] <= regfile:decode7.score[30]
scoreOut[31] <= regfile:decode7.score[31]


|skeleton|processor:myprocessor|mux:fetch1
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|reg:fetch2
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|imem:fetch3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2m81:auto_generated.address_a[0]
address_a[1] => altsyncram_2m81:auto_generated.address_a[1]
address_a[2] => altsyncram_2m81:auto_generated.address_a[2]
address_a[3] => altsyncram_2m81:auto_generated.address_a[3]
address_a[4] => altsyncram_2m81:auto_generated.address_a[4]
address_a[5] => altsyncram_2m81:auto_generated.address_a[5]
address_a[6] => altsyncram_2m81:auto_generated.address_a[6]
address_a[7] => altsyncram_2m81:auto_generated.address_a[7]
address_a[8] => altsyncram_2m81:auto_generated.address_a[8]
address_a[9] => altsyncram_2m81:auto_generated.address_a[9]
address_a[10] => altsyncram_2m81:auto_generated.address_a[10]
address_a[11] => altsyncram_2m81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2m81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_2m81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2m81:auto_generated.q_a[0]
q_a[1] <= altsyncram_2m81:auto_generated.q_a[1]
q_a[2] <= altsyncram_2m81:auto_generated.q_a[2]
q_a[3] <= altsyncram_2m81:auto_generated.q_a[3]
q_a[4] <= altsyncram_2m81:auto_generated.q_a[4]
q_a[5] <= altsyncram_2m81:auto_generated.q_a[5]
q_a[6] <= altsyncram_2m81:auto_generated.q_a[6]
q_a[7] <= altsyncram_2m81:auto_generated.q_a[7]
q_a[8] <= altsyncram_2m81:auto_generated.q_a[8]
q_a[9] <= altsyncram_2m81:auto_generated.q_a[9]
q_a[10] <= altsyncram_2m81:auto_generated.q_a[10]
q_a[11] <= altsyncram_2m81:auto_generated.q_a[11]
q_a[12] <= altsyncram_2m81:auto_generated.q_a[12]
q_a[13] <= altsyncram_2m81:auto_generated.q_a[13]
q_a[14] <= altsyncram_2m81:auto_generated.q_a[14]
q_a[15] <= altsyncram_2m81:auto_generated.q_a[15]
q_a[16] <= altsyncram_2m81:auto_generated.q_a[16]
q_a[17] <= altsyncram_2m81:auto_generated.q_a[17]
q_a[18] <= altsyncram_2m81:auto_generated.q_a[18]
q_a[19] <= altsyncram_2m81:auto_generated.q_a[19]
q_a[20] <= altsyncram_2m81:auto_generated.q_a[20]
q_a[21] <= altsyncram_2m81:auto_generated.q_a[21]
q_a[22] <= altsyncram_2m81:auto_generated.q_a[22]
q_a[23] <= altsyncram_2m81:auto_generated.q_a[23]
q_a[24] <= altsyncram_2m81:auto_generated.q_a[24]
q_a[25] <= altsyncram_2m81:auto_generated.q_a[25]
q_a[26] <= altsyncram_2m81:auto_generated.q_a[26]
q_a[27] <= altsyncram_2m81:auto_generated.q_a[27]
q_a[28] <= altsyncram_2m81:auto_generated.q_a[28]
q_a[29] <= altsyncram_2m81:auto_generated.q_a[29]
q_a[30] <= altsyncram_2m81:auto_generated.q_a[30]
q_a[31] <= altsyncram_2m81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ~NO_FANOUT~
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|processor:myprocessor|adder_rc:fetch4
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|control:decode1
op[0] => Equal0.IN4
op[0] => Equal1.IN4
op[0] => Equal2.IN3
op[0] => Equal3.IN4
op[0] => Equal4.IN3
op[0] => Equal5.IN4
op[0] => Equal6.IN2
op[0] => Equal7.IN4
op[0] => Equal8.IN4
op[0] => Equal9.IN1
op[0] => Equal10.IN3
op[0] => Equal11.IN4
op[0] => Equal12.IN2
op[0] => Equal13.IN4
op[0] => Equal14.IN4
op[0] => Equal15.IN2
op[1] => Equal0.IN3
op[1] => Equal1.IN3
op[1] => Equal2.IN4
op[1] => Equal3.IN3
op[1] => Equal4.IN2
op[1] => Equal5.IN2
op[1] => Equal6.IN4
op[1] => Equal7.IN3
op[1] => Equal8.IN1
op[1] => Equal9.IN4
op[1] => Equal10.IN2
op[1] => Equal11.IN3
op[1] => Equal12.IN1
op[1] => Equal13.IN3
op[1] => Equal14.IN2
op[1] => Equal15.IN4
op[2] => Equal0.IN2
op[2] => Equal1.IN2
op[2] => Equal2.IN2
op[2] => Equal3.IN2
op[2] => Equal4.IN4
op[2] => Equal5.IN3
op[2] => Equal6.IN3
op[2] => Equal7.IN2
op[2] => Equal8.IN3
op[2] => Equal9.IN3
op[2] => Equal10.IN1
op[2] => Equal11.IN1
op[2] => Equal12.IN4
op[2] => Equal13.IN2
op[2] => Equal14.IN1
op[2] => Equal15.IN1
op[3] => Equal0.IN1
op[3] => Equal1.IN1
op[3] => Equal2.IN1
op[3] => Equal3.IN1
op[3] => Equal4.IN1
op[3] => Equal5.IN1
op[3] => Equal6.IN1
op[3] => Equal7.IN1
op[3] => Equal8.IN2
op[3] => Equal9.IN2
op[3] => Equal10.IN4
op[3] => Equal11.IN2
op[3] => Equal12.IN3
op[3] => Equal13.IN1
op[3] => Equal14.IN3
op[3] => Equal15.IN3
op[4] => Equal0.IN0
op[4] => Equal1.IN0
op[4] => Equal2.IN0
op[4] => Equal3.IN0
op[4] => Equal4.IN0
op[4] => Equal5.IN0
op[4] => Equal6.IN0
op[4] => Equal7.IN0
op[4] => Equal8.IN0
op[4] => Equal9.IN0
op[4] => Equal10.IN0
op[4] => Equal11.IN0
op[4] => Equal12.IN0
op[4] => Equal13.IN0
op[4] => Equal14.IN0
op[4] => Equal15.IN0
reg_wren <= reg_wren.DB_MAX_OUTPUT_PORT_TYPE
immed_notRT <= immed_notRT.DB_MAX_OUTPUT_PORT_TYPE
rs_zero <= rs_zero.DB_MAX_OUTPUT_PORT_TYPE
rt_zero <= rt_zero.DB_MAX_OUTPUT_PORT_TYPE
rd_to_rt <= rd_to_rt.DB_MAX_OUTPUT_PORT_TYPE
ALUopcode[0] <= ALUopcode.DB_MAX_OUTPUT_PORT_TYPE
ALUopcode[1] <= ALUopcode.DB_MAX_OUTPUT_PORT_TYPE
ALUopcode[2] <= ALUopcode.DB_MAX_OUTPUT_PORT_TYPE
dmem_wren <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
mem_notALU <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
branch_equals <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
branch_greater <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump.DB_MAX_OUTPUT_PORT_TYPE
link <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
jump_reg <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
keyboard <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
lcd <= Equal13.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:decode2
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:decode3
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:decode4
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:decode5
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:decode6
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:decode7
clock => regs[0][0].CLK
clock => regs[0][1].CLK
clock => regs[0][2].CLK
clock => regs[0][3].CLK
clock => regs[0][4].CLK
clock => regs[0][5].CLK
clock => regs[0][6].CLK
clock => regs[0][7].CLK
clock => regs[0][8].CLK
clock => regs[0][9].CLK
clock => regs[0][10].CLK
clock => regs[0][11].CLK
clock => regs[0][12].CLK
clock => regs[0][13].CLK
clock => regs[0][14].CLK
clock => regs[0][15].CLK
clock => regs[0][16].CLK
clock => regs[0][17].CLK
clock => regs[0][18].CLK
clock => regs[0][19].CLK
clock => regs[0][20].CLK
clock => regs[0][21].CLK
clock => regs[0][22].CLK
clock => regs[0][23].CLK
clock => regs[0][24].CLK
clock => regs[0][25].CLK
clock => regs[0][26].CLK
clock => regs[0][27].CLK
clock => regs[0][28].CLK
clock => regs[0][29].CLK
clock => regs[0][30].CLK
clock => regs[0][31].CLK
clock => regs[1][0].CLK
clock => regs[1][1].CLK
clock => regs[1][2].CLK
clock => regs[1][3].CLK
clock => regs[1][4].CLK
clock => regs[1][5].CLK
clock => regs[1][6].CLK
clock => regs[1][7].CLK
clock => regs[1][8].CLK
clock => regs[1][9].CLK
clock => regs[1][10].CLK
clock => regs[1][11].CLK
clock => regs[1][12].CLK
clock => regs[1][13].CLK
clock => regs[1][14].CLK
clock => regs[1][15].CLK
clock => regs[1][16].CLK
clock => regs[1][17].CLK
clock => regs[1][18].CLK
clock => regs[1][19].CLK
clock => regs[1][20].CLK
clock => regs[1][21].CLK
clock => regs[1][22].CLK
clock => regs[1][23].CLK
clock => regs[1][24].CLK
clock => regs[1][25].CLK
clock => regs[1][26].CLK
clock => regs[1][27].CLK
clock => regs[1][28].CLK
clock => regs[1][29].CLK
clock => regs[1][30].CLK
clock => regs[1][31].CLK
clock => regs[2][0].CLK
clock => regs[2][1].CLK
clock => regs[2][2].CLK
clock => regs[2][3].CLK
clock => regs[2][4].CLK
clock => regs[2][5].CLK
clock => regs[2][6].CLK
clock => regs[2][7].CLK
clock => regs[2][8].CLK
clock => regs[2][9].CLK
clock => regs[2][10].CLK
clock => regs[2][11].CLK
clock => regs[2][12].CLK
clock => regs[2][13].CLK
clock => regs[2][14].CLK
clock => regs[2][15].CLK
clock => regs[2][16].CLK
clock => regs[2][17].CLK
clock => regs[2][18].CLK
clock => regs[2][19].CLK
clock => regs[2][20].CLK
clock => regs[2][21].CLK
clock => regs[2][22].CLK
clock => regs[2][23].CLK
clock => regs[2][24].CLK
clock => regs[2][25].CLK
clock => regs[2][26].CLK
clock => regs[2][27].CLK
clock => regs[2][28].CLK
clock => regs[2][29].CLK
clock => regs[2][30].CLK
clock => regs[2][31].CLK
clock => regs[3][0].CLK
clock => regs[3][1].CLK
clock => regs[3][2].CLK
clock => regs[3][3].CLK
clock => regs[3][4].CLK
clock => regs[3][5].CLK
clock => regs[3][6].CLK
clock => regs[3][7].CLK
clock => regs[3][8].CLK
clock => regs[3][9].CLK
clock => regs[3][10].CLK
clock => regs[3][11].CLK
clock => regs[3][12].CLK
clock => regs[3][13].CLK
clock => regs[3][14].CLK
clock => regs[3][15].CLK
clock => regs[3][16].CLK
clock => regs[3][17].CLK
clock => regs[3][18].CLK
clock => regs[3][19].CLK
clock => regs[3][20].CLK
clock => regs[3][21].CLK
clock => regs[3][22].CLK
clock => regs[3][23].CLK
clock => regs[3][24].CLK
clock => regs[3][25].CLK
clock => regs[3][26].CLK
clock => regs[3][27].CLK
clock => regs[3][28].CLK
clock => regs[3][29].CLK
clock => regs[3][30].CLK
clock => regs[3][31].CLK
clock => regs[4][0].CLK
clock => regs[4][1].CLK
clock => regs[4][2].CLK
clock => regs[4][3].CLK
clock => regs[4][4].CLK
clock => regs[4][5].CLK
clock => regs[4][6].CLK
clock => regs[4][7].CLK
clock => regs[4][8].CLK
clock => regs[4][9].CLK
clock => regs[4][10].CLK
clock => regs[4][11].CLK
clock => regs[4][12].CLK
clock => regs[4][13].CLK
clock => regs[4][14].CLK
clock => regs[4][15].CLK
clock => regs[4][16].CLK
clock => regs[4][17].CLK
clock => regs[4][18].CLK
clock => regs[4][19].CLK
clock => regs[4][20].CLK
clock => regs[4][21].CLK
clock => regs[4][22].CLK
clock => regs[4][23].CLK
clock => regs[4][24].CLK
clock => regs[4][25].CLK
clock => regs[4][26].CLK
clock => regs[4][27].CLK
clock => regs[4][28].CLK
clock => regs[4][29].CLK
clock => regs[4][30].CLK
clock => regs[4][31].CLK
clock => regs[5][0].CLK
clock => regs[5][1].CLK
clock => regs[5][2].CLK
clock => regs[5][3].CLK
clock => regs[5][4].CLK
clock => regs[5][5].CLK
clock => regs[5][6].CLK
clock => regs[5][7].CLK
clock => regs[5][8].CLK
clock => regs[5][9].CLK
clock => regs[5][10].CLK
clock => regs[5][11].CLK
clock => regs[5][12].CLK
clock => regs[5][13].CLK
clock => regs[5][14].CLK
clock => regs[5][15].CLK
clock => regs[5][16].CLK
clock => regs[5][17].CLK
clock => regs[5][18].CLK
clock => regs[5][19].CLK
clock => regs[5][20].CLK
clock => regs[5][21].CLK
clock => regs[5][22].CLK
clock => regs[5][23].CLK
clock => regs[5][24].CLK
clock => regs[5][25].CLK
clock => regs[5][26].CLK
clock => regs[5][27].CLK
clock => regs[5][28].CLK
clock => regs[5][29].CLK
clock => regs[5][30].CLK
clock => regs[5][31].CLK
clock => regs[6][0].CLK
clock => regs[6][1].CLK
clock => regs[6][2].CLK
clock => regs[6][3].CLK
clock => regs[6][4].CLK
clock => regs[6][5].CLK
clock => regs[6][6].CLK
clock => regs[6][7].CLK
clock => regs[6][8].CLK
clock => regs[6][9].CLK
clock => regs[6][10].CLK
clock => regs[6][11].CLK
clock => regs[6][12].CLK
clock => regs[6][13].CLK
clock => regs[6][14].CLK
clock => regs[6][15].CLK
clock => regs[6][16].CLK
clock => regs[6][17].CLK
clock => regs[6][18].CLK
clock => regs[6][19].CLK
clock => regs[6][20].CLK
clock => regs[6][21].CLK
clock => regs[6][22].CLK
clock => regs[6][23].CLK
clock => regs[6][24].CLK
clock => regs[6][25].CLK
clock => regs[6][26].CLK
clock => regs[6][27].CLK
clock => regs[6][28].CLK
clock => regs[6][29].CLK
clock => regs[6][30].CLK
clock => regs[6][31].CLK
clock => regs[7][0].CLK
clock => regs[7][1].CLK
clock => regs[7][2].CLK
clock => regs[7][3].CLK
clock => regs[7][4].CLK
clock => regs[7][5].CLK
clock => regs[7][6].CLK
clock => regs[7][7].CLK
clock => regs[7][8].CLK
clock => regs[7][9].CLK
clock => regs[7][10].CLK
clock => regs[7][11].CLK
clock => regs[7][12].CLK
clock => regs[7][13].CLK
clock => regs[7][14].CLK
clock => regs[7][15].CLK
clock => regs[7][16].CLK
clock => regs[7][17].CLK
clock => regs[7][18].CLK
clock => regs[7][19].CLK
clock => regs[7][20].CLK
clock => regs[7][21].CLK
clock => regs[7][22].CLK
clock => regs[7][23].CLK
clock => regs[7][24].CLK
clock => regs[7][25].CLK
clock => regs[7][26].CLK
clock => regs[7][27].CLK
clock => regs[7][28].CLK
clock => regs[7][29].CLK
clock => regs[7][30].CLK
clock => regs[7][31].CLK
clock => regs[8][0].CLK
clock => regs[8][1].CLK
clock => regs[8][2].CLK
clock => regs[8][3].CLK
clock => regs[8][4].CLK
clock => regs[8][5].CLK
clock => regs[8][6].CLK
clock => regs[8][7].CLK
clock => regs[8][8].CLK
clock => regs[8][9].CLK
clock => regs[8][10].CLK
clock => regs[8][11].CLK
clock => regs[8][12].CLK
clock => regs[8][13].CLK
clock => regs[8][14].CLK
clock => regs[8][15].CLK
clock => regs[8][16].CLK
clock => regs[8][17].CLK
clock => regs[8][18].CLK
clock => regs[8][19].CLK
clock => regs[8][20].CLK
clock => regs[8][21].CLK
clock => regs[8][22].CLK
clock => regs[8][23].CLK
clock => regs[8][24].CLK
clock => regs[8][25].CLK
clock => regs[8][26].CLK
clock => regs[8][27].CLK
clock => regs[8][28].CLK
clock => regs[8][29].CLK
clock => regs[8][30].CLK
clock => regs[8][31].CLK
clock => regs[9][0].CLK
clock => regs[9][1].CLK
clock => regs[9][2].CLK
clock => regs[9][3].CLK
clock => regs[9][4].CLK
clock => regs[9][5].CLK
clock => regs[9][6].CLK
clock => regs[9][7].CLK
clock => regs[9][8].CLK
clock => regs[9][9].CLK
clock => regs[9][10].CLK
clock => regs[9][11].CLK
clock => regs[9][12].CLK
clock => regs[9][13].CLK
clock => regs[9][14].CLK
clock => regs[9][15].CLK
clock => regs[9][16].CLK
clock => regs[9][17].CLK
clock => regs[9][18].CLK
clock => regs[9][19].CLK
clock => regs[9][20].CLK
clock => regs[9][21].CLK
clock => regs[9][22].CLK
clock => regs[9][23].CLK
clock => regs[9][24].CLK
clock => regs[9][25].CLK
clock => regs[9][26].CLK
clock => regs[9][27].CLK
clock => regs[9][28].CLK
clock => regs[9][29].CLK
clock => regs[9][30].CLK
clock => regs[9][31].CLK
clock => regs[10][0].CLK
clock => regs[10][1].CLK
clock => regs[10][2].CLK
clock => regs[10][3].CLK
clock => regs[10][4].CLK
clock => regs[10][5].CLK
clock => regs[10][6].CLK
clock => regs[10][7].CLK
clock => regs[10][8].CLK
clock => regs[10][9].CLK
clock => regs[10][10].CLK
clock => regs[10][11].CLK
clock => regs[10][12].CLK
clock => regs[10][13].CLK
clock => regs[10][14].CLK
clock => regs[10][15].CLK
clock => regs[10][16].CLK
clock => regs[10][17].CLK
clock => regs[10][18].CLK
clock => regs[10][19].CLK
clock => regs[10][20].CLK
clock => regs[10][21].CLK
clock => regs[10][22].CLK
clock => regs[10][23].CLK
clock => regs[10][24].CLK
clock => regs[10][25].CLK
clock => regs[10][26].CLK
clock => regs[10][27].CLK
clock => regs[10][28].CLK
clock => regs[10][29].CLK
clock => regs[10][30].CLK
clock => regs[10][31].CLK
clock => regs[11][0].CLK
clock => regs[11][1].CLK
clock => regs[11][2].CLK
clock => regs[11][3].CLK
clock => regs[11][4].CLK
clock => regs[11][5].CLK
clock => regs[11][6].CLK
clock => regs[11][7].CLK
clock => regs[11][8].CLK
clock => regs[11][9].CLK
clock => regs[11][10].CLK
clock => regs[11][11].CLK
clock => regs[11][12].CLK
clock => regs[11][13].CLK
clock => regs[11][14].CLK
clock => regs[11][15].CLK
clock => regs[11][16].CLK
clock => regs[11][17].CLK
clock => regs[11][18].CLK
clock => regs[11][19].CLK
clock => regs[11][20].CLK
clock => regs[11][21].CLK
clock => regs[11][22].CLK
clock => regs[11][23].CLK
clock => regs[11][24].CLK
clock => regs[11][25].CLK
clock => regs[11][26].CLK
clock => regs[11][27].CLK
clock => regs[11][28].CLK
clock => regs[11][29].CLK
clock => regs[11][30].CLK
clock => regs[11][31].CLK
clock => regs[12][0].CLK
clock => regs[12][1].CLK
clock => regs[12][2].CLK
clock => regs[12][3].CLK
clock => regs[12][4].CLK
clock => regs[12][5].CLK
clock => regs[12][6].CLK
clock => regs[12][7].CLK
clock => regs[12][8].CLK
clock => regs[12][9].CLK
clock => regs[12][10].CLK
clock => regs[12][11].CLK
clock => regs[12][12].CLK
clock => regs[12][13].CLK
clock => regs[12][14].CLK
clock => regs[12][15].CLK
clock => regs[12][16].CLK
clock => regs[12][17].CLK
clock => regs[12][18].CLK
clock => regs[12][19].CLK
clock => regs[12][20].CLK
clock => regs[12][21].CLK
clock => regs[12][22].CLK
clock => regs[12][23].CLK
clock => regs[12][24].CLK
clock => regs[12][25].CLK
clock => regs[12][26].CLK
clock => regs[12][27].CLK
clock => regs[12][28].CLK
clock => regs[12][29].CLK
clock => regs[12][30].CLK
clock => regs[12][31].CLK
clock => regs[13][0].CLK
clock => regs[13][1].CLK
clock => regs[13][2].CLK
clock => regs[13][3].CLK
clock => regs[13][4].CLK
clock => regs[13][5].CLK
clock => regs[13][6].CLK
clock => regs[13][7].CLK
clock => regs[13][8].CLK
clock => regs[13][9].CLK
clock => regs[13][10].CLK
clock => regs[13][11].CLK
clock => regs[13][12].CLK
clock => regs[13][13].CLK
clock => regs[13][14].CLK
clock => regs[13][15].CLK
clock => regs[13][16].CLK
clock => regs[13][17].CLK
clock => regs[13][18].CLK
clock => regs[13][19].CLK
clock => regs[13][20].CLK
clock => regs[13][21].CLK
clock => regs[13][22].CLK
clock => regs[13][23].CLK
clock => regs[13][24].CLK
clock => regs[13][25].CLK
clock => regs[13][26].CLK
clock => regs[13][27].CLK
clock => regs[13][28].CLK
clock => regs[13][29].CLK
clock => regs[13][30].CLK
clock => regs[13][31].CLK
clock => regs[14][0].CLK
clock => regs[14][1].CLK
clock => regs[14][2].CLK
clock => regs[14][3].CLK
clock => regs[14][4].CLK
clock => regs[14][5].CLK
clock => regs[14][6].CLK
clock => regs[14][7].CLK
clock => regs[14][8].CLK
clock => regs[14][9].CLK
clock => regs[14][10].CLK
clock => regs[14][11].CLK
clock => regs[14][12].CLK
clock => regs[14][13].CLK
clock => regs[14][14].CLK
clock => regs[14][15].CLK
clock => regs[14][16].CLK
clock => regs[14][17].CLK
clock => regs[14][18].CLK
clock => regs[14][19].CLK
clock => regs[14][20].CLK
clock => regs[14][21].CLK
clock => regs[14][22].CLK
clock => regs[14][23].CLK
clock => regs[14][24].CLK
clock => regs[14][25].CLK
clock => regs[14][26].CLK
clock => regs[14][27].CLK
clock => regs[14][28].CLK
clock => regs[14][29].CLK
clock => regs[14][30].CLK
clock => regs[14][31].CLK
clock => regs[15][0].CLK
clock => regs[15][1].CLK
clock => regs[15][2].CLK
clock => regs[15][3].CLK
clock => regs[15][4].CLK
clock => regs[15][5].CLK
clock => regs[15][6].CLK
clock => regs[15][7].CLK
clock => regs[15][8].CLK
clock => regs[15][9].CLK
clock => regs[15][10].CLK
clock => regs[15][11].CLK
clock => regs[15][12].CLK
clock => regs[15][13].CLK
clock => regs[15][14].CLK
clock => regs[15][15].CLK
clock => regs[15][16].CLK
clock => regs[15][17].CLK
clock => regs[15][18].CLK
clock => regs[15][19].CLK
clock => regs[15][20].CLK
clock => regs[15][21].CLK
clock => regs[15][22].CLK
clock => regs[15][23].CLK
clock => regs[15][24].CLK
clock => regs[15][25].CLK
clock => regs[15][26].CLK
clock => regs[15][27].CLK
clock => regs[15][28].CLK
clock => regs[15][29].CLK
clock => regs[15][30].CLK
clock => regs[15][31].CLK
clock => regs[16][0].CLK
clock => regs[16][1].CLK
clock => regs[16][2].CLK
clock => regs[16][3].CLK
clock => regs[16][4].CLK
clock => regs[16][5].CLK
clock => regs[16][6].CLK
clock => regs[16][7].CLK
clock => regs[16][8].CLK
clock => regs[16][9].CLK
clock => regs[16][10].CLK
clock => regs[16][11].CLK
clock => regs[16][12].CLK
clock => regs[16][13].CLK
clock => regs[16][14].CLK
clock => regs[16][15].CLK
clock => regs[16][16].CLK
clock => regs[16][17].CLK
clock => regs[16][18].CLK
clock => regs[16][19].CLK
clock => regs[16][20].CLK
clock => regs[16][21].CLK
clock => regs[16][22].CLK
clock => regs[16][23].CLK
clock => regs[16][24].CLK
clock => regs[16][25].CLK
clock => regs[16][26].CLK
clock => regs[16][27].CLK
clock => regs[16][28].CLK
clock => regs[16][29].CLK
clock => regs[16][30].CLK
clock => regs[16][31].CLK
clock => regs[17][0].CLK
clock => regs[17][1].CLK
clock => regs[17][2].CLK
clock => regs[17][3].CLK
clock => regs[17][4].CLK
clock => regs[17][5].CLK
clock => regs[17][6].CLK
clock => regs[17][7].CLK
clock => regs[17][8].CLK
clock => regs[17][9].CLK
clock => regs[17][10].CLK
clock => regs[17][11].CLK
clock => regs[17][12].CLK
clock => regs[17][13].CLK
clock => regs[17][14].CLK
clock => regs[17][15].CLK
clock => regs[17][16].CLK
clock => regs[17][17].CLK
clock => regs[17][18].CLK
clock => regs[17][19].CLK
clock => regs[17][20].CLK
clock => regs[17][21].CLK
clock => regs[17][22].CLK
clock => regs[17][23].CLK
clock => regs[17][24].CLK
clock => regs[17][25].CLK
clock => regs[17][26].CLK
clock => regs[17][27].CLK
clock => regs[17][28].CLK
clock => regs[17][29].CLK
clock => regs[17][30].CLK
clock => regs[17][31].CLK
clock => regs[18][0].CLK
clock => regs[18][1].CLK
clock => regs[18][2].CLK
clock => regs[18][3].CLK
clock => regs[18][4].CLK
clock => regs[18][5].CLK
clock => regs[18][6].CLK
clock => regs[18][7].CLK
clock => regs[18][8].CLK
clock => regs[18][9].CLK
clock => regs[18][10].CLK
clock => regs[18][11].CLK
clock => regs[18][12].CLK
clock => regs[18][13].CLK
clock => regs[18][14].CLK
clock => regs[18][15].CLK
clock => regs[18][16].CLK
clock => regs[18][17].CLK
clock => regs[18][18].CLK
clock => regs[18][19].CLK
clock => regs[18][20].CLK
clock => regs[18][21].CLK
clock => regs[18][22].CLK
clock => regs[18][23].CLK
clock => regs[18][24].CLK
clock => regs[18][25].CLK
clock => regs[18][26].CLK
clock => regs[18][27].CLK
clock => regs[18][28].CLK
clock => regs[18][29].CLK
clock => regs[18][30].CLK
clock => regs[18][31].CLK
clock => regs[19][0].CLK
clock => regs[19][1].CLK
clock => regs[19][2].CLK
clock => regs[19][3].CLK
clock => regs[19][4].CLK
clock => regs[19][5].CLK
clock => regs[19][6].CLK
clock => regs[19][7].CLK
clock => regs[19][8].CLK
clock => regs[19][9].CLK
clock => regs[19][10].CLK
clock => regs[19][11].CLK
clock => regs[19][12].CLK
clock => regs[19][13].CLK
clock => regs[19][14].CLK
clock => regs[19][15].CLK
clock => regs[19][16].CLK
clock => regs[19][17].CLK
clock => regs[19][18].CLK
clock => regs[19][19].CLK
clock => regs[19][20].CLK
clock => regs[19][21].CLK
clock => regs[19][22].CLK
clock => regs[19][23].CLK
clock => regs[19][24].CLK
clock => regs[19][25].CLK
clock => regs[19][26].CLK
clock => regs[19][27].CLK
clock => regs[19][28].CLK
clock => regs[19][29].CLK
clock => regs[19][30].CLK
clock => regs[19][31].CLK
clock => regs[20][0].CLK
clock => regs[20][1].CLK
clock => regs[20][2].CLK
clock => regs[20][3].CLK
clock => regs[20][4].CLK
clock => regs[20][5].CLK
clock => regs[20][6].CLK
clock => regs[20][7].CLK
clock => regs[20][8].CLK
clock => regs[20][9].CLK
clock => regs[20][10].CLK
clock => regs[20][11].CLK
clock => regs[20][12].CLK
clock => regs[20][13].CLK
clock => regs[20][14].CLK
clock => regs[20][15].CLK
clock => regs[20][16].CLK
clock => regs[20][17].CLK
clock => regs[20][18].CLK
clock => regs[20][19].CLK
clock => regs[20][20].CLK
clock => regs[20][21].CLK
clock => regs[20][22].CLK
clock => regs[20][23].CLK
clock => regs[20][24].CLK
clock => regs[20][25].CLK
clock => regs[20][26].CLK
clock => regs[20][27].CLK
clock => regs[20][28].CLK
clock => regs[20][29].CLK
clock => regs[20][30].CLK
clock => regs[20][31].CLK
clock => regs[21][0].CLK
clock => regs[21][1].CLK
clock => regs[21][2].CLK
clock => regs[21][3].CLK
clock => regs[21][4].CLK
clock => regs[21][5].CLK
clock => regs[21][6].CLK
clock => regs[21][7].CLK
clock => regs[21][8].CLK
clock => regs[21][9].CLK
clock => regs[21][10].CLK
clock => regs[21][11].CLK
clock => regs[21][12].CLK
clock => regs[21][13].CLK
clock => regs[21][14].CLK
clock => regs[21][15].CLK
clock => regs[21][16].CLK
clock => regs[21][17].CLK
clock => regs[21][18].CLK
clock => regs[21][19].CLK
clock => regs[21][20].CLK
clock => regs[21][21].CLK
clock => regs[21][22].CLK
clock => regs[21][23].CLK
clock => regs[21][24].CLK
clock => regs[21][25].CLK
clock => regs[21][26].CLK
clock => regs[21][27].CLK
clock => regs[21][28].CLK
clock => regs[21][29].CLK
clock => regs[21][30].CLK
clock => regs[21][31].CLK
clock => regs[22][0].CLK
clock => regs[22][1].CLK
clock => regs[22][2].CLK
clock => regs[22][3].CLK
clock => regs[22][4].CLK
clock => regs[22][5].CLK
clock => regs[22][6].CLK
clock => regs[22][7].CLK
clock => regs[22][8].CLK
clock => regs[22][9].CLK
clock => regs[22][10].CLK
clock => regs[22][11].CLK
clock => regs[22][12].CLK
clock => regs[22][13].CLK
clock => regs[22][14].CLK
clock => regs[22][15].CLK
clock => regs[22][16].CLK
clock => regs[22][17].CLK
clock => regs[22][18].CLK
clock => regs[22][19].CLK
clock => regs[22][20].CLK
clock => regs[22][21].CLK
clock => regs[22][22].CLK
clock => regs[22][23].CLK
clock => regs[22][24].CLK
clock => regs[22][25].CLK
clock => regs[22][26].CLK
clock => regs[22][27].CLK
clock => regs[22][28].CLK
clock => regs[22][29].CLK
clock => regs[22][30].CLK
clock => regs[22][31].CLK
clock => regs[23][0].CLK
clock => regs[23][1].CLK
clock => regs[23][2].CLK
clock => regs[23][3].CLK
clock => regs[23][4].CLK
clock => regs[23][5].CLK
clock => regs[23][6].CLK
clock => regs[23][7].CLK
clock => regs[23][8].CLK
clock => regs[23][9].CLK
clock => regs[23][10].CLK
clock => regs[23][11].CLK
clock => regs[23][12].CLK
clock => regs[23][13].CLK
clock => regs[23][14].CLK
clock => regs[23][15].CLK
clock => regs[23][16].CLK
clock => regs[23][17].CLK
clock => regs[23][18].CLK
clock => regs[23][19].CLK
clock => regs[23][20].CLK
clock => regs[23][21].CLK
clock => regs[23][22].CLK
clock => regs[23][23].CLK
clock => regs[23][24].CLK
clock => regs[23][25].CLK
clock => regs[23][26].CLK
clock => regs[23][27].CLK
clock => regs[23][28].CLK
clock => regs[23][29].CLK
clock => regs[23][30].CLK
clock => regs[23][31].CLK
clock => regs[24][0].CLK
clock => regs[24][1].CLK
clock => regs[24][2].CLK
clock => regs[24][3].CLK
clock => regs[24][4].CLK
clock => regs[24][5].CLK
clock => regs[24][6].CLK
clock => regs[24][7].CLK
clock => regs[24][8].CLK
clock => regs[24][9].CLK
clock => regs[24][10].CLK
clock => regs[24][11].CLK
clock => regs[24][12].CLK
clock => regs[24][13].CLK
clock => regs[24][14].CLK
clock => regs[24][15].CLK
clock => regs[24][16].CLK
clock => regs[24][17].CLK
clock => regs[24][18].CLK
clock => regs[24][19].CLK
clock => regs[24][20].CLK
clock => regs[24][21].CLK
clock => regs[24][22].CLK
clock => regs[24][23].CLK
clock => regs[24][24].CLK
clock => regs[24][25].CLK
clock => regs[24][26].CLK
clock => regs[24][27].CLK
clock => regs[24][28].CLK
clock => regs[24][29].CLK
clock => regs[24][30].CLK
clock => regs[24][31].CLK
clock => regs[25][0].CLK
clock => regs[25][1].CLK
clock => regs[25][2].CLK
clock => regs[25][3].CLK
clock => regs[25][4].CLK
clock => regs[25][5].CLK
clock => regs[25][6].CLK
clock => regs[25][7].CLK
clock => regs[25][8].CLK
clock => regs[25][9].CLK
clock => regs[25][10].CLK
clock => regs[25][11].CLK
clock => regs[25][12].CLK
clock => regs[25][13].CLK
clock => regs[25][14].CLK
clock => regs[25][15].CLK
clock => regs[25][16].CLK
clock => regs[25][17].CLK
clock => regs[25][18].CLK
clock => regs[25][19].CLK
clock => regs[25][20].CLK
clock => regs[25][21].CLK
clock => regs[25][22].CLK
clock => regs[25][23].CLK
clock => regs[25][24].CLK
clock => regs[25][25].CLK
clock => regs[25][26].CLK
clock => regs[25][27].CLK
clock => regs[25][28].CLK
clock => regs[25][29].CLK
clock => regs[25][30].CLK
clock => regs[25][31].CLK
clock => regs[26][0].CLK
clock => regs[26][1].CLK
clock => regs[26][2].CLK
clock => regs[26][3].CLK
clock => regs[26][4].CLK
clock => regs[26][5].CLK
clock => regs[26][6].CLK
clock => regs[26][7].CLK
clock => regs[26][8].CLK
clock => regs[26][9].CLK
clock => regs[26][10].CLK
clock => regs[26][11].CLK
clock => regs[26][12].CLK
clock => regs[26][13].CLK
clock => regs[26][14].CLK
clock => regs[26][15].CLK
clock => regs[26][16].CLK
clock => regs[26][17].CLK
clock => regs[26][18].CLK
clock => regs[26][19].CLK
clock => regs[26][20].CLK
clock => regs[26][21].CLK
clock => regs[26][22].CLK
clock => regs[26][23].CLK
clock => regs[26][24].CLK
clock => regs[26][25].CLK
clock => regs[26][26].CLK
clock => regs[26][27].CLK
clock => regs[26][28].CLK
clock => regs[26][29].CLK
clock => regs[26][30].CLK
clock => regs[26][31].CLK
clock => regs[27][0].CLK
clock => regs[27][1].CLK
clock => regs[27][2].CLK
clock => regs[27][3].CLK
clock => regs[27][4].CLK
clock => regs[27][5].CLK
clock => regs[27][6].CLK
clock => regs[27][7].CLK
clock => regs[27][8].CLK
clock => regs[27][9].CLK
clock => regs[27][10].CLK
clock => regs[27][11].CLK
clock => regs[27][12].CLK
clock => regs[27][13].CLK
clock => regs[27][14].CLK
clock => regs[27][15].CLK
clock => regs[27][16].CLK
clock => regs[27][17].CLK
clock => regs[27][18].CLK
clock => regs[27][19].CLK
clock => regs[27][20].CLK
clock => regs[27][21].CLK
clock => regs[27][22].CLK
clock => regs[27][23].CLK
clock => regs[27][24].CLK
clock => regs[27][25].CLK
clock => regs[27][26].CLK
clock => regs[27][27].CLK
clock => regs[27][28].CLK
clock => regs[27][29].CLK
clock => regs[27][30].CLK
clock => regs[27][31].CLK
clock => regs[28][0].CLK
clock => regs[28][1].CLK
clock => regs[28][2].CLK
clock => regs[28][3].CLK
clock => regs[28][4].CLK
clock => regs[28][5].CLK
clock => regs[28][6].CLK
clock => regs[28][7].CLK
clock => regs[28][8].CLK
clock => regs[28][9].CLK
clock => regs[28][10].CLK
clock => regs[28][11].CLK
clock => regs[28][12].CLK
clock => regs[28][13].CLK
clock => regs[28][14].CLK
clock => regs[28][15].CLK
clock => regs[28][16].CLK
clock => regs[28][17].CLK
clock => regs[28][18].CLK
clock => regs[28][19].CLK
clock => regs[28][20].CLK
clock => regs[28][21].CLK
clock => regs[28][22].CLK
clock => regs[28][23].CLK
clock => regs[28][24].CLK
clock => regs[28][25].CLK
clock => regs[28][26].CLK
clock => regs[28][27].CLK
clock => regs[28][28].CLK
clock => regs[28][29].CLK
clock => regs[28][30].CLK
clock => regs[28][31].CLK
clock => regs[29][0].CLK
clock => regs[29][1].CLK
clock => regs[29][2].CLK
clock => regs[29][3].CLK
clock => regs[29][4].CLK
clock => regs[29][5].CLK
clock => regs[29][6].CLK
clock => regs[29][7].CLK
clock => regs[29][8].CLK
clock => regs[29][9].CLK
clock => regs[29][10].CLK
clock => regs[29][11].CLK
clock => regs[29][12].CLK
clock => regs[29][13].CLK
clock => regs[29][14].CLK
clock => regs[29][15].CLK
clock => regs[29][16].CLK
clock => regs[29][17].CLK
clock => regs[29][18].CLK
clock => regs[29][19].CLK
clock => regs[29][20].CLK
clock => regs[29][21].CLK
clock => regs[29][22].CLK
clock => regs[29][23].CLK
clock => regs[29][24].CLK
clock => regs[29][25].CLK
clock => regs[29][26].CLK
clock => regs[29][27].CLK
clock => regs[29][28].CLK
clock => regs[29][29].CLK
clock => regs[29][30].CLK
clock => regs[29][31].CLK
clock => regs[30][0].CLK
clock => regs[30][1].CLK
clock => regs[30][2].CLK
clock => regs[30][3].CLK
clock => regs[30][4].CLK
clock => regs[30][5].CLK
clock => regs[30][6].CLK
clock => regs[30][7].CLK
clock => regs[30][8].CLK
clock => regs[30][9].CLK
clock => regs[30][10].CLK
clock => regs[30][11].CLK
clock => regs[30][12].CLK
clock => regs[30][13].CLK
clock => regs[30][14].CLK
clock => regs[30][15].CLK
clock => regs[30][16].CLK
clock => regs[30][17].CLK
clock => regs[30][18].CLK
clock => regs[30][19].CLK
clock => regs[30][20].CLK
clock => regs[30][21].CLK
clock => regs[30][22].CLK
clock => regs[30][23].CLK
clock => regs[30][24].CLK
clock => regs[30][25].CLK
clock => regs[30][26].CLK
clock => regs[30][27].CLK
clock => regs[30][28].CLK
clock => regs[30][29].CLK
clock => regs[30][30].CLK
clock => regs[30][31].CLK
clock => regs[31][0].CLK
clock => regs[31][1].CLK
clock => regs[31][2].CLK
clock => regs[31][3].CLK
clock => regs[31][4].CLK
clock => regs[31][5].CLK
clock => regs[31][6].CLK
clock => regs[31][7].CLK
clock => regs[31][8].CLK
clock => regs[31][9].CLK
clock => regs[31][10].CLK
clock => regs[31][11].CLK
clock => regs[31][12].CLK
clock => regs[31][13].CLK
clock => regs[31][14].CLK
clock => regs[31][15].CLK
clock => regs[31][16].CLK
clock => regs[31][17].CLK
clock => regs[31][18].CLK
clock => regs[31][19].CLK
clock => regs[31][20].CLK
clock => regs[31][21].CLK
clock => regs[31][22].CLK
clock => regs[31][23].CLK
clock => regs[31][24].CLK
clock => regs[31][25].CLK
clock => regs[31][26].CLK
clock => regs[31][27].CLK
clock => regs[31][28].CLK
clock => regs[31][29].CLK
clock => regs[31][30].CLK
clock => regs[31][31].CLK
wren => always0.IN1
clear => regs[0][0].ACLR
clear => regs[0][1].ACLR
clear => regs[0][2].ACLR
clear => regs[0][3].ACLR
clear => regs[0][4].ACLR
clear => regs[0][5].ACLR
clear => regs[0][6].ACLR
clear => regs[0][7].ACLR
clear => regs[0][8].ACLR
clear => regs[0][9].ACLR
clear => regs[0][10].ACLR
clear => regs[0][11].ACLR
clear => regs[0][12].ACLR
clear => regs[0][13].ACLR
clear => regs[0][14].ACLR
clear => regs[0][15].ACLR
clear => regs[0][16].ACLR
clear => regs[0][17].ACLR
clear => regs[0][18].ACLR
clear => regs[0][19].ACLR
clear => regs[0][20].ACLR
clear => regs[0][21].ACLR
clear => regs[0][22].ACLR
clear => regs[0][23].ACLR
clear => regs[0][24].ACLR
clear => regs[0][25].ACLR
clear => regs[0][26].ACLR
clear => regs[0][27].ACLR
clear => regs[0][28].ACLR
clear => regs[0][29].ACLR
clear => regs[0][30].ACLR
clear => regs[0][31].ACLR
clear => regs[1][0].ACLR
clear => regs[1][1].ACLR
clear => regs[1][2].ACLR
clear => regs[1][3].ACLR
clear => regs[1][4].ACLR
clear => regs[1][5].ACLR
clear => regs[1][6].ACLR
clear => regs[1][7].ACLR
clear => regs[1][8].ACLR
clear => regs[1][9].ACLR
clear => regs[1][10].ACLR
clear => regs[1][11].ACLR
clear => regs[1][12].ACLR
clear => regs[1][13].ACLR
clear => regs[1][14].ACLR
clear => regs[1][15].ACLR
clear => regs[1][16].ACLR
clear => regs[1][17].ACLR
clear => regs[1][18].ACLR
clear => regs[1][19].ACLR
clear => regs[1][20].ACLR
clear => regs[1][21].ACLR
clear => regs[1][22].ACLR
clear => regs[1][23].ACLR
clear => regs[1][24].ACLR
clear => regs[1][25].ACLR
clear => regs[1][26].ACLR
clear => regs[1][27].ACLR
clear => regs[1][28].ACLR
clear => regs[1][29].ACLR
clear => regs[1][30].ACLR
clear => regs[1][31].ACLR
clear => regs[2][0].ACLR
clear => regs[2][1].ACLR
clear => regs[2][2].ACLR
clear => regs[2][3].ACLR
clear => regs[2][4].ACLR
clear => regs[2][5].ACLR
clear => regs[2][6].ACLR
clear => regs[2][7].ACLR
clear => regs[2][8].ACLR
clear => regs[2][9].ACLR
clear => regs[2][10].ACLR
clear => regs[2][11].ACLR
clear => regs[2][12].ACLR
clear => regs[2][13].ACLR
clear => regs[2][14].ACLR
clear => regs[2][15].ACLR
clear => regs[2][16].ACLR
clear => regs[2][17].ACLR
clear => regs[2][18].ACLR
clear => regs[2][19].ACLR
clear => regs[2][20].ACLR
clear => regs[2][21].ACLR
clear => regs[2][22].ACLR
clear => regs[2][23].ACLR
clear => regs[2][24].ACLR
clear => regs[2][25].ACLR
clear => regs[2][26].ACLR
clear => regs[2][27].ACLR
clear => regs[2][28].ACLR
clear => regs[2][29].ACLR
clear => regs[2][30].ACLR
clear => regs[2][31].ACLR
clear => regs[3][0].ACLR
clear => regs[3][1].ACLR
clear => regs[3][2].ACLR
clear => regs[3][3].ACLR
clear => regs[3][4].ACLR
clear => regs[3][5].ACLR
clear => regs[3][6].ACLR
clear => regs[3][7].ACLR
clear => regs[3][8].ACLR
clear => regs[3][9].ACLR
clear => regs[3][10].ACLR
clear => regs[3][11].ACLR
clear => regs[3][12].ACLR
clear => regs[3][13].ACLR
clear => regs[3][14].ACLR
clear => regs[3][15].ACLR
clear => regs[3][16].ACLR
clear => regs[3][17].ACLR
clear => regs[3][18].ACLR
clear => regs[3][19].ACLR
clear => regs[3][20].ACLR
clear => regs[3][21].ACLR
clear => regs[3][22].ACLR
clear => regs[3][23].ACLR
clear => regs[3][24].ACLR
clear => regs[3][25].ACLR
clear => regs[3][26].ACLR
clear => regs[3][27].ACLR
clear => regs[3][28].ACLR
clear => regs[3][29].ACLR
clear => regs[3][30].ACLR
clear => regs[3][31].ACLR
clear => regs[4][0].ACLR
clear => regs[4][1].ACLR
clear => regs[4][2].ACLR
clear => regs[4][3].ACLR
clear => regs[4][4].ACLR
clear => regs[4][5].ACLR
clear => regs[4][6].ACLR
clear => regs[4][7].ACLR
clear => regs[4][8].ACLR
clear => regs[4][9].ACLR
clear => regs[4][10].ACLR
clear => regs[4][11].ACLR
clear => regs[4][12].ACLR
clear => regs[4][13].ACLR
clear => regs[4][14].ACLR
clear => regs[4][15].ACLR
clear => regs[4][16].ACLR
clear => regs[4][17].ACLR
clear => regs[4][18].ACLR
clear => regs[4][19].ACLR
clear => regs[4][20].ACLR
clear => regs[4][21].ACLR
clear => regs[4][22].ACLR
clear => regs[4][23].ACLR
clear => regs[4][24].ACLR
clear => regs[4][25].ACLR
clear => regs[4][26].ACLR
clear => regs[4][27].ACLR
clear => regs[4][28].ACLR
clear => regs[4][29].ACLR
clear => regs[4][30].ACLR
clear => regs[4][31].ACLR
clear => regs[5][0].ACLR
clear => regs[5][1].ACLR
clear => regs[5][2].ACLR
clear => regs[5][3].ACLR
clear => regs[5][4].ACLR
clear => regs[5][5].ACLR
clear => regs[5][6].ACLR
clear => regs[5][7].ACLR
clear => regs[5][8].ACLR
clear => regs[5][9].ACLR
clear => regs[5][10].ACLR
clear => regs[5][11].ACLR
clear => regs[5][12].ACLR
clear => regs[5][13].ACLR
clear => regs[5][14].ACLR
clear => regs[5][15].ACLR
clear => regs[5][16].ACLR
clear => regs[5][17].ACLR
clear => regs[5][18].ACLR
clear => regs[5][19].ACLR
clear => regs[5][20].ACLR
clear => regs[5][21].ACLR
clear => regs[5][22].ACLR
clear => regs[5][23].ACLR
clear => regs[5][24].ACLR
clear => regs[5][25].ACLR
clear => regs[5][26].ACLR
clear => regs[5][27].ACLR
clear => regs[5][28].ACLR
clear => regs[5][29].ACLR
clear => regs[5][30].ACLR
clear => regs[5][31].ACLR
clear => regs[6][0].ACLR
clear => regs[6][1].ACLR
clear => regs[6][2].ACLR
clear => regs[6][3].ACLR
clear => regs[6][4].ACLR
clear => regs[6][5].ACLR
clear => regs[6][6].ACLR
clear => regs[6][7].ACLR
clear => regs[6][8].ACLR
clear => regs[6][9].ACLR
clear => regs[6][10].ACLR
clear => regs[6][11].ACLR
clear => regs[6][12].ACLR
clear => regs[6][13].ACLR
clear => regs[6][14].ACLR
clear => regs[6][15].ACLR
clear => regs[6][16].ACLR
clear => regs[6][17].ACLR
clear => regs[6][18].ACLR
clear => regs[6][19].ACLR
clear => regs[6][20].ACLR
clear => regs[6][21].ACLR
clear => regs[6][22].ACLR
clear => regs[6][23].ACLR
clear => regs[6][24].ACLR
clear => regs[6][25].ACLR
clear => regs[6][26].ACLR
clear => regs[6][27].ACLR
clear => regs[6][28].ACLR
clear => regs[6][29].ACLR
clear => regs[6][30].ACLR
clear => regs[6][31].ACLR
clear => regs[7][0].ACLR
clear => regs[7][1].ACLR
clear => regs[7][2].ACLR
clear => regs[7][3].ACLR
clear => regs[7][4].ACLR
clear => regs[7][5].ACLR
clear => regs[7][6].ACLR
clear => regs[7][7].ACLR
clear => regs[7][8].ACLR
clear => regs[7][9].ACLR
clear => regs[7][10].ACLR
clear => regs[7][11].ACLR
clear => regs[7][12].ACLR
clear => regs[7][13].ACLR
clear => regs[7][14].ACLR
clear => regs[7][15].ACLR
clear => regs[7][16].ACLR
clear => regs[7][17].ACLR
clear => regs[7][18].ACLR
clear => regs[7][19].ACLR
clear => regs[7][20].ACLR
clear => regs[7][21].ACLR
clear => regs[7][22].ACLR
clear => regs[7][23].ACLR
clear => regs[7][24].ACLR
clear => regs[7][25].ACLR
clear => regs[7][26].ACLR
clear => regs[7][27].ACLR
clear => regs[7][28].ACLR
clear => regs[7][29].ACLR
clear => regs[7][30].ACLR
clear => regs[7][31].ACLR
clear => regs[8][0].ACLR
clear => regs[8][1].ACLR
clear => regs[8][2].ACLR
clear => regs[8][3].ACLR
clear => regs[8][4].ACLR
clear => regs[8][5].ACLR
clear => regs[8][6].ACLR
clear => regs[8][7].ACLR
clear => regs[8][8].ACLR
clear => regs[8][9].ACLR
clear => regs[8][10].ACLR
clear => regs[8][11].ACLR
clear => regs[8][12].ACLR
clear => regs[8][13].ACLR
clear => regs[8][14].ACLR
clear => regs[8][15].ACLR
clear => regs[8][16].ACLR
clear => regs[8][17].ACLR
clear => regs[8][18].ACLR
clear => regs[8][19].ACLR
clear => regs[8][20].ACLR
clear => regs[8][21].ACLR
clear => regs[8][22].ACLR
clear => regs[8][23].ACLR
clear => regs[8][24].ACLR
clear => regs[8][25].ACLR
clear => regs[8][26].ACLR
clear => regs[8][27].ACLR
clear => regs[8][28].ACLR
clear => regs[8][29].ACLR
clear => regs[8][30].ACLR
clear => regs[8][31].ACLR
clear => regs[9][0].ACLR
clear => regs[9][1].ACLR
clear => regs[9][2].ACLR
clear => regs[9][3].ACLR
clear => regs[9][4].ACLR
clear => regs[9][5].ACLR
clear => regs[9][6].ACLR
clear => regs[9][7].ACLR
clear => regs[9][8].ACLR
clear => regs[9][9].ACLR
clear => regs[9][10].ACLR
clear => regs[9][11].ACLR
clear => regs[9][12].ACLR
clear => regs[9][13].ACLR
clear => regs[9][14].ACLR
clear => regs[9][15].ACLR
clear => regs[9][16].ACLR
clear => regs[9][17].ACLR
clear => regs[9][18].ACLR
clear => regs[9][19].ACLR
clear => regs[9][20].ACLR
clear => regs[9][21].ACLR
clear => regs[9][22].ACLR
clear => regs[9][23].ACLR
clear => regs[9][24].ACLR
clear => regs[9][25].ACLR
clear => regs[9][26].ACLR
clear => regs[9][27].ACLR
clear => regs[9][28].ACLR
clear => regs[9][29].ACLR
clear => regs[9][30].ACLR
clear => regs[9][31].ACLR
clear => regs[10][0].ACLR
clear => regs[10][1].ACLR
clear => regs[10][2].ACLR
clear => regs[10][3].ACLR
clear => regs[10][4].ACLR
clear => regs[10][5].ACLR
clear => regs[10][6].ACLR
clear => regs[10][7].ACLR
clear => regs[10][8].ACLR
clear => regs[10][9].ACLR
clear => regs[10][10].ACLR
clear => regs[10][11].ACLR
clear => regs[10][12].ACLR
clear => regs[10][13].ACLR
clear => regs[10][14].ACLR
clear => regs[10][15].ACLR
clear => regs[10][16].ACLR
clear => regs[10][17].ACLR
clear => regs[10][18].ACLR
clear => regs[10][19].ACLR
clear => regs[10][20].ACLR
clear => regs[10][21].ACLR
clear => regs[10][22].ACLR
clear => regs[10][23].ACLR
clear => regs[10][24].ACLR
clear => regs[10][25].ACLR
clear => regs[10][26].ACLR
clear => regs[10][27].ACLR
clear => regs[10][28].ACLR
clear => regs[10][29].ACLR
clear => regs[10][30].ACLR
clear => regs[10][31].ACLR
clear => regs[11][0].ACLR
clear => regs[11][1].ACLR
clear => regs[11][2].ACLR
clear => regs[11][3].ACLR
clear => regs[11][4].ACLR
clear => regs[11][5].ACLR
clear => regs[11][6].ACLR
clear => regs[11][7].ACLR
clear => regs[11][8].ACLR
clear => regs[11][9].ACLR
clear => regs[11][10].ACLR
clear => regs[11][11].ACLR
clear => regs[11][12].ACLR
clear => regs[11][13].ACLR
clear => regs[11][14].ACLR
clear => regs[11][15].ACLR
clear => regs[11][16].ACLR
clear => regs[11][17].ACLR
clear => regs[11][18].ACLR
clear => regs[11][19].ACLR
clear => regs[11][20].ACLR
clear => regs[11][21].ACLR
clear => regs[11][22].ACLR
clear => regs[11][23].ACLR
clear => regs[11][24].ACLR
clear => regs[11][25].ACLR
clear => regs[11][26].ACLR
clear => regs[11][27].ACLR
clear => regs[11][28].ACLR
clear => regs[11][29].ACLR
clear => regs[11][30].ACLR
clear => regs[11][31].ACLR
clear => regs[12][0].ACLR
clear => regs[12][1].ACLR
clear => regs[12][2].ACLR
clear => regs[12][3].ACLR
clear => regs[12][4].ACLR
clear => regs[12][5].ACLR
clear => regs[12][6].ACLR
clear => regs[12][7].ACLR
clear => regs[12][8].ACLR
clear => regs[12][9].ACLR
clear => regs[12][10].ACLR
clear => regs[12][11].ACLR
clear => regs[12][12].ACLR
clear => regs[12][13].ACLR
clear => regs[12][14].ACLR
clear => regs[12][15].ACLR
clear => regs[12][16].ACLR
clear => regs[12][17].ACLR
clear => regs[12][18].ACLR
clear => regs[12][19].ACLR
clear => regs[12][20].ACLR
clear => regs[12][21].ACLR
clear => regs[12][22].ACLR
clear => regs[12][23].ACLR
clear => regs[12][24].ACLR
clear => regs[12][25].ACLR
clear => regs[12][26].ACLR
clear => regs[12][27].ACLR
clear => regs[12][28].ACLR
clear => regs[12][29].ACLR
clear => regs[12][30].ACLR
clear => regs[12][31].ACLR
clear => regs[13][0].ACLR
clear => regs[13][1].ACLR
clear => regs[13][2].ACLR
clear => regs[13][3].ACLR
clear => regs[13][4].ACLR
clear => regs[13][5].ACLR
clear => regs[13][6].ACLR
clear => regs[13][7].ACLR
clear => regs[13][8].ACLR
clear => regs[13][9].ACLR
clear => regs[13][10].ACLR
clear => regs[13][11].ACLR
clear => regs[13][12].ACLR
clear => regs[13][13].ACLR
clear => regs[13][14].ACLR
clear => regs[13][15].ACLR
clear => regs[13][16].ACLR
clear => regs[13][17].ACLR
clear => regs[13][18].ACLR
clear => regs[13][19].ACLR
clear => regs[13][20].ACLR
clear => regs[13][21].ACLR
clear => regs[13][22].ACLR
clear => regs[13][23].ACLR
clear => regs[13][24].ACLR
clear => regs[13][25].ACLR
clear => regs[13][26].ACLR
clear => regs[13][27].ACLR
clear => regs[13][28].ACLR
clear => regs[13][29].ACLR
clear => regs[13][30].ACLR
clear => regs[13][31].ACLR
clear => regs[14][0].ACLR
clear => regs[14][1].ACLR
clear => regs[14][2].ACLR
clear => regs[14][3].ACLR
clear => regs[14][4].ACLR
clear => regs[14][5].ACLR
clear => regs[14][6].ACLR
clear => regs[14][7].ACLR
clear => regs[14][8].ACLR
clear => regs[14][9].ACLR
clear => regs[14][10].ACLR
clear => regs[14][11].ACLR
clear => regs[14][12].ACLR
clear => regs[14][13].ACLR
clear => regs[14][14].ACLR
clear => regs[14][15].ACLR
clear => regs[14][16].ACLR
clear => regs[14][17].ACLR
clear => regs[14][18].ACLR
clear => regs[14][19].ACLR
clear => regs[14][20].ACLR
clear => regs[14][21].ACLR
clear => regs[14][22].ACLR
clear => regs[14][23].ACLR
clear => regs[14][24].ACLR
clear => regs[14][25].ACLR
clear => regs[14][26].ACLR
clear => regs[14][27].ACLR
clear => regs[14][28].ACLR
clear => regs[14][29].ACLR
clear => regs[14][30].ACLR
clear => regs[14][31].ACLR
clear => regs[15][0].ACLR
clear => regs[15][1].ACLR
clear => regs[15][2].ACLR
clear => regs[15][3].ACLR
clear => regs[15][4].ACLR
clear => regs[15][5].ACLR
clear => regs[15][6].ACLR
clear => regs[15][7].ACLR
clear => regs[15][8].ACLR
clear => regs[15][9].ACLR
clear => regs[15][10].ACLR
clear => regs[15][11].ACLR
clear => regs[15][12].ACLR
clear => regs[15][13].ACLR
clear => regs[15][14].ACLR
clear => regs[15][15].ACLR
clear => regs[15][16].ACLR
clear => regs[15][17].ACLR
clear => regs[15][18].ACLR
clear => regs[15][19].ACLR
clear => regs[15][20].ACLR
clear => regs[15][21].ACLR
clear => regs[15][22].ACLR
clear => regs[15][23].ACLR
clear => regs[15][24].ACLR
clear => regs[15][25].ACLR
clear => regs[15][26].ACLR
clear => regs[15][27].ACLR
clear => regs[15][28].ACLR
clear => regs[15][29].ACLR
clear => regs[15][30].ACLR
clear => regs[15][31].ACLR
clear => regs[16][0].ACLR
clear => regs[16][1].ACLR
clear => regs[16][2].ACLR
clear => regs[16][3].ACLR
clear => regs[16][4].ACLR
clear => regs[16][5].ACLR
clear => regs[16][6].ACLR
clear => regs[16][7].ACLR
clear => regs[16][8].ACLR
clear => regs[16][9].ACLR
clear => regs[16][10].ACLR
clear => regs[16][11].ACLR
clear => regs[16][12].ACLR
clear => regs[16][13].ACLR
clear => regs[16][14].ACLR
clear => regs[16][15].ACLR
clear => regs[16][16].ACLR
clear => regs[16][17].ACLR
clear => regs[16][18].ACLR
clear => regs[16][19].ACLR
clear => regs[16][20].ACLR
clear => regs[16][21].ACLR
clear => regs[16][22].ACLR
clear => regs[16][23].ACLR
clear => regs[16][24].ACLR
clear => regs[16][25].ACLR
clear => regs[16][26].ACLR
clear => regs[16][27].ACLR
clear => regs[16][28].ACLR
clear => regs[16][29].ACLR
clear => regs[16][30].ACLR
clear => regs[16][31].ACLR
clear => regs[17][0].ACLR
clear => regs[17][1].ACLR
clear => regs[17][2].ACLR
clear => regs[17][3].ACLR
clear => regs[17][4].ACLR
clear => regs[17][5].ACLR
clear => regs[17][6].ACLR
clear => regs[17][7].ACLR
clear => regs[17][8].ACLR
clear => regs[17][9].ACLR
clear => regs[17][10].ACLR
clear => regs[17][11].ACLR
clear => regs[17][12].ACLR
clear => regs[17][13].ACLR
clear => regs[17][14].ACLR
clear => regs[17][15].ACLR
clear => regs[17][16].ACLR
clear => regs[17][17].ACLR
clear => regs[17][18].ACLR
clear => regs[17][19].ACLR
clear => regs[17][20].ACLR
clear => regs[17][21].ACLR
clear => regs[17][22].ACLR
clear => regs[17][23].ACLR
clear => regs[17][24].ACLR
clear => regs[17][25].ACLR
clear => regs[17][26].ACLR
clear => regs[17][27].ACLR
clear => regs[17][28].ACLR
clear => regs[17][29].ACLR
clear => regs[17][30].ACLR
clear => regs[17][31].ACLR
clear => regs[18][0].ACLR
clear => regs[18][1].ACLR
clear => regs[18][2].ACLR
clear => regs[18][3].ACLR
clear => regs[18][4].ACLR
clear => regs[18][5].ACLR
clear => regs[18][6].ACLR
clear => regs[18][7].ACLR
clear => regs[18][8].ACLR
clear => regs[18][9].ACLR
clear => regs[18][10].ACLR
clear => regs[18][11].ACLR
clear => regs[18][12].ACLR
clear => regs[18][13].ACLR
clear => regs[18][14].ACLR
clear => regs[18][15].ACLR
clear => regs[18][16].ACLR
clear => regs[18][17].ACLR
clear => regs[18][18].ACLR
clear => regs[18][19].ACLR
clear => regs[18][20].ACLR
clear => regs[18][21].ACLR
clear => regs[18][22].ACLR
clear => regs[18][23].ACLR
clear => regs[18][24].ACLR
clear => regs[18][25].ACLR
clear => regs[18][26].ACLR
clear => regs[18][27].ACLR
clear => regs[18][28].ACLR
clear => regs[18][29].ACLR
clear => regs[18][30].ACLR
clear => regs[18][31].ACLR
clear => regs[19][0].ACLR
clear => regs[19][1].ACLR
clear => regs[19][2].ACLR
clear => regs[19][3].ACLR
clear => regs[19][4].ACLR
clear => regs[19][5].ACLR
clear => regs[19][6].ACLR
clear => regs[19][7].ACLR
clear => regs[19][8].ACLR
clear => regs[19][9].ACLR
clear => regs[19][10].ACLR
clear => regs[19][11].ACLR
clear => regs[19][12].ACLR
clear => regs[19][13].ACLR
clear => regs[19][14].ACLR
clear => regs[19][15].ACLR
clear => regs[19][16].ACLR
clear => regs[19][17].ACLR
clear => regs[19][18].ACLR
clear => regs[19][19].ACLR
clear => regs[19][20].ACLR
clear => regs[19][21].ACLR
clear => regs[19][22].ACLR
clear => regs[19][23].ACLR
clear => regs[19][24].ACLR
clear => regs[19][25].ACLR
clear => regs[19][26].ACLR
clear => regs[19][27].ACLR
clear => regs[19][28].ACLR
clear => regs[19][29].ACLR
clear => regs[19][30].ACLR
clear => regs[19][31].ACLR
clear => regs[20][0].ACLR
clear => regs[20][1].ACLR
clear => regs[20][2].ACLR
clear => regs[20][3].ACLR
clear => regs[20][4].ACLR
clear => regs[20][5].ACLR
clear => regs[20][6].ACLR
clear => regs[20][7].ACLR
clear => regs[20][8].ACLR
clear => regs[20][9].ACLR
clear => regs[20][10].ACLR
clear => regs[20][11].ACLR
clear => regs[20][12].ACLR
clear => regs[20][13].ACLR
clear => regs[20][14].ACLR
clear => regs[20][15].ACLR
clear => regs[20][16].ACLR
clear => regs[20][17].ACLR
clear => regs[20][18].ACLR
clear => regs[20][19].ACLR
clear => regs[20][20].ACLR
clear => regs[20][21].ACLR
clear => regs[20][22].ACLR
clear => regs[20][23].ACLR
clear => regs[20][24].ACLR
clear => regs[20][25].ACLR
clear => regs[20][26].ACLR
clear => regs[20][27].ACLR
clear => regs[20][28].ACLR
clear => regs[20][29].ACLR
clear => regs[20][30].ACLR
clear => regs[20][31].ACLR
clear => regs[21][0].ACLR
clear => regs[21][1].ACLR
clear => regs[21][2].ACLR
clear => regs[21][3].ACLR
clear => regs[21][4].ACLR
clear => regs[21][5].ACLR
clear => regs[21][6].ACLR
clear => regs[21][7].ACLR
clear => regs[21][8].ACLR
clear => regs[21][9].ACLR
clear => regs[21][10].ACLR
clear => regs[21][11].ACLR
clear => regs[21][12].ACLR
clear => regs[21][13].ACLR
clear => regs[21][14].ACLR
clear => regs[21][15].ACLR
clear => regs[21][16].ACLR
clear => regs[21][17].ACLR
clear => regs[21][18].ACLR
clear => regs[21][19].ACLR
clear => regs[21][20].ACLR
clear => regs[21][21].ACLR
clear => regs[21][22].ACLR
clear => regs[21][23].ACLR
clear => regs[21][24].ACLR
clear => regs[21][25].ACLR
clear => regs[21][26].ACLR
clear => regs[21][27].ACLR
clear => regs[21][28].ACLR
clear => regs[21][29].ACLR
clear => regs[21][30].ACLR
clear => regs[21][31].ACLR
clear => regs[22][0].ACLR
clear => regs[22][1].ACLR
clear => regs[22][2].ACLR
clear => regs[22][3].ACLR
clear => regs[22][4].ACLR
clear => regs[22][5].ACLR
clear => regs[22][6].ACLR
clear => regs[22][7].ACLR
clear => regs[22][8].ACLR
clear => regs[22][9].ACLR
clear => regs[22][10].ACLR
clear => regs[22][11].ACLR
clear => regs[22][12].ACLR
clear => regs[22][13].ACLR
clear => regs[22][14].ACLR
clear => regs[22][15].ACLR
clear => regs[22][16].ACLR
clear => regs[22][17].ACLR
clear => regs[22][18].ACLR
clear => regs[22][19].ACLR
clear => regs[22][20].ACLR
clear => regs[22][21].ACLR
clear => regs[22][22].ACLR
clear => regs[22][23].ACLR
clear => regs[22][24].ACLR
clear => regs[22][25].ACLR
clear => regs[22][26].ACLR
clear => regs[22][27].ACLR
clear => regs[22][28].ACLR
clear => regs[22][29].ACLR
clear => regs[22][30].ACLR
clear => regs[22][31].ACLR
clear => regs[23][0].ACLR
clear => regs[23][1].ACLR
clear => regs[23][2].ACLR
clear => regs[23][3].ACLR
clear => regs[23][4].ACLR
clear => regs[23][5].ACLR
clear => regs[23][6].ACLR
clear => regs[23][7].ACLR
clear => regs[23][8].ACLR
clear => regs[23][9].ACLR
clear => regs[23][10].ACLR
clear => regs[23][11].ACLR
clear => regs[23][12].ACLR
clear => regs[23][13].ACLR
clear => regs[23][14].ACLR
clear => regs[23][15].ACLR
clear => regs[23][16].ACLR
clear => regs[23][17].ACLR
clear => regs[23][18].ACLR
clear => regs[23][19].ACLR
clear => regs[23][20].ACLR
clear => regs[23][21].ACLR
clear => regs[23][22].ACLR
clear => regs[23][23].ACLR
clear => regs[23][24].ACLR
clear => regs[23][25].ACLR
clear => regs[23][26].ACLR
clear => regs[23][27].ACLR
clear => regs[23][28].ACLR
clear => regs[23][29].ACLR
clear => regs[23][30].ACLR
clear => regs[23][31].ACLR
clear => regs[24][0].ACLR
clear => regs[24][1].ACLR
clear => regs[24][2].ACLR
clear => regs[24][3].ACLR
clear => regs[24][4].ACLR
clear => regs[24][5].ACLR
clear => regs[24][6].ACLR
clear => regs[24][7].ACLR
clear => regs[24][8].ACLR
clear => regs[24][9].ACLR
clear => regs[24][10].ACLR
clear => regs[24][11].ACLR
clear => regs[24][12].ACLR
clear => regs[24][13].ACLR
clear => regs[24][14].ACLR
clear => regs[24][15].ACLR
clear => regs[24][16].ACLR
clear => regs[24][17].ACLR
clear => regs[24][18].ACLR
clear => regs[24][19].ACLR
clear => regs[24][20].ACLR
clear => regs[24][21].ACLR
clear => regs[24][22].ACLR
clear => regs[24][23].ACLR
clear => regs[24][24].ACLR
clear => regs[24][25].ACLR
clear => regs[24][26].ACLR
clear => regs[24][27].ACLR
clear => regs[24][28].ACLR
clear => regs[24][29].ACLR
clear => regs[24][30].ACLR
clear => regs[24][31].ACLR
clear => regs[25][0].ACLR
clear => regs[25][1].ACLR
clear => regs[25][2].ACLR
clear => regs[25][3].ACLR
clear => regs[25][4].ACLR
clear => regs[25][5].ACLR
clear => regs[25][6].ACLR
clear => regs[25][7].ACLR
clear => regs[25][8].ACLR
clear => regs[25][9].ACLR
clear => regs[25][10].ACLR
clear => regs[25][11].ACLR
clear => regs[25][12].ACLR
clear => regs[25][13].ACLR
clear => regs[25][14].ACLR
clear => regs[25][15].ACLR
clear => regs[25][16].ACLR
clear => regs[25][17].ACLR
clear => regs[25][18].ACLR
clear => regs[25][19].ACLR
clear => regs[25][20].ACLR
clear => regs[25][21].ACLR
clear => regs[25][22].ACLR
clear => regs[25][23].ACLR
clear => regs[25][24].ACLR
clear => regs[25][25].ACLR
clear => regs[25][26].ACLR
clear => regs[25][27].ACLR
clear => regs[25][28].ACLR
clear => regs[25][29].ACLR
clear => regs[25][30].ACLR
clear => regs[25][31].ACLR
clear => regs[26][0].ACLR
clear => regs[26][1].ACLR
clear => regs[26][2].ACLR
clear => regs[26][3].ACLR
clear => regs[26][4].ACLR
clear => regs[26][5].ACLR
clear => regs[26][6].ACLR
clear => regs[26][7].ACLR
clear => regs[26][8].ACLR
clear => regs[26][9].ACLR
clear => regs[26][10].ACLR
clear => regs[26][11].ACLR
clear => regs[26][12].ACLR
clear => regs[26][13].ACLR
clear => regs[26][14].ACLR
clear => regs[26][15].ACLR
clear => regs[26][16].ACLR
clear => regs[26][17].ACLR
clear => regs[26][18].ACLR
clear => regs[26][19].ACLR
clear => regs[26][20].ACLR
clear => regs[26][21].ACLR
clear => regs[26][22].ACLR
clear => regs[26][23].ACLR
clear => regs[26][24].ACLR
clear => regs[26][25].ACLR
clear => regs[26][26].ACLR
clear => regs[26][27].ACLR
clear => regs[26][28].ACLR
clear => regs[26][29].ACLR
clear => regs[26][30].ACLR
clear => regs[26][31].ACLR
clear => regs[27][0].ACLR
clear => regs[27][1].ACLR
clear => regs[27][2].ACLR
clear => regs[27][3].ACLR
clear => regs[27][4].ACLR
clear => regs[27][5].ACLR
clear => regs[27][6].ACLR
clear => regs[27][7].ACLR
clear => regs[27][8].ACLR
clear => regs[27][9].ACLR
clear => regs[27][10].ACLR
clear => regs[27][11].ACLR
clear => regs[27][12].ACLR
clear => regs[27][13].ACLR
clear => regs[27][14].ACLR
clear => regs[27][15].ACLR
clear => regs[27][16].ACLR
clear => regs[27][17].ACLR
clear => regs[27][18].ACLR
clear => regs[27][19].ACLR
clear => regs[27][20].ACLR
clear => regs[27][21].ACLR
clear => regs[27][22].ACLR
clear => regs[27][23].ACLR
clear => regs[27][24].ACLR
clear => regs[27][25].ACLR
clear => regs[27][26].ACLR
clear => regs[27][27].ACLR
clear => regs[27][28].ACLR
clear => regs[27][29].ACLR
clear => regs[27][30].ACLR
clear => regs[27][31].ACLR
clear => regs[28][0].ACLR
clear => regs[28][1].ACLR
clear => regs[28][2].ACLR
clear => regs[28][3].ACLR
clear => regs[28][4].ACLR
clear => regs[28][5].ACLR
clear => regs[28][6].ACLR
clear => regs[28][7].ACLR
clear => regs[28][8].ACLR
clear => regs[28][9].ACLR
clear => regs[28][10].ACLR
clear => regs[28][11].ACLR
clear => regs[28][12].ACLR
clear => regs[28][13].ACLR
clear => regs[28][14].ACLR
clear => regs[28][15].ACLR
clear => regs[28][16].ACLR
clear => regs[28][17].ACLR
clear => regs[28][18].ACLR
clear => regs[28][19].ACLR
clear => regs[28][20].ACLR
clear => regs[28][21].ACLR
clear => regs[28][22].ACLR
clear => regs[28][23].ACLR
clear => regs[28][24].ACLR
clear => regs[28][25].ACLR
clear => regs[28][26].ACLR
clear => regs[28][27].ACLR
clear => regs[28][28].ACLR
clear => regs[28][29].ACLR
clear => regs[28][30].ACLR
clear => regs[28][31].ACLR
clear => regs[29][0].ACLR
clear => regs[29][1].ACLR
clear => regs[29][2].ACLR
clear => regs[29][3].ACLR
clear => regs[29][4].ACLR
clear => regs[29][5].ACLR
clear => regs[29][6].ACLR
clear => regs[29][7].ACLR
clear => regs[29][8].ACLR
clear => regs[29][9].ACLR
clear => regs[29][10].ACLR
clear => regs[29][11].ACLR
clear => regs[29][12].ACLR
clear => regs[29][13].ACLR
clear => regs[29][14].ACLR
clear => regs[29][15].ACLR
clear => regs[29][16].ACLR
clear => regs[29][17].ACLR
clear => regs[29][18].ACLR
clear => regs[29][19].ACLR
clear => regs[29][20].ACLR
clear => regs[29][21].ACLR
clear => regs[29][22].ACLR
clear => regs[29][23].ACLR
clear => regs[29][24].ACLR
clear => regs[29][25].ACLR
clear => regs[29][26].ACLR
clear => regs[29][27].ACLR
clear => regs[29][28].ACLR
clear => regs[29][29].ACLR
clear => regs[29][30].ACLR
clear => regs[29][31].ACLR
clear => regs[30][0].ACLR
clear => regs[30][1].ACLR
clear => regs[30][2].ACLR
clear => regs[30][3].ACLR
clear => regs[30][4].ACLR
clear => regs[30][5].ACLR
clear => regs[30][6].ACLR
clear => regs[30][7].ACLR
clear => regs[30][8].ACLR
clear => regs[30][9].ACLR
clear => regs[30][10].ACLR
clear => regs[30][11].ACLR
clear => regs[30][12].ACLR
clear => regs[30][13].ACLR
clear => regs[30][14].ACLR
clear => regs[30][15].ACLR
clear => regs[30][16].ACLR
clear => regs[30][17].ACLR
clear => regs[30][18].ACLR
clear => regs[30][19].ACLR
clear => regs[30][20].ACLR
clear => regs[30][21].ACLR
clear => regs[30][22].ACLR
clear => regs[30][23].ACLR
clear => regs[30][24].ACLR
clear => regs[30][25].ACLR
clear => regs[30][26].ACLR
clear => regs[30][27].ACLR
clear => regs[30][28].ACLR
clear => regs[30][29].ACLR
clear => regs[30][30].ACLR
clear => regs[30][31].ACLR
clear => regs[31][0].ACLR
clear => regs[31][1].ACLR
clear => regs[31][2].ACLR
clear => regs[31][3].ACLR
clear => regs[31][4].ACLR
clear => regs[31][5].ACLR
clear => regs[31][6].ACLR
clear => regs[31][7].ACLR
clear => regs[31][8].ACLR
clear => regs[31][9].ACLR
clear => regs[31][10].ACLR
clear => regs[31][11].ACLR
clear => regs[31][12].ACLR
clear => regs[31][13].ACLR
clear => regs[31][14].ACLR
clear => regs[31][15].ACLR
clear => regs[31][16].ACLR
clear => regs[31][17].ACLR
clear => regs[31][18].ACLR
clear => regs[31][19].ACLR
clear => regs[31][20].ACLR
clear => regs[31][21].ACLR
clear => regs[31][22].ACLR
clear => regs[31][23].ACLR
clear => regs[31][24].ACLR
clear => regs[31][25].ACLR
clear => regs[31][26].ACLR
clear => regs[31][27].ACLR
clear => regs[31][28].ACLR
clear => regs[31][29].ACLR
clear => regs[31][30].ACLR
clear => regs[31][31].ACLR
regD[0] => Decoder0.IN4
regD[0] => Equal0.IN4
regD[1] => Decoder0.IN3
regD[1] => Equal0.IN3
regD[2] => Decoder0.IN2
regD[2] => Equal0.IN2
regD[3] => Decoder0.IN1
regD[3] => Equal0.IN1
regD[4] => Decoder0.IN0
regD[4] => Equal0.IN0
regA[0] => Mux0.IN4
regA[0] => Mux1.IN4
regA[0] => Mux2.IN4
regA[0] => Mux3.IN4
regA[0] => Mux4.IN4
regA[0] => Mux5.IN4
regA[0] => Mux6.IN4
regA[0] => Mux7.IN4
regA[0] => Mux8.IN4
regA[0] => Mux9.IN4
regA[0] => Mux10.IN4
regA[0] => Mux11.IN4
regA[0] => Mux12.IN4
regA[0] => Mux13.IN4
regA[0] => Mux14.IN4
regA[0] => Mux15.IN4
regA[0] => Mux16.IN4
regA[0] => Mux17.IN4
regA[0] => Mux18.IN4
regA[0] => Mux19.IN4
regA[0] => Mux20.IN4
regA[0] => Mux21.IN4
regA[0] => Mux22.IN4
regA[0] => Mux23.IN4
regA[0] => Mux24.IN4
regA[0] => Mux25.IN4
regA[0] => Mux26.IN4
regA[0] => Mux27.IN4
regA[0] => Mux28.IN4
regA[0] => Mux29.IN4
regA[0] => Mux30.IN4
regA[0] => Mux31.IN4
regA[1] => Mux0.IN3
regA[1] => Mux1.IN3
regA[1] => Mux2.IN3
regA[1] => Mux3.IN3
regA[1] => Mux4.IN3
regA[1] => Mux5.IN3
regA[1] => Mux6.IN3
regA[1] => Mux7.IN3
regA[1] => Mux8.IN3
regA[1] => Mux9.IN3
regA[1] => Mux10.IN3
regA[1] => Mux11.IN3
regA[1] => Mux12.IN3
regA[1] => Mux13.IN3
regA[1] => Mux14.IN3
regA[1] => Mux15.IN3
regA[1] => Mux16.IN3
regA[1] => Mux17.IN3
regA[1] => Mux18.IN3
regA[1] => Mux19.IN3
regA[1] => Mux20.IN3
regA[1] => Mux21.IN3
regA[1] => Mux22.IN3
regA[1] => Mux23.IN3
regA[1] => Mux24.IN3
regA[1] => Mux25.IN3
regA[1] => Mux26.IN3
regA[1] => Mux27.IN3
regA[1] => Mux28.IN3
regA[1] => Mux29.IN3
regA[1] => Mux30.IN3
regA[1] => Mux31.IN3
regA[2] => Mux0.IN2
regA[2] => Mux1.IN2
regA[2] => Mux2.IN2
regA[2] => Mux3.IN2
regA[2] => Mux4.IN2
regA[2] => Mux5.IN2
regA[2] => Mux6.IN2
regA[2] => Mux7.IN2
regA[2] => Mux8.IN2
regA[2] => Mux9.IN2
regA[2] => Mux10.IN2
regA[2] => Mux11.IN2
regA[2] => Mux12.IN2
regA[2] => Mux13.IN2
regA[2] => Mux14.IN2
regA[2] => Mux15.IN2
regA[2] => Mux16.IN2
regA[2] => Mux17.IN2
regA[2] => Mux18.IN2
regA[2] => Mux19.IN2
regA[2] => Mux20.IN2
regA[2] => Mux21.IN2
regA[2] => Mux22.IN2
regA[2] => Mux23.IN2
regA[2] => Mux24.IN2
regA[2] => Mux25.IN2
regA[2] => Mux26.IN2
regA[2] => Mux27.IN2
regA[2] => Mux28.IN2
regA[2] => Mux29.IN2
regA[2] => Mux30.IN2
regA[2] => Mux31.IN2
regA[3] => Mux0.IN1
regA[3] => Mux1.IN1
regA[3] => Mux2.IN1
regA[3] => Mux3.IN1
regA[3] => Mux4.IN1
regA[3] => Mux5.IN1
regA[3] => Mux6.IN1
regA[3] => Mux7.IN1
regA[3] => Mux8.IN1
regA[3] => Mux9.IN1
regA[3] => Mux10.IN1
regA[3] => Mux11.IN1
regA[3] => Mux12.IN1
regA[3] => Mux13.IN1
regA[3] => Mux14.IN1
regA[3] => Mux15.IN1
regA[3] => Mux16.IN1
regA[3] => Mux17.IN1
regA[3] => Mux18.IN1
regA[3] => Mux19.IN1
regA[3] => Mux20.IN1
regA[3] => Mux21.IN1
regA[3] => Mux22.IN1
regA[3] => Mux23.IN1
regA[3] => Mux24.IN1
regA[3] => Mux25.IN1
regA[3] => Mux26.IN1
regA[3] => Mux27.IN1
regA[3] => Mux28.IN1
regA[3] => Mux29.IN1
regA[3] => Mux30.IN1
regA[3] => Mux31.IN1
regA[4] => Mux0.IN0
regA[4] => Mux1.IN0
regA[4] => Mux2.IN0
regA[4] => Mux3.IN0
regA[4] => Mux4.IN0
regA[4] => Mux5.IN0
regA[4] => Mux6.IN0
regA[4] => Mux7.IN0
regA[4] => Mux8.IN0
regA[4] => Mux9.IN0
regA[4] => Mux10.IN0
regA[4] => Mux11.IN0
regA[4] => Mux12.IN0
regA[4] => Mux13.IN0
regA[4] => Mux14.IN0
regA[4] => Mux15.IN0
regA[4] => Mux16.IN0
regA[4] => Mux17.IN0
regA[4] => Mux18.IN0
regA[4] => Mux19.IN0
regA[4] => Mux20.IN0
regA[4] => Mux21.IN0
regA[4] => Mux22.IN0
regA[4] => Mux23.IN0
regA[4] => Mux24.IN0
regA[4] => Mux25.IN0
regA[4] => Mux26.IN0
regA[4] => Mux27.IN0
regA[4] => Mux28.IN0
regA[4] => Mux29.IN0
regA[4] => Mux30.IN0
regA[4] => Mux31.IN0
regB[0] => Mux32.IN4
regB[0] => Mux33.IN4
regB[0] => Mux34.IN4
regB[0] => Mux35.IN4
regB[0] => Mux36.IN4
regB[0] => Mux37.IN4
regB[0] => Mux38.IN4
regB[0] => Mux39.IN4
regB[0] => Mux40.IN4
regB[0] => Mux41.IN4
regB[0] => Mux42.IN4
regB[0] => Mux43.IN4
regB[0] => Mux44.IN4
regB[0] => Mux45.IN4
regB[0] => Mux46.IN4
regB[0] => Mux47.IN4
regB[0] => Mux48.IN4
regB[0] => Mux49.IN4
regB[0] => Mux50.IN4
regB[0] => Mux51.IN4
regB[0] => Mux52.IN4
regB[0] => Mux53.IN4
regB[0] => Mux54.IN4
regB[0] => Mux55.IN4
regB[0] => Mux56.IN4
regB[0] => Mux57.IN4
regB[0] => Mux58.IN4
regB[0] => Mux59.IN4
regB[0] => Mux60.IN4
regB[0] => Mux61.IN4
regB[0] => Mux62.IN4
regB[0] => Mux63.IN4
regB[1] => Mux32.IN3
regB[1] => Mux33.IN3
regB[1] => Mux34.IN3
regB[1] => Mux35.IN3
regB[1] => Mux36.IN3
regB[1] => Mux37.IN3
regB[1] => Mux38.IN3
regB[1] => Mux39.IN3
regB[1] => Mux40.IN3
regB[1] => Mux41.IN3
regB[1] => Mux42.IN3
regB[1] => Mux43.IN3
regB[1] => Mux44.IN3
regB[1] => Mux45.IN3
regB[1] => Mux46.IN3
regB[1] => Mux47.IN3
regB[1] => Mux48.IN3
regB[1] => Mux49.IN3
regB[1] => Mux50.IN3
regB[1] => Mux51.IN3
regB[1] => Mux52.IN3
regB[1] => Mux53.IN3
regB[1] => Mux54.IN3
regB[1] => Mux55.IN3
regB[1] => Mux56.IN3
regB[1] => Mux57.IN3
regB[1] => Mux58.IN3
regB[1] => Mux59.IN3
regB[1] => Mux60.IN3
regB[1] => Mux61.IN3
regB[1] => Mux62.IN3
regB[1] => Mux63.IN3
regB[2] => Mux32.IN2
regB[2] => Mux33.IN2
regB[2] => Mux34.IN2
regB[2] => Mux35.IN2
regB[2] => Mux36.IN2
regB[2] => Mux37.IN2
regB[2] => Mux38.IN2
regB[2] => Mux39.IN2
regB[2] => Mux40.IN2
regB[2] => Mux41.IN2
regB[2] => Mux42.IN2
regB[2] => Mux43.IN2
regB[2] => Mux44.IN2
regB[2] => Mux45.IN2
regB[2] => Mux46.IN2
regB[2] => Mux47.IN2
regB[2] => Mux48.IN2
regB[2] => Mux49.IN2
regB[2] => Mux50.IN2
regB[2] => Mux51.IN2
regB[2] => Mux52.IN2
regB[2] => Mux53.IN2
regB[2] => Mux54.IN2
regB[2] => Mux55.IN2
regB[2] => Mux56.IN2
regB[2] => Mux57.IN2
regB[2] => Mux58.IN2
regB[2] => Mux59.IN2
regB[2] => Mux60.IN2
regB[2] => Mux61.IN2
regB[2] => Mux62.IN2
regB[2] => Mux63.IN2
regB[3] => Mux32.IN1
regB[3] => Mux33.IN1
regB[3] => Mux34.IN1
regB[3] => Mux35.IN1
regB[3] => Mux36.IN1
regB[3] => Mux37.IN1
regB[3] => Mux38.IN1
regB[3] => Mux39.IN1
regB[3] => Mux40.IN1
regB[3] => Mux41.IN1
regB[3] => Mux42.IN1
regB[3] => Mux43.IN1
regB[3] => Mux44.IN1
regB[3] => Mux45.IN1
regB[3] => Mux46.IN1
regB[3] => Mux47.IN1
regB[3] => Mux48.IN1
regB[3] => Mux49.IN1
regB[3] => Mux50.IN1
regB[3] => Mux51.IN1
regB[3] => Mux52.IN1
regB[3] => Mux53.IN1
regB[3] => Mux54.IN1
regB[3] => Mux55.IN1
regB[3] => Mux56.IN1
regB[3] => Mux57.IN1
regB[3] => Mux58.IN1
regB[3] => Mux59.IN1
regB[3] => Mux60.IN1
regB[3] => Mux61.IN1
regB[3] => Mux62.IN1
regB[3] => Mux63.IN1
regB[4] => Mux32.IN0
regB[4] => Mux33.IN0
regB[4] => Mux34.IN0
regB[4] => Mux35.IN0
regB[4] => Mux36.IN0
regB[4] => Mux37.IN0
regB[4] => Mux38.IN0
regB[4] => Mux39.IN0
regB[4] => Mux40.IN0
regB[4] => Mux41.IN0
regB[4] => Mux42.IN0
regB[4] => Mux43.IN0
regB[4] => Mux44.IN0
regB[4] => Mux45.IN0
regB[4] => Mux46.IN0
regB[4] => Mux47.IN0
regB[4] => Mux48.IN0
regB[4] => Mux49.IN0
regB[4] => Mux50.IN0
regB[4] => Mux51.IN0
regB[4] => Mux52.IN0
regB[4] => Mux53.IN0
regB[4] => Mux54.IN0
regB[4] => Mux55.IN0
regB[4] => Mux56.IN0
regB[4] => Mux57.IN0
regB[4] => Mux58.IN0
regB[4] => Mux59.IN0
regB[4] => Mux60.IN0
regB[4] => Mux61.IN0
regB[4] => Mux62.IN0
regB[4] => Mux63.IN0
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[0] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[1] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[2] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[3] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[4] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[5] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[6] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[7] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[8] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[9] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[10] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[11] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[12] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[13] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[14] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[15] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[16] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[17] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[18] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[19] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[20] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[21] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[22] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[23] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[24] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[25] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[26] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[27] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[28] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[29] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[30] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valD[31] => regs.DATAB
valA[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
valA[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
valA[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
valA[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
valA[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
valA[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
valA[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
valA[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
valA[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
valA[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
valA[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
valA[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
valA[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
valA[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
valA[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
valA[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
valA[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
valA[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
valA[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
valA[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
valA[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
valA[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
valA[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
valA[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
valA[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
valA[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
valA[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
valA[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
valA[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
valA[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
valA[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
valA[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
valB[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
valB[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
valB[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
valB[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
valB[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
valB[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
valB[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
valB[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
valB[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
valB[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
valB[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
valB[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
valB[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
valB[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
valB[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
valB[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
valB[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
valB[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
valB[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
valB[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
valB[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
valB[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
valB[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
valB[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
valB[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
valB[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
valB[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
valB[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
valB[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
valB[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
valB[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
valB[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
row1[0] <= regs[1][0].DB_MAX_OUTPUT_PORT_TYPE
row1[1] <= regs[1][1].DB_MAX_OUTPUT_PORT_TYPE
row1[2] <= regs[1][2].DB_MAX_OUTPUT_PORT_TYPE
row1[3] <= regs[1][3].DB_MAX_OUTPUT_PORT_TYPE
row1[4] <= regs[1][4].DB_MAX_OUTPUT_PORT_TYPE
row1[5] <= regs[1][5].DB_MAX_OUTPUT_PORT_TYPE
row1[6] <= regs[1][6].DB_MAX_OUTPUT_PORT_TYPE
row1[7] <= regs[1][7].DB_MAX_OUTPUT_PORT_TYPE
row1[8] <= regs[1][8].DB_MAX_OUTPUT_PORT_TYPE
row1[9] <= regs[1][9].DB_MAX_OUTPUT_PORT_TYPE
row1[10] <= regs[1][10].DB_MAX_OUTPUT_PORT_TYPE
row1[11] <= regs[1][11].DB_MAX_OUTPUT_PORT_TYPE
row1[12] <= regs[1][12].DB_MAX_OUTPUT_PORT_TYPE
row1[13] <= regs[1][13].DB_MAX_OUTPUT_PORT_TYPE
row1[14] <= regs[1][14].DB_MAX_OUTPUT_PORT_TYPE
row2[0] <= regs[1][15].DB_MAX_OUTPUT_PORT_TYPE
row2[1] <= regs[1][16].DB_MAX_OUTPUT_PORT_TYPE
row2[2] <= regs[1][17].DB_MAX_OUTPUT_PORT_TYPE
row2[3] <= regs[1][18].DB_MAX_OUTPUT_PORT_TYPE
row2[4] <= regs[1][19].DB_MAX_OUTPUT_PORT_TYPE
row2[5] <= regs[1][20].DB_MAX_OUTPUT_PORT_TYPE
row2[6] <= regs[1][21].DB_MAX_OUTPUT_PORT_TYPE
row2[7] <= regs[1][22].DB_MAX_OUTPUT_PORT_TYPE
row2[8] <= regs[1][23].DB_MAX_OUTPUT_PORT_TYPE
row2[9] <= regs[1][24].DB_MAX_OUTPUT_PORT_TYPE
row2[10] <= regs[1][25].DB_MAX_OUTPUT_PORT_TYPE
row2[11] <= regs[1][26].DB_MAX_OUTPUT_PORT_TYPE
row2[12] <= regs[1][27].DB_MAX_OUTPUT_PORT_TYPE
row2[13] <= regs[1][28].DB_MAX_OUTPUT_PORT_TYPE
row2[14] <= regs[1][29].DB_MAX_OUTPUT_PORT_TYPE
row3[0] <= regs[2][0].DB_MAX_OUTPUT_PORT_TYPE
row3[1] <= regs[2][1].DB_MAX_OUTPUT_PORT_TYPE
row3[2] <= regs[2][2].DB_MAX_OUTPUT_PORT_TYPE
row3[3] <= regs[2][3].DB_MAX_OUTPUT_PORT_TYPE
row3[4] <= regs[2][4].DB_MAX_OUTPUT_PORT_TYPE
row3[5] <= regs[2][5].DB_MAX_OUTPUT_PORT_TYPE
row3[6] <= regs[2][6].DB_MAX_OUTPUT_PORT_TYPE
row3[7] <= regs[2][7].DB_MAX_OUTPUT_PORT_TYPE
row3[8] <= regs[2][8].DB_MAX_OUTPUT_PORT_TYPE
row3[9] <= regs[2][9].DB_MAX_OUTPUT_PORT_TYPE
row3[10] <= regs[2][10].DB_MAX_OUTPUT_PORT_TYPE
row3[11] <= regs[2][11].DB_MAX_OUTPUT_PORT_TYPE
row3[12] <= regs[2][12].DB_MAX_OUTPUT_PORT_TYPE
row3[13] <= regs[2][13].DB_MAX_OUTPUT_PORT_TYPE
row3[14] <= regs[2][14].DB_MAX_OUTPUT_PORT_TYPE
row4[0] <= regs[2][15].DB_MAX_OUTPUT_PORT_TYPE
row4[1] <= regs[2][16].DB_MAX_OUTPUT_PORT_TYPE
row4[2] <= regs[2][17].DB_MAX_OUTPUT_PORT_TYPE
row4[3] <= regs[2][18].DB_MAX_OUTPUT_PORT_TYPE
row4[4] <= regs[2][19].DB_MAX_OUTPUT_PORT_TYPE
row4[5] <= regs[2][20].DB_MAX_OUTPUT_PORT_TYPE
row4[6] <= regs[2][21].DB_MAX_OUTPUT_PORT_TYPE
row4[7] <= regs[2][22].DB_MAX_OUTPUT_PORT_TYPE
row4[8] <= regs[2][23].DB_MAX_OUTPUT_PORT_TYPE
row4[9] <= regs[2][24].DB_MAX_OUTPUT_PORT_TYPE
row4[10] <= regs[2][25].DB_MAX_OUTPUT_PORT_TYPE
row4[11] <= regs[2][26].DB_MAX_OUTPUT_PORT_TYPE
row4[12] <= regs[2][27].DB_MAX_OUTPUT_PORT_TYPE
row4[13] <= regs[2][28].DB_MAX_OUTPUT_PORT_TYPE
row4[14] <= regs[2][29].DB_MAX_OUTPUT_PORT_TYPE
row5[0] <= regs[3][0].DB_MAX_OUTPUT_PORT_TYPE
row5[1] <= regs[3][1].DB_MAX_OUTPUT_PORT_TYPE
row5[2] <= regs[3][2].DB_MAX_OUTPUT_PORT_TYPE
row5[3] <= regs[3][3].DB_MAX_OUTPUT_PORT_TYPE
row5[4] <= regs[3][4].DB_MAX_OUTPUT_PORT_TYPE
row5[5] <= regs[3][5].DB_MAX_OUTPUT_PORT_TYPE
row5[6] <= regs[3][6].DB_MAX_OUTPUT_PORT_TYPE
row5[7] <= regs[3][7].DB_MAX_OUTPUT_PORT_TYPE
row5[8] <= regs[3][8].DB_MAX_OUTPUT_PORT_TYPE
row5[9] <= regs[3][9].DB_MAX_OUTPUT_PORT_TYPE
row5[10] <= regs[3][10].DB_MAX_OUTPUT_PORT_TYPE
row5[11] <= regs[3][11].DB_MAX_OUTPUT_PORT_TYPE
row5[12] <= regs[3][12].DB_MAX_OUTPUT_PORT_TYPE
row5[13] <= regs[3][13].DB_MAX_OUTPUT_PORT_TYPE
row5[14] <= regs[3][14].DB_MAX_OUTPUT_PORT_TYPE
row6[0] <= regs[3][15].DB_MAX_OUTPUT_PORT_TYPE
row6[1] <= regs[3][16].DB_MAX_OUTPUT_PORT_TYPE
row6[2] <= regs[3][17].DB_MAX_OUTPUT_PORT_TYPE
row6[3] <= regs[3][18].DB_MAX_OUTPUT_PORT_TYPE
row6[4] <= regs[3][19].DB_MAX_OUTPUT_PORT_TYPE
row6[5] <= regs[3][20].DB_MAX_OUTPUT_PORT_TYPE
row6[6] <= regs[3][21].DB_MAX_OUTPUT_PORT_TYPE
row6[7] <= regs[3][22].DB_MAX_OUTPUT_PORT_TYPE
row6[8] <= regs[3][23].DB_MAX_OUTPUT_PORT_TYPE
row6[9] <= regs[3][24].DB_MAX_OUTPUT_PORT_TYPE
row6[10] <= regs[3][25].DB_MAX_OUTPUT_PORT_TYPE
row6[11] <= regs[3][26].DB_MAX_OUTPUT_PORT_TYPE
row6[12] <= regs[3][27].DB_MAX_OUTPUT_PORT_TYPE
row6[13] <= regs[3][28].DB_MAX_OUTPUT_PORT_TYPE
row6[14] <= regs[3][29].DB_MAX_OUTPUT_PORT_TYPE
row7[0] <= regs[4][0].DB_MAX_OUTPUT_PORT_TYPE
row7[1] <= regs[4][1].DB_MAX_OUTPUT_PORT_TYPE
row7[2] <= regs[4][2].DB_MAX_OUTPUT_PORT_TYPE
row7[3] <= regs[4][3].DB_MAX_OUTPUT_PORT_TYPE
row7[4] <= regs[4][4].DB_MAX_OUTPUT_PORT_TYPE
row7[5] <= regs[4][5].DB_MAX_OUTPUT_PORT_TYPE
row7[6] <= regs[4][6].DB_MAX_OUTPUT_PORT_TYPE
row7[7] <= regs[4][7].DB_MAX_OUTPUT_PORT_TYPE
row7[8] <= regs[4][8].DB_MAX_OUTPUT_PORT_TYPE
row7[9] <= regs[4][9].DB_MAX_OUTPUT_PORT_TYPE
row7[10] <= regs[4][10].DB_MAX_OUTPUT_PORT_TYPE
row7[11] <= regs[4][11].DB_MAX_OUTPUT_PORT_TYPE
row7[12] <= regs[4][12].DB_MAX_OUTPUT_PORT_TYPE
row7[13] <= regs[4][13].DB_MAX_OUTPUT_PORT_TYPE
row7[14] <= regs[4][14].DB_MAX_OUTPUT_PORT_TYPE
row8[0] <= regs[4][15].DB_MAX_OUTPUT_PORT_TYPE
row8[1] <= regs[4][16].DB_MAX_OUTPUT_PORT_TYPE
row8[2] <= regs[4][17].DB_MAX_OUTPUT_PORT_TYPE
row8[3] <= regs[4][18].DB_MAX_OUTPUT_PORT_TYPE
row8[4] <= regs[4][19].DB_MAX_OUTPUT_PORT_TYPE
row8[5] <= regs[4][20].DB_MAX_OUTPUT_PORT_TYPE
row8[6] <= regs[4][21].DB_MAX_OUTPUT_PORT_TYPE
row8[7] <= regs[4][22].DB_MAX_OUTPUT_PORT_TYPE
row8[8] <= regs[4][23].DB_MAX_OUTPUT_PORT_TYPE
row8[9] <= regs[4][24].DB_MAX_OUTPUT_PORT_TYPE
row8[10] <= regs[4][25].DB_MAX_OUTPUT_PORT_TYPE
row8[11] <= regs[4][26].DB_MAX_OUTPUT_PORT_TYPE
row8[12] <= regs[4][27].DB_MAX_OUTPUT_PORT_TYPE
row8[13] <= regs[4][28].DB_MAX_OUTPUT_PORT_TYPE
row8[14] <= regs[4][29].DB_MAX_OUTPUT_PORT_TYPE
row9[0] <= regs[5][0].DB_MAX_OUTPUT_PORT_TYPE
row9[1] <= regs[5][1].DB_MAX_OUTPUT_PORT_TYPE
row9[2] <= regs[5][2].DB_MAX_OUTPUT_PORT_TYPE
row9[3] <= regs[5][3].DB_MAX_OUTPUT_PORT_TYPE
row9[4] <= regs[5][4].DB_MAX_OUTPUT_PORT_TYPE
row9[5] <= regs[5][5].DB_MAX_OUTPUT_PORT_TYPE
row9[6] <= regs[5][6].DB_MAX_OUTPUT_PORT_TYPE
row9[7] <= regs[5][7].DB_MAX_OUTPUT_PORT_TYPE
row9[8] <= regs[5][8].DB_MAX_OUTPUT_PORT_TYPE
row9[9] <= regs[5][9].DB_MAX_OUTPUT_PORT_TYPE
row9[10] <= regs[5][10].DB_MAX_OUTPUT_PORT_TYPE
row9[11] <= regs[5][11].DB_MAX_OUTPUT_PORT_TYPE
row9[12] <= regs[5][12].DB_MAX_OUTPUT_PORT_TYPE
row9[13] <= regs[5][13].DB_MAX_OUTPUT_PORT_TYPE
row9[14] <= regs[5][14].DB_MAX_OUTPUT_PORT_TYPE
row10[0] <= regs[5][15].DB_MAX_OUTPUT_PORT_TYPE
row10[1] <= regs[5][16].DB_MAX_OUTPUT_PORT_TYPE
row10[2] <= regs[5][17].DB_MAX_OUTPUT_PORT_TYPE
row10[3] <= regs[5][18].DB_MAX_OUTPUT_PORT_TYPE
row10[4] <= regs[5][19].DB_MAX_OUTPUT_PORT_TYPE
row10[5] <= regs[5][20].DB_MAX_OUTPUT_PORT_TYPE
row10[6] <= regs[5][21].DB_MAX_OUTPUT_PORT_TYPE
row10[7] <= regs[5][22].DB_MAX_OUTPUT_PORT_TYPE
row10[8] <= regs[5][23].DB_MAX_OUTPUT_PORT_TYPE
row10[9] <= regs[5][24].DB_MAX_OUTPUT_PORT_TYPE
row10[10] <= regs[5][25].DB_MAX_OUTPUT_PORT_TYPE
row10[11] <= regs[5][26].DB_MAX_OUTPUT_PORT_TYPE
row10[12] <= regs[5][27].DB_MAX_OUTPUT_PORT_TYPE
row10[13] <= regs[5][28].DB_MAX_OUTPUT_PORT_TYPE
row10[14] <= regs[5][29].DB_MAX_OUTPUT_PORT_TYPE
row11[0] <= regs[6][0].DB_MAX_OUTPUT_PORT_TYPE
row11[1] <= regs[6][1].DB_MAX_OUTPUT_PORT_TYPE
row11[2] <= regs[6][2].DB_MAX_OUTPUT_PORT_TYPE
row11[3] <= regs[6][3].DB_MAX_OUTPUT_PORT_TYPE
row11[4] <= regs[6][4].DB_MAX_OUTPUT_PORT_TYPE
row11[5] <= regs[6][5].DB_MAX_OUTPUT_PORT_TYPE
row11[6] <= regs[6][6].DB_MAX_OUTPUT_PORT_TYPE
row11[7] <= regs[6][7].DB_MAX_OUTPUT_PORT_TYPE
row11[8] <= regs[6][8].DB_MAX_OUTPUT_PORT_TYPE
row11[9] <= regs[6][9].DB_MAX_OUTPUT_PORT_TYPE
row11[10] <= regs[6][10].DB_MAX_OUTPUT_PORT_TYPE
row11[11] <= regs[6][11].DB_MAX_OUTPUT_PORT_TYPE
row11[12] <= regs[6][12].DB_MAX_OUTPUT_PORT_TYPE
row11[13] <= regs[6][13].DB_MAX_OUTPUT_PORT_TYPE
row11[14] <= regs[6][14].DB_MAX_OUTPUT_PORT_TYPE
row12[0] <= regs[6][15].DB_MAX_OUTPUT_PORT_TYPE
row12[1] <= regs[6][16].DB_MAX_OUTPUT_PORT_TYPE
row12[2] <= regs[6][17].DB_MAX_OUTPUT_PORT_TYPE
row12[3] <= regs[6][18].DB_MAX_OUTPUT_PORT_TYPE
row12[4] <= regs[6][19].DB_MAX_OUTPUT_PORT_TYPE
row12[5] <= regs[6][20].DB_MAX_OUTPUT_PORT_TYPE
row12[6] <= regs[6][21].DB_MAX_OUTPUT_PORT_TYPE
row12[7] <= regs[6][22].DB_MAX_OUTPUT_PORT_TYPE
row12[8] <= regs[6][23].DB_MAX_OUTPUT_PORT_TYPE
row12[9] <= regs[6][24].DB_MAX_OUTPUT_PORT_TYPE
row12[10] <= regs[6][25].DB_MAX_OUTPUT_PORT_TYPE
row12[11] <= regs[6][26].DB_MAX_OUTPUT_PORT_TYPE
row12[12] <= regs[6][27].DB_MAX_OUTPUT_PORT_TYPE
row12[13] <= regs[6][28].DB_MAX_OUTPUT_PORT_TYPE
row12[14] <= regs[6][29].DB_MAX_OUTPUT_PORT_TYPE
row13[0] <= regs[7][0].DB_MAX_OUTPUT_PORT_TYPE
row13[1] <= regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
row13[2] <= regs[7][2].DB_MAX_OUTPUT_PORT_TYPE
row13[3] <= regs[7][3].DB_MAX_OUTPUT_PORT_TYPE
row13[4] <= regs[7][4].DB_MAX_OUTPUT_PORT_TYPE
row13[5] <= regs[7][5].DB_MAX_OUTPUT_PORT_TYPE
row13[6] <= regs[7][6].DB_MAX_OUTPUT_PORT_TYPE
row13[7] <= regs[7][7].DB_MAX_OUTPUT_PORT_TYPE
row13[8] <= regs[7][8].DB_MAX_OUTPUT_PORT_TYPE
row13[9] <= regs[7][9].DB_MAX_OUTPUT_PORT_TYPE
row13[10] <= regs[7][10].DB_MAX_OUTPUT_PORT_TYPE
row13[11] <= regs[7][11].DB_MAX_OUTPUT_PORT_TYPE
row13[12] <= regs[7][12].DB_MAX_OUTPUT_PORT_TYPE
row13[13] <= regs[7][13].DB_MAX_OUTPUT_PORT_TYPE
row13[14] <= regs[7][14].DB_MAX_OUTPUT_PORT_TYPE
row14[0] <= regs[7][15].DB_MAX_OUTPUT_PORT_TYPE
row14[1] <= regs[7][16].DB_MAX_OUTPUT_PORT_TYPE
row14[2] <= regs[7][17].DB_MAX_OUTPUT_PORT_TYPE
row14[3] <= regs[7][18].DB_MAX_OUTPUT_PORT_TYPE
row14[4] <= regs[7][19].DB_MAX_OUTPUT_PORT_TYPE
row14[5] <= regs[7][20].DB_MAX_OUTPUT_PORT_TYPE
row14[6] <= regs[7][21].DB_MAX_OUTPUT_PORT_TYPE
row14[7] <= regs[7][22].DB_MAX_OUTPUT_PORT_TYPE
row14[8] <= regs[7][23].DB_MAX_OUTPUT_PORT_TYPE
row14[9] <= regs[7][24].DB_MAX_OUTPUT_PORT_TYPE
row14[10] <= regs[7][25].DB_MAX_OUTPUT_PORT_TYPE
row14[11] <= regs[7][26].DB_MAX_OUTPUT_PORT_TYPE
row14[12] <= regs[7][27].DB_MAX_OUTPUT_PORT_TYPE
row14[13] <= regs[7][28].DB_MAX_OUTPUT_PORT_TYPE
row14[14] <= regs[7][29].DB_MAX_OUTPUT_PORT_TYPE
row15[0] <= regs[8][0].DB_MAX_OUTPUT_PORT_TYPE
row15[1] <= regs[8][1].DB_MAX_OUTPUT_PORT_TYPE
row15[2] <= regs[8][2].DB_MAX_OUTPUT_PORT_TYPE
row15[3] <= regs[8][3].DB_MAX_OUTPUT_PORT_TYPE
row15[4] <= regs[8][4].DB_MAX_OUTPUT_PORT_TYPE
row15[5] <= regs[8][5].DB_MAX_OUTPUT_PORT_TYPE
row15[6] <= regs[8][6].DB_MAX_OUTPUT_PORT_TYPE
row15[7] <= regs[8][7].DB_MAX_OUTPUT_PORT_TYPE
row15[8] <= regs[8][8].DB_MAX_OUTPUT_PORT_TYPE
row15[9] <= regs[8][9].DB_MAX_OUTPUT_PORT_TYPE
row15[10] <= regs[8][10].DB_MAX_OUTPUT_PORT_TYPE
row15[11] <= regs[8][11].DB_MAX_OUTPUT_PORT_TYPE
row15[12] <= regs[8][12].DB_MAX_OUTPUT_PORT_TYPE
row15[13] <= regs[8][13].DB_MAX_OUTPUT_PORT_TYPE
row15[14] <= regs[8][14].DB_MAX_OUTPUT_PORT_TYPE
row16[0] <= regs[8][15].DB_MAX_OUTPUT_PORT_TYPE
row16[1] <= regs[8][16].DB_MAX_OUTPUT_PORT_TYPE
row16[2] <= regs[8][17].DB_MAX_OUTPUT_PORT_TYPE
row16[3] <= regs[8][18].DB_MAX_OUTPUT_PORT_TYPE
row16[4] <= regs[8][19].DB_MAX_OUTPUT_PORT_TYPE
row16[5] <= regs[8][20].DB_MAX_OUTPUT_PORT_TYPE
row16[6] <= regs[8][21].DB_MAX_OUTPUT_PORT_TYPE
row16[7] <= regs[8][22].DB_MAX_OUTPUT_PORT_TYPE
row16[8] <= regs[8][23].DB_MAX_OUTPUT_PORT_TYPE
row16[9] <= regs[8][24].DB_MAX_OUTPUT_PORT_TYPE
row16[10] <= regs[8][25].DB_MAX_OUTPUT_PORT_TYPE
row16[11] <= regs[8][26].DB_MAX_OUTPUT_PORT_TYPE
row16[12] <= regs[8][27].DB_MAX_OUTPUT_PORT_TYPE
row16[13] <= regs[8][28].DB_MAX_OUTPUT_PORT_TYPE
row16[14] <= regs[8][29].DB_MAX_OUTPUT_PORT_TYPE
row17[0] <= regs[9][0].DB_MAX_OUTPUT_PORT_TYPE
row17[1] <= regs[9][1].DB_MAX_OUTPUT_PORT_TYPE
row17[2] <= regs[9][2].DB_MAX_OUTPUT_PORT_TYPE
row17[3] <= regs[9][3].DB_MAX_OUTPUT_PORT_TYPE
row17[4] <= regs[9][4].DB_MAX_OUTPUT_PORT_TYPE
row17[5] <= regs[9][5].DB_MAX_OUTPUT_PORT_TYPE
row17[6] <= regs[9][6].DB_MAX_OUTPUT_PORT_TYPE
row17[7] <= regs[9][7].DB_MAX_OUTPUT_PORT_TYPE
row17[8] <= regs[9][8].DB_MAX_OUTPUT_PORT_TYPE
row17[9] <= regs[9][9].DB_MAX_OUTPUT_PORT_TYPE
row17[10] <= regs[9][10].DB_MAX_OUTPUT_PORT_TYPE
row17[11] <= regs[9][11].DB_MAX_OUTPUT_PORT_TYPE
row17[12] <= regs[9][12].DB_MAX_OUTPUT_PORT_TYPE
row17[13] <= regs[9][13].DB_MAX_OUTPUT_PORT_TYPE
row17[14] <= regs[9][14].DB_MAX_OUTPUT_PORT_TYPE
row18[0] <= regs[9][15].DB_MAX_OUTPUT_PORT_TYPE
row18[1] <= regs[9][16].DB_MAX_OUTPUT_PORT_TYPE
row18[2] <= regs[9][17].DB_MAX_OUTPUT_PORT_TYPE
row18[3] <= regs[9][18].DB_MAX_OUTPUT_PORT_TYPE
row18[4] <= regs[9][19].DB_MAX_OUTPUT_PORT_TYPE
row18[5] <= regs[9][20].DB_MAX_OUTPUT_PORT_TYPE
row18[6] <= regs[9][21].DB_MAX_OUTPUT_PORT_TYPE
row18[7] <= regs[9][22].DB_MAX_OUTPUT_PORT_TYPE
row18[8] <= regs[9][23].DB_MAX_OUTPUT_PORT_TYPE
row18[9] <= regs[9][24].DB_MAX_OUTPUT_PORT_TYPE
row18[10] <= regs[9][25].DB_MAX_OUTPUT_PORT_TYPE
row18[11] <= regs[9][26].DB_MAX_OUTPUT_PORT_TYPE
row18[12] <= regs[9][27].DB_MAX_OUTPUT_PORT_TYPE
row18[13] <= regs[9][28].DB_MAX_OUTPUT_PORT_TYPE
row18[14] <= regs[9][29].DB_MAX_OUTPUT_PORT_TYPE
row19[0] <= regs[10][0].DB_MAX_OUTPUT_PORT_TYPE
row19[1] <= regs[10][1].DB_MAX_OUTPUT_PORT_TYPE
row19[2] <= regs[10][2].DB_MAX_OUTPUT_PORT_TYPE
row19[3] <= regs[10][3].DB_MAX_OUTPUT_PORT_TYPE
row19[4] <= regs[10][4].DB_MAX_OUTPUT_PORT_TYPE
row19[5] <= regs[10][5].DB_MAX_OUTPUT_PORT_TYPE
row19[6] <= regs[10][6].DB_MAX_OUTPUT_PORT_TYPE
row19[7] <= regs[10][7].DB_MAX_OUTPUT_PORT_TYPE
row19[8] <= regs[10][8].DB_MAX_OUTPUT_PORT_TYPE
row19[9] <= regs[10][9].DB_MAX_OUTPUT_PORT_TYPE
row19[10] <= regs[10][10].DB_MAX_OUTPUT_PORT_TYPE
row19[11] <= regs[10][11].DB_MAX_OUTPUT_PORT_TYPE
row19[12] <= regs[10][12].DB_MAX_OUTPUT_PORT_TYPE
row19[13] <= regs[10][13].DB_MAX_OUTPUT_PORT_TYPE
row19[14] <= regs[10][14].DB_MAX_OUTPUT_PORT_TYPE
row20[0] <= regs[10][15].DB_MAX_OUTPUT_PORT_TYPE
row20[1] <= regs[10][16].DB_MAX_OUTPUT_PORT_TYPE
row20[2] <= regs[10][17].DB_MAX_OUTPUT_PORT_TYPE
row20[3] <= regs[10][18].DB_MAX_OUTPUT_PORT_TYPE
row20[4] <= regs[10][19].DB_MAX_OUTPUT_PORT_TYPE
row20[5] <= regs[10][20].DB_MAX_OUTPUT_PORT_TYPE
row20[6] <= regs[10][21].DB_MAX_OUTPUT_PORT_TYPE
row20[7] <= regs[10][22].DB_MAX_OUTPUT_PORT_TYPE
row20[8] <= regs[10][23].DB_MAX_OUTPUT_PORT_TYPE
row20[9] <= regs[10][24].DB_MAX_OUTPUT_PORT_TYPE
row20[10] <= regs[10][25].DB_MAX_OUTPUT_PORT_TYPE
row20[11] <= regs[10][26].DB_MAX_OUTPUT_PORT_TYPE
row20[12] <= regs[10][27].DB_MAX_OUTPUT_PORT_TYPE
row20[13] <= regs[10][28].DB_MAX_OUTPUT_PORT_TYPE
row20[14] <= regs[10][29].DB_MAX_OUTPUT_PORT_TYPE
score[0] <= regs[17][0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= regs[17][1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= regs[17][2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= regs[17][3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= regs[17][4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= regs[17][5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= regs[17][6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= regs[17][7].DB_MAX_OUTPUT_PORT_TYPE
score[8] <= regs[17][8].DB_MAX_OUTPUT_PORT_TYPE
score[9] <= regs[17][9].DB_MAX_OUTPUT_PORT_TYPE
score[10] <= regs[17][10].DB_MAX_OUTPUT_PORT_TYPE
score[11] <= regs[17][11].DB_MAX_OUTPUT_PORT_TYPE
score[12] <= regs[17][12].DB_MAX_OUTPUT_PORT_TYPE
score[13] <= regs[17][13].DB_MAX_OUTPUT_PORT_TYPE
score[14] <= regs[17][14].DB_MAX_OUTPUT_PORT_TYPE
score[15] <= regs[17][15].DB_MAX_OUTPUT_PORT_TYPE
score[16] <= regs[17][16].DB_MAX_OUTPUT_PORT_TYPE
score[17] <= regs[17][17].DB_MAX_OUTPUT_PORT_TYPE
score[18] <= regs[17][18].DB_MAX_OUTPUT_PORT_TYPE
score[19] <= regs[17][19].DB_MAX_OUTPUT_PORT_TYPE
score[20] <= regs[17][20].DB_MAX_OUTPUT_PORT_TYPE
score[21] <= regs[17][21].DB_MAX_OUTPUT_PORT_TYPE
score[22] <= regs[17][22].DB_MAX_OUTPUT_PORT_TYPE
score[23] <= regs[17][23].DB_MAX_OUTPUT_PORT_TYPE
score[24] <= regs[17][24].DB_MAX_OUTPUT_PORT_TYPE
score[25] <= regs[17][25].DB_MAX_OUTPUT_PORT_TYPE
score[26] <= regs[17][26].DB_MAX_OUTPUT_PORT_TYPE
score[27] <= regs[17][27].DB_MAX_OUTPUT_PORT_TYPE
score[28] <= regs[17][28].DB_MAX_OUTPUT_PORT_TYPE
score[29] <= regs[17][29].DB_MAX_OUTPUT_PORT_TYPE
score[30] <= regs[17][30].DB_MAX_OUTPUT_PORT_TYPE
score[31] <= regs[17][31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:execute01
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02
A[0] => R_and[0].IN0
A[0] => R_or[0].IN0
A[0] => isEqual.IN0
A[0] => adder_cs:adder_inst.A[0]
A[0] => shifter:shifter_inst.A[0]
A[1] => R_and[1].IN0
A[1] => R_or[1].IN0
A[1] => isEqual.IN0
A[1] => adder_cs:adder_inst.A[1]
A[1] => shifter:shifter_inst.A[1]
A[2] => R_and[2].IN0
A[2] => R_or[2].IN0
A[2] => isEqual.IN0
A[2] => adder_cs:adder_inst.A[2]
A[2] => shifter:shifter_inst.A[2]
A[3] => R_and[3].IN0
A[3] => R_or[3].IN0
A[3] => isEqual.IN0
A[3] => adder_cs:adder_inst.A[3]
A[3] => shifter:shifter_inst.A[3]
A[4] => R_and[4].IN0
A[4] => R_or[4].IN0
A[4] => isEqual.IN0
A[4] => adder_cs:adder_inst.A[4]
A[4] => shifter:shifter_inst.A[4]
A[5] => R_and[5].IN0
A[5] => R_or[5].IN0
A[5] => isEqual.IN0
A[5] => adder_cs:adder_inst.A[5]
A[5] => shifter:shifter_inst.A[5]
A[6] => R_and[6].IN0
A[6] => R_or[6].IN0
A[6] => isEqual.IN0
A[6] => adder_cs:adder_inst.A[6]
A[6] => shifter:shifter_inst.A[6]
A[7] => R_and[7].IN0
A[7] => R_or[7].IN0
A[7] => isEqual.IN0
A[7] => adder_cs:adder_inst.A[7]
A[7] => shifter:shifter_inst.A[7]
A[8] => R_and[8].IN0
A[8] => R_or[8].IN0
A[8] => isEqual.IN0
A[8] => adder_cs:adder_inst.A[8]
A[8] => shifter:shifter_inst.A[8]
A[9] => R_and[9].IN0
A[9] => R_or[9].IN0
A[9] => isEqual.IN0
A[9] => adder_cs:adder_inst.A[9]
A[9] => shifter:shifter_inst.A[9]
A[10] => R_and[10].IN0
A[10] => R_or[10].IN0
A[10] => isEqual.IN0
A[10] => adder_cs:adder_inst.A[10]
A[10] => shifter:shifter_inst.A[10]
A[11] => R_and[11].IN0
A[11] => R_or[11].IN0
A[11] => isEqual.IN0
A[11] => adder_cs:adder_inst.A[11]
A[11] => shifter:shifter_inst.A[11]
A[12] => R_and[12].IN0
A[12] => R_or[12].IN0
A[12] => isEqual.IN0
A[12] => adder_cs:adder_inst.A[12]
A[12] => shifter:shifter_inst.A[12]
A[13] => R_and[13].IN0
A[13] => R_or[13].IN0
A[13] => isEqual.IN0
A[13] => adder_cs:adder_inst.A[13]
A[13] => shifter:shifter_inst.A[13]
A[14] => R_and[14].IN0
A[14] => R_or[14].IN0
A[14] => isEqual.IN0
A[14] => adder_cs:adder_inst.A[14]
A[14] => shifter:shifter_inst.A[14]
A[15] => R_and[15].IN0
A[15] => R_or[15].IN0
A[15] => isEqual.IN0
A[15] => adder_cs:adder_inst.A[15]
A[15] => shifter:shifter_inst.A[15]
A[16] => R_and[16].IN0
A[16] => R_or[16].IN0
A[16] => isEqual.IN0
A[16] => adder_cs:adder_inst.A[16]
A[16] => shifter:shifter_inst.A[16]
A[17] => R_and[17].IN0
A[17] => R_or[17].IN0
A[17] => isEqual.IN0
A[17] => adder_cs:adder_inst.A[17]
A[17] => shifter:shifter_inst.A[17]
A[18] => R_and[18].IN0
A[18] => R_or[18].IN0
A[18] => isEqual.IN0
A[18] => adder_cs:adder_inst.A[18]
A[18] => shifter:shifter_inst.A[18]
A[19] => R_and[19].IN0
A[19] => R_or[19].IN0
A[19] => isEqual.IN0
A[19] => adder_cs:adder_inst.A[19]
A[19] => shifter:shifter_inst.A[19]
A[20] => R_and[20].IN0
A[20] => R_or[20].IN0
A[20] => isEqual.IN0
A[20] => adder_cs:adder_inst.A[20]
A[20] => shifter:shifter_inst.A[20]
A[21] => R_and[21].IN0
A[21] => R_or[21].IN0
A[21] => isEqual.IN0
A[21] => adder_cs:adder_inst.A[21]
A[21] => shifter:shifter_inst.A[21]
A[22] => R_and[22].IN0
A[22] => R_or[22].IN0
A[22] => isEqual.IN0
A[22] => adder_cs:adder_inst.A[22]
A[22] => shifter:shifter_inst.A[22]
A[23] => R_and[23].IN0
A[23] => R_or[23].IN0
A[23] => isEqual.IN0
A[23] => adder_cs:adder_inst.A[23]
A[23] => shifter:shifter_inst.A[23]
A[24] => R_and[24].IN0
A[24] => R_or[24].IN0
A[24] => isEqual.IN0
A[24] => adder_cs:adder_inst.A[24]
A[24] => shifter:shifter_inst.A[24]
A[25] => R_and[25].IN0
A[25] => R_or[25].IN0
A[25] => isEqual.IN0
A[25] => adder_cs:adder_inst.A[25]
A[25] => shifter:shifter_inst.A[25]
A[26] => R_and[26].IN0
A[26] => R_or[26].IN0
A[26] => isEqual.IN0
A[26] => adder_cs:adder_inst.A[26]
A[26] => shifter:shifter_inst.A[26]
A[27] => R_and[27].IN0
A[27] => R_or[27].IN0
A[27] => isEqual.IN0
A[27] => adder_cs:adder_inst.A[27]
A[27] => shifter:shifter_inst.A[27]
A[28] => R_and[28].IN0
A[28] => R_or[28].IN0
A[28] => isEqual.IN0
A[28] => adder_cs:adder_inst.A[28]
A[28] => shifter:shifter_inst.A[28]
A[29] => R_and[29].IN0
A[29] => R_or[29].IN0
A[29] => isEqual.IN0
A[29] => adder_cs:adder_inst.A[29]
A[29] => shifter:shifter_inst.A[29]
A[30] => R_and[30].IN0
A[30] => R_or[30].IN0
A[30] => isEqual.IN0
A[30] => adder_cs:adder_inst.A[30]
A[30] => shifter:shifter_inst.A[30]
A[31] => R_and[31].IN0
A[31] => R_or[31].IN0
A[31] => isEqual.IN0
A[31] => adder_cs:adder_inst.A[31]
A[31] => shifter:shifter_inst.A[31]
B[0] => B_prime[0].IN0
B[0] => R_and[0].IN1
B[0] => R_or[0].IN1
B[0] => isEqual.IN1
B[0] => shifter:shifter_inst.shamt[0]
B[1] => B_prime[1].IN0
B[1] => R_and[1].IN1
B[1] => R_or[1].IN1
B[1] => isEqual.IN1
B[1] => shifter:shifter_inst.shamt[1]
B[2] => B_prime[2].IN0
B[2] => R_and[2].IN1
B[2] => R_or[2].IN1
B[2] => isEqual.IN1
B[2] => shifter:shifter_inst.shamt[2]
B[3] => B_prime[3].IN0
B[3] => R_and[3].IN1
B[3] => R_or[3].IN1
B[3] => isEqual.IN1
B[3] => shifter:shifter_inst.shamt[3]
B[4] => B_prime[4].IN0
B[4] => R_and[4].IN1
B[4] => R_or[4].IN1
B[4] => isEqual.IN1
B[4] => shifter:shifter_inst.shamt[4]
B[5] => B_prime[5].IN0
B[5] => R_and[5].IN1
B[5] => R_or[5].IN1
B[5] => isEqual.IN1
B[6] => B_prime[6].IN0
B[6] => R_and[6].IN1
B[6] => R_or[6].IN1
B[6] => isEqual.IN1
B[7] => B_prime[7].IN0
B[7] => R_and[7].IN1
B[7] => R_or[7].IN1
B[7] => isEqual.IN1
B[8] => B_prime[8].IN0
B[8] => R_and[8].IN1
B[8] => R_or[8].IN1
B[8] => isEqual.IN1
B[9] => B_prime[9].IN0
B[9] => R_and[9].IN1
B[9] => R_or[9].IN1
B[9] => isEqual.IN1
B[10] => B_prime[10].IN0
B[10] => R_and[10].IN1
B[10] => R_or[10].IN1
B[10] => isEqual.IN1
B[11] => B_prime[11].IN0
B[11] => R_and[11].IN1
B[11] => R_or[11].IN1
B[11] => isEqual.IN1
B[12] => B_prime[12].IN0
B[12] => R_and[12].IN1
B[12] => R_or[12].IN1
B[12] => isEqual.IN1
B[13] => B_prime[13].IN0
B[13] => R_and[13].IN1
B[13] => R_or[13].IN1
B[13] => isEqual.IN1
B[14] => B_prime[14].IN0
B[14] => R_and[14].IN1
B[14] => R_or[14].IN1
B[14] => isEqual.IN1
B[15] => B_prime[15].IN0
B[15] => R_and[15].IN1
B[15] => R_or[15].IN1
B[15] => isEqual.IN1
B[16] => B_prime[16].IN0
B[16] => R_and[16].IN1
B[16] => R_or[16].IN1
B[16] => isEqual.IN1
B[17] => B_prime[17].IN0
B[17] => R_and[17].IN1
B[17] => R_or[17].IN1
B[17] => isEqual.IN1
B[18] => B_prime[18].IN0
B[18] => R_and[18].IN1
B[18] => R_or[18].IN1
B[18] => isEqual.IN1
B[19] => B_prime[19].IN0
B[19] => R_and[19].IN1
B[19] => R_or[19].IN1
B[19] => isEqual.IN1
B[20] => B_prime[20].IN0
B[20] => R_and[20].IN1
B[20] => R_or[20].IN1
B[20] => isEqual.IN1
B[21] => B_prime[21].IN0
B[21] => R_and[21].IN1
B[21] => R_or[21].IN1
B[21] => isEqual.IN1
B[22] => B_prime[22].IN0
B[22] => R_and[22].IN1
B[22] => R_or[22].IN1
B[22] => isEqual.IN1
B[23] => B_prime[23].IN0
B[23] => R_and[23].IN1
B[23] => R_or[23].IN1
B[23] => isEqual.IN1
B[24] => B_prime[24].IN0
B[24] => R_and[24].IN1
B[24] => R_or[24].IN1
B[24] => isEqual.IN1
B[25] => B_prime[25].IN0
B[25] => R_and[25].IN1
B[25] => R_or[25].IN1
B[25] => isEqual.IN1
B[26] => B_prime[26].IN0
B[26] => R_and[26].IN1
B[26] => R_or[26].IN1
B[26] => isEqual.IN1
B[27] => B_prime[27].IN0
B[27] => R_and[27].IN1
B[27] => R_or[27].IN1
B[27] => isEqual.IN1
B[28] => B_prime[28].IN0
B[28] => R_and[28].IN1
B[28] => R_or[28].IN1
B[28] => isEqual.IN1
B[29] => B_prime[29].IN0
B[29] => R_and[29].IN1
B[29] => R_or[29].IN1
B[29] => isEqual.IN1
B[30] => B_prime[30].IN0
B[30] => R_and[30].IN1
B[30] => R_or[30].IN1
B[30] => isEqual.IN1
B[31] => B_prime[31].IN0
B[31] => R_and[31].IN1
B[31] => R_or[31].IN1
B[31] => isEqual.IN1
op[0] => B_prime[0].IN1
op[0] => B_prime[1].IN1
op[0] => B_prime[2].IN1
op[0] => B_prime[3].IN1
op[0] => B_prime[4].IN1
op[0] => B_prime[5].IN1
op[0] => B_prime[6].IN1
op[0] => B_prime[7].IN1
op[0] => B_prime[8].IN1
op[0] => B_prime[9].IN1
op[0] => B_prime[10].IN1
op[0] => B_prime[11].IN1
op[0] => B_prime[12].IN1
op[0] => B_prime[13].IN1
op[0] => B_prime[14].IN1
op[0] => B_prime[15].IN1
op[0] => B_prime[16].IN1
op[0] => B_prime[17].IN1
op[0] => B_prime[18].IN1
op[0] => B_prime[19].IN1
op[0] => B_prime[20].IN1
op[0] => B_prime[21].IN1
op[0] => B_prime[22].IN1
op[0] => B_prime[23].IN1
op[0] => B_prime[24].IN1
op[0] => B_prime[25].IN1
op[0] => B_prime[26].IN1
op[0] => B_prime[27].IN1
op[0] => B_prime[28].IN1
op[0] => B_prime[29].IN1
op[0] => B_prime[30].IN1
op[0] => B_prime[31].IN1
op[0] => adder_cs:adder_inst.cin
op[0] => shifter:shifter_inst.shiftright
op[0] => Equal0.IN2
op[0] => Equal1.IN1
op[0] => Equal2.IN2
op[0] => Equal3.IN1
op[0] => Equal4.IN2
op[0] => Equal5.IN2
op[1] => Equal0.IN0
op[1] => Equal1.IN0
op[1] => Equal2.IN1
op[1] => Equal3.IN2
op[1] => Equal4.IN1
op[1] => Equal5.IN1
op[2] => Equal0.IN1
op[2] => Equal1.IN2
op[2] => Equal2.IN0
op[2] => Equal3.IN0
op[2] => Equal4.IN0
op[2] => Equal5.IN0
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= R.DB_MAX_OUTPUT_PORT_TYPE
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= isLessThan.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst
A[0] => adder_rc:lower.A[0]
A[1] => adder_rc:lower.A[1]
A[2] => adder_rc:lower.A[2]
A[3] => adder_rc:lower.A[3]
A[4] => adder_rc:lower.A[4]
A[5] => adder_rc:lower.A[5]
A[6] => adder_rc:lower.A[6]
A[7] => adder_rc:lower.A[7]
A[8] => adder_rc:lower.A[8]
A[9] => adder_rc:lower.A[9]
A[10] => adder_rc:lower.A[10]
A[11] => adder_rc:lower.A[11]
A[12] => adder_rc:lower.A[12]
A[13] => adder_rc:lower.A[13]
A[14] => adder_rc:lower.A[14]
A[15] => adder_rc:lower.A[15]
A[16] => adder_rc:upper0.A[0]
A[16] => adder_rc:upper1.A[0]
A[17] => adder_rc:upper0.A[1]
A[17] => adder_rc:upper1.A[1]
A[18] => adder_rc:upper0.A[2]
A[18] => adder_rc:upper1.A[2]
A[19] => adder_rc:upper0.A[3]
A[19] => adder_rc:upper1.A[3]
A[20] => adder_rc:upper0.A[4]
A[20] => adder_rc:upper1.A[4]
A[21] => adder_rc:upper0.A[5]
A[21] => adder_rc:upper1.A[5]
A[22] => adder_rc:upper0.A[6]
A[22] => adder_rc:upper1.A[6]
A[23] => adder_rc:upper0.A[7]
A[23] => adder_rc:upper1.A[7]
A[24] => adder_rc:upper0.A[8]
A[24] => adder_rc:upper1.A[8]
A[25] => adder_rc:upper0.A[9]
A[25] => adder_rc:upper1.A[9]
A[26] => adder_rc:upper0.A[10]
A[26] => adder_rc:upper1.A[10]
A[27] => adder_rc:upper0.A[11]
A[27] => adder_rc:upper1.A[11]
A[28] => adder_rc:upper0.A[12]
A[28] => adder_rc:upper1.A[12]
A[29] => adder_rc:upper0.A[13]
A[29] => adder_rc:upper1.A[13]
A[30] => adder_rc:upper0.A[14]
A[30] => adder_rc:upper1.A[14]
A[31] => adder_rc:upper0.A[15]
A[31] => adder_rc:upper1.A[15]
B[0] => adder_rc:lower.B[0]
B[1] => adder_rc:lower.B[1]
B[2] => adder_rc:lower.B[2]
B[3] => adder_rc:lower.B[3]
B[4] => adder_rc:lower.B[4]
B[5] => adder_rc:lower.B[5]
B[6] => adder_rc:lower.B[6]
B[7] => adder_rc:lower.B[7]
B[8] => adder_rc:lower.B[8]
B[9] => adder_rc:lower.B[9]
B[10] => adder_rc:lower.B[10]
B[11] => adder_rc:lower.B[11]
B[12] => adder_rc:lower.B[12]
B[13] => adder_rc:lower.B[13]
B[14] => adder_rc:lower.B[14]
B[15] => adder_rc:lower.B[15]
B[16] => adder_rc:upper0.B[0]
B[16] => adder_rc:upper1.B[0]
B[17] => adder_rc:upper0.B[1]
B[17] => adder_rc:upper1.B[1]
B[18] => adder_rc:upper0.B[2]
B[18] => adder_rc:upper1.B[2]
B[19] => adder_rc:upper0.B[3]
B[19] => adder_rc:upper1.B[3]
B[20] => adder_rc:upper0.B[4]
B[20] => adder_rc:upper1.B[4]
B[21] => adder_rc:upper0.B[5]
B[21] => adder_rc:upper1.B[5]
B[22] => adder_rc:upper0.B[6]
B[22] => adder_rc:upper1.B[6]
B[23] => adder_rc:upper0.B[7]
B[23] => adder_rc:upper1.B[7]
B[24] => adder_rc:upper0.B[8]
B[24] => adder_rc:upper1.B[8]
B[25] => adder_rc:upper0.B[9]
B[25] => adder_rc:upper1.B[9]
B[26] => adder_rc:upper0.B[10]
B[26] => adder_rc:upper1.B[10]
B[27] => adder_rc:upper0.B[11]
B[27] => adder_rc:upper1.B[11]
B[28] => adder_rc:upper0.B[12]
B[28] => adder_rc:upper1.B[12]
B[29] => adder_rc:upper0.B[13]
B[29] => adder_rc:upper1.B[13]
B[30] => adder_rc:upper0.B[14]
B[30] => adder_rc:upper1.B[14]
B[31] => adder_rc:upper0.B[15]
B[31] => adder_rc:upper1.B[15]
cin => adder_rc:lower.cin
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= adder_rc:lower.sum[0]
sum[1] <= adder_rc:lower.sum[1]
sum[2] <= adder_rc:lower.sum[2]
sum[3] <= adder_rc:lower.sum[3]
sum[4] <= adder_rc:lower.sum[4]
sum[5] <= adder_rc:lower.sum[5]
sum[6] <= adder_rc:lower.sum[6]
sum[7] <= adder_rc:lower.sum[7]
sum[8] <= adder_rc:lower.sum[8]
sum[9] <= adder_rc:lower.sum[9]
sum[10] <= adder_rc:lower.sum[10]
sum[11] <= adder_rc:lower.sum[11]
sum[12] <= adder_rc:lower.sum[12]
sum[13] <= adder_rc:lower.sum[13]
sum[14] <= adder_rc:lower.sum[14]
sum[15] <= adder_rc:lower.sum[15]
sum[16] <= mux:upper.F[0]
sum[17] <= mux:upper.F[1]
sum[18] <= mux:upper.F[2]
sum[19] <= mux:upper.F[3]
sum[20] <= mux:upper.F[4]
sum[21] <= mux:upper.F[5]
sum[22] <= mux:upper.F[6]
sum[23] <= mux:upper.F[7]
sum[24] <= mux:upper.F[8]
sum[25] <= mux:upper.F[9]
sum[26] <= mux:upper.F[10]
sum[27] <= mux:upper.F[11]
sum[28] <= mux:upper.F[12]
sum[29] <= mux:upper.F[13]
sum[30] <= mux:upper.F[14]
sum[31] <= mux:upper.F[15]
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst
A[0] => mux:LxxxxN.A[0]
A[0] => mux:LxxxxN.B[1]
A[0] => mux:RxxxxN.A[0]
A[1] => mux:LxxxxN.A[1]
A[1] => mux:LxxxxN.B[2]
A[1] => mux:RxxxxN.A[1]
A[1] => mux:RxxxxN.B[0]
A[2] => mux:LxxxxN.A[2]
A[2] => mux:LxxxxN.B[3]
A[2] => mux:RxxxxN.A[2]
A[2] => mux:RxxxxN.B[1]
A[3] => mux:LxxxxN.A[3]
A[3] => mux:LxxxxN.B[4]
A[3] => mux:RxxxxN.A[3]
A[3] => mux:RxxxxN.B[2]
A[4] => mux:LxxxxN.A[4]
A[4] => mux:LxxxxN.B[5]
A[4] => mux:RxxxxN.A[4]
A[4] => mux:RxxxxN.B[3]
A[5] => mux:LxxxxN.A[5]
A[5] => mux:LxxxxN.B[6]
A[5] => mux:RxxxxN.A[5]
A[5] => mux:RxxxxN.B[4]
A[6] => mux:LxxxxN.A[6]
A[6] => mux:LxxxxN.B[7]
A[6] => mux:RxxxxN.A[6]
A[6] => mux:RxxxxN.B[5]
A[7] => mux:LxxxxN.A[7]
A[7] => mux:LxxxxN.B[8]
A[7] => mux:RxxxxN.A[7]
A[7] => mux:RxxxxN.B[6]
A[8] => mux:LxxxxN.A[8]
A[8] => mux:LxxxxN.B[9]
A[8] => mux:RxxxxN.A[8]
A[8] => mux:RxxxxN.B[7]
A[9] => mux:LxxxxN.A[9]
A[9] => mux:LxxxxN.B[10]
A[9] => mux:RxxxxN.A[9]
A[9] => mux:RxxxxN.B[8]
A[10] => mux:LxxxxN.A[10]
A[10] => mux:LxxxxN.B[11]
A[10] => mux:RxxxxN.A[10]
A[10] => mux:RxxxxN.B[9]
A[11] => mux:LxxxxN.A[11]
A[11] => mux:LxxxxN.B[12]
A[11] => mux:RxxxxN.A[11]
A[11] => mux:RxxxxN.B[10]
A[12] => mux:LxxxxN.A[12]
A[12] => mux:LxxxxN.B[13]
A[12] => mux:RxxxxN.A[12]
A[12] => mux:RxxxxN.B[11]
A[13] => mux:LxxxxN.A[13]
A[13] => mux:LxxxxN.B[14]
A[13] => mux:RxxxxN.A[13]
A[13] => mux:RxxxxN.B[12]
A[14] => mux:LxxxxN.A[14]
A[14] => mux:LxxxxN.B[15]
A[14] => mux:RxxxxN.A[14]
A[14] => mux:RxxxxN.B[13]
A[15] => mux:LxxxxN.A[15]
A[15] => mux:LxxxxN.B[16]
A[15] => mux:RxxxxN.A[15]
A[15] => mux:RxxxxN.B[14]
A[16] => mux:LxxxxN.A[16]
A[16] => mux:LxxxxN.B[17]
A[16] => mux:RxxxxN.A[16]
A[16] => mux:RxxxxN.B[15]
A[17] => mux:LxxxxN.A[17]
A[17] => mux:LxxxxN.B[18]
A[17] => mux:RxxxxN.A[17]
A[17] => mux:RxxxxN.B[16]
A[18] => mux:LxxxxN.A[18]
A[18] => mux:LxxxxN.B[19]
A[18] => mux:RxxxxN.A[18]
A[18] => mux:RxxxxN.B[17]
A[19] => mux:LxxxxN.A[19]
A[19] => mux:LxxxxN.B[20]
A[19] => mux:RxxxxN.A[19]
A[19] => mux:RxxxxN.B[18]
A[20] => mux:LxxxxN.A[20]
A[20] => mux:LxxxxN.B[21]
A[20] => mux:RxxxxN.A[20]
A[20] => mux:RxxxxN.B[19]
A[21] => mux:LxxxxN.A[21]
A[21] => mux:LxxxxN.B[22]
A[21] => mux:RxxxxN.A[21]
A[21] => mux:RxxxxN.B[20]
A[22] => mux:LxxxxN.A[22]
A[22] => mux:LxxxxN.B[23]
A[22] => mux:RxxxxN.A[22]
A[22] => mux:RxxxxN.B[21]
A[23] => mux:LxxxxN.A[23]
A[23] => mux:LxxxxN.B[24]
A[23] => mux:RxxxxN.A[23]
A[23] => mux:RxxxxN.B[22]
A[24] => mux:LxxxxN.A[24]
A[24] => mux:LxxxxN.B[25]
A[24] => mux:RxxxxN.A[24]
A[24] => mux:RxxxxN.B[23]
A[25] => mux:LxxxxN.A[25]
A[25] => mux:LxxxxN.B[26]
A[25] => mux:RxxxxN.A[25]
A[25] => mux:RxxxxN.B[24]
A[26] => mux:LxxxxN.A[26]
A[26] => mux:LxxxxN.B[27]
A[26] => mux:RxxxxN.A[26]
A[26] => mux:RxxxxN.B[25]
A[27] => mux:LxxxxN.A[27]
A[27] => mux:LxxxxN.B[28]
A[27] => mux:RxxxxN.A[27]
A[27] => mux:RxxxxN.B[26]
A[28] => mux:LxxxxN.A[28]
A[28] => mux:LxxxxN.B[29]
A[28] => mux:RxxxxN.A[28]
A[28] => mux:RxxxxN.B[27]
A[29] => mux:LxxxxN.A[29]
A[29] => mux:LxxxxN.B[30]
A[29] => mux:RxxxxN.A[29]
A[29] => mux:RxxxxN.B[28]
A[30] => mux:LxxxxN.A[30]
A[30] => mux:LxxxxN.B[31]
A[30] => mux:RxxxxN.A[30]
A[30] => mux:RxxxxN.B[29]
A[31] => mux:LxxxxN.A[31]
A[31] => mux:RxxxxN.A[31]
A[31] => mux:RxxxxN.B[30]
shiftright => mux:Dxxxxx.s
shamt[0] => mux:LxxxxN.s
shamt[0] => mux:RxxxxN.s
shamt[1] => mux:LxxxNx.s
shamt[1] => mux:RxxxNx.s
shamt[2] => mux:LxxNxx.s
shamt[2] => mux:RxxNxx.s
shamt[3] => mux:LxNxxx.s
shamt[3] => mux:RxNxxx.s
shamt[4] => mux:LNxxxx.s
shamt[4] => mux:RNxxxx.s
R[0] <= mux:Dxxxxx.F[0]
R[1] <= mux:Dxxxxx.F[1]
R[2] <= mux:Dxxxxx.F[2]
R[3] <= mux:Dxxxxx.F[3]
R[4] <= mux:Dxxxxx.F[4]
R[5] <= mux:Dxxxxx.F[5]
R[6] <= mux:Dxxxxx.F[6]
R[7] <= mux:Dxxxxx.F[7]
R[8] <= mux:Dxxxxx.F[8]
R[9] <= mux:Dxxxxx.F[9]
R[10] <= mux:Dxxxxx.F[10]
R[11] <= mux:Dxxxxx.F[11]
R[12] <= mux:Dxxxxx.F[12]
R[13] <= mux:Dxxxxx.F[13]
R[14] <= mux:Dxxxxx.F[14]
R[15] <= mux:Dxxxxx.F[15]
R[16] <= mux:Dxxxxx.F[16]
R[17] <= mux:Dxxxxx.F[17]
R[18] <= mux:Dxxxxx.F[18]
R[19] <= mux:Dxxxxx.F[19]
R[20] <= mux:Dxxxxx.F[20]
R[21] <= mux:Dxxxxx.F[21]
R[22] <= mux:Dxxxxx.F[22]
R[23] <= mux:Dxxxxx.F[23]
R[24] <= mux:Dxxxxx.F[24]
R[25] <= mux:Dxxxxx.F[25]
R[26] <= mux:Dxxxxx.F[26]
R[27] <= mux:Dxxxxx.F[27]
R[28] <= mux:Dxxxxx.F[28]
R[29] <= mux:Dxxxxx.F[29]
R[30] <= mux:Dxxxxx.F[30]
R[31] <= mux:Dxxxxx.F[31]


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:Dxxxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:execute04
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:execute06
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:execute07
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_rc:execute08
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:execute10
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:execute11
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dmem:memory1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component
wren_a => altsyncram_8vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_8vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_8vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_8vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_8vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_8vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_8vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_8vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_8vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_8vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_8vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_8vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_8vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_8vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_8vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_8vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_8vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_8vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_8vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_8vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_8vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_8vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_8vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_8vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_8vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_8vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_8vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_8vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_8vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_8vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_8vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_8vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_8vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_8vc1:auto_generated.address_a[2]
address_a[3] => altsyncram_8vc1:auto_generated.address_a[3]
address_a[4] => altsyncram_8vc1:auto_generated.address_a[4]
address_a[5] => altsyncram_8vc1:auto_generated.address_a[5]
address_a[6] => altsyncram_8vc1:auto_generated.address_a[6]
address_a[7] => altsyncram_8vc1:auto_generated.address_a[7]
address_a[8] => altsyncram_8vc1:auto_generated.address_a[8]
address_a[9] => altsyncram_8vc1:auto_generated.address_a[9]
address_a[10] => altsyncram_8vc1:auto_generated.address_a[10]
address_a[11] => altsyncram_8vc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8vc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8vc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8vc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8vc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8vc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8vc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8vc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8vc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8vc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8vc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8vc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8vc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8vc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8vc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8vc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8vc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8vc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8vc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8vc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8vc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8vc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8vc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8vc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8vc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8vc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8vc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8vc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8vc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8vc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8vc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8vc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8vc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|processor:myprocessor|mux:writeback1
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2
inclock => inclock.IN1
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => _.IN1
ps2_clock <> PS2_Controller:PS2.PS2_CLK
ps2_data <> PS2_Controller:PS2.PS2_DAT
ps2_key_data[0] <= PS2_Controller:PS2.received_data
ps2_key_data[1] <= PS2_Controller:PS2.received_data
ps2_key_data[2] <= PS2_Controller:PS2.received_data
ps2_key_data[3] <= PS2_Controller:PS2.received_data
ps2_key_data[4] <= PS2_Controller:PS2.received_data
ps2_key_data[5] <= PS2_Controller:PS2.received_data
ps2_key_data[6] <= PS2_Controller:PS2.received_data
ps2_key_data[7] <= PS2_Controller:PS2.received_data
ps2_key_pressed <= PS2_Controller:PS2.received_data_en
last_data_received[0] <= last_data_received[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[1] <= last_data_received[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[2] <= last_data_received[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[3] <= last_data_received[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[4] <= last_data_received[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[5] <= last_data_received[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[6] <= last_data_received[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[7] <= last_data_received[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|lcd:mylcd
clock => state2[0].CLK
clock => state2[1].CLK
clock => state2[2].CLK
clock => state2[3].CLK
clock => state2[4].CLK
clock => state2[5].CLK
clock => state2[6].CLK
clock => state2[7].CLK
clock => state2[8].CLK
clock => state2[9].CLK
clock => state2[10].CLK
clock => state2[11].CLK
clock => state2[12].CLK
clock => state2[13].CLK
clock => state2[14].CLK
clock => state2[15].CLK
clock => state2[16].CLK
clock => state2[17].CLK
clock => state2[18].CLK
clock => state2[19].CLK
clock => state2[20].CLK
clock => state2[21].CLK
clock => state2[22].CLK
clock => state2[23].CLK
clock => state2[24].CLK
clock => state2[25].CLK
clock => state2[26].CLK
clock => state2[27].CLK
clock => state2[28].CLK
clock => state2[29].CLK
clock => state2[30].CLK
clock => state2[31].CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => mstart.CLK
clock => prestart.CLK
clock => lcd_en.CLK
clock => cdone.CLK
clock => lcd_rs.CLK
clock => lcd_data[0].CLK
clock => lcd_data[1].CLK
clock => lcd_data[2].CLK
clock => lcd_data[3].CLK
clock => lcd_data[4].CLK
clock => lcd_data[5].CLK
clock => lcd_data[6].CLK
clock => lcd_data[7].CLK
clock => cstart.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => delay[17].CLK
clock => state1[0].CLK
clock => state1[1].CLK
clock => state1[2].CLK
clock => state1[3].CLK
clock => state1[4].CLK
clock => state1[5].CLK
clock => state1[6].CLK
clock => state1[7].CLK
clock => state1[8].CLK
clock => state1[9].CLK
clock => state1[10].CLK
clock => state1[11].CLK
clock => state1[12].CLK
clock => state1[13].CLK
clock => state1[14].CLK
clock => state1[15].CLK
clock => state1[16].CLK
clock => state1[17].CLK
clock => state1[18].CLK
clock => state1[19].CLK
clock => state1[20].CLK
clock => state1[21].CLK
clock => state1[22].CLK
clock => state1[23].CLK
clock => state1[24].CLK
clock => state1[25].CLK
clock => state1[26].CLK
clock => state1[27].CLK
clock => state1[28].CLK
clock => state1[29].CLK
clock => state1[30].CLK
clock => state1[31].CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => buf_changed_ack.CLK
clock => line2[15][0].CLK
clock => line2[15][1].CLK
clock => line2[15][2].CLK
clock => line2[15][3].CLK
clock => line2[15][4].CLK
clock => line2[15][5].CLK
clock => line2[15][6].CLK
clock => line2[15][7].CLK
clock => line2[14][0].CLK
clock => line2[14][1].CLK
clock => line2[14][2].CLK
clock => line2[14][3].CLK
clock => line2[14][4].CLK
clock => line2[14][5].CLK
clock => line2[14][6].CLK
clock => line2[14][7].CLK
clock => line2[13][0].CLK
clock => line2[13][1].CLK
clock => line2[13][2].CLK
clock => line2[13][3].CLK
clock => line2[13][4].CLK
clock => line2[13][5].CLK
clock => line2[13][6].CLK
clock => line2[13][7].CLK
clock => line2[12][0].CLK
clock => line2[12][1].CLK
clock => line2[12][2].CLK
clock => line2[12][3].CLK
clock => line2[12][4].CLK
clock => line2[12][5].CLK
clock => line2[12][6].CLK
clock => line2[12][7].CLK
clock => line2[11][0].CLK
clock => line2[11][1].CLK
clock => line2[11][2].CLK
clock => line2[11][3].CLK
clock => line2[11][4].CLK
clock => line2[11][5].CLK
clock => line2[11][6].CLK
clock => line2[11][7].CLK
clock => line2[10][0].CLK
clock => line2[10][1].CLK
clock => line2[10][2].CLK
clock => line2[10][3].CLK
clock => line2[10][4].CLK
clock => line2[10][5].CLK
clock => line2[10][6].CLK
clock => line2[10][7].CLK
clock => line2[9][0].CLK
clock => line2[9][1].CLK
clock => line2[9][2].CLK
clock => line2[9][3].CLK
clock => line2[9][4].CLK
clock => line2[9][5].CLK
clock => line2[9][6].CLK
clock => line2[9][7].CLK
clock => line2[8][0].CLK
clock => line2[8][1].CLK
clock => line2[8][2].CLK
clock => line2[8][3].CLK
clock => line2[8][4].CLK
clock => line2[8][5].CLK
clock => line2[8][6].CLK
clock => line2[8][7].CLK
clock => line2[7][0].CLK
clock => line2[7][1].CLK
clock => line2[7][2].CLK
clock => line2[7][3].CLK
clock => line2[7][4].CLK
clock => line2[7][5].CLK
clock => line2[7][6].CLK
clock => line2[7][7].CLK
clock => line2[6][0].CLK
clock => line2[6][1].CLK
clock => line2[6][2].CLK
clock => line2[6][3].CLK
clock => line2[6][4].CLK
clock => line2[6][5].CLK
clock => line2[6][6].CLK
clock => line2[6][7].CLK
clock => line2[5][0].CLK
clock => line2[5][1].CLK
clock => line2[5][2].CLK
clock => line2[5][3].CLK
clock => line2[5][4].CLK
clock => line2[5][5].CLK
clock => line2[5][6].CLK
clock => line2[5][7].CLK
clock => line2[4][0].CLK
clock => line2[4][1].CLK
clock => line2[4][2].CLK
clock => line2[4][3].CLK
clock => line2[4][4].CLK
clock => line2[4][5].CLK
clock => line2[4][6].CLK
clock => line2[4][7].CLK
clock => line2[3][0].CLK
clock => line2[3][1].CLK
clock => line2[3][2].CLK
clock => line2[3][3].CLK
clock => line2[3][4].CLK
clock => line2[3][5].CLK
clock => line2[3][6].CLK
clock => line2[3][7].CLK
clock => line2[2][0].CLK
clock => line2[2][1].CLK
clock => line2[2][2].CLK
clock => line2[2][3].CLK
clock => line2[2][4].CLK
clock => line2[2][5].CLK
clock => line2[2][6].CLK
clock => line2[2][7].CLK
clock => line2[1][0].CLK
clock => line2[1][1].CLK
clock => line2[1][2].CLK
clock => line2[1][3].CLK
clock => line2[1][4].CLK
clock => line2[1][5].CLK
clock => line2[1][6].CLK
clock => line2[1][7].CLK
clock => line2[0][0].CLK
clock => line2[0][1].CLK
clock => line2[0][2].CLK
clock => line2[0][3].CLK
clock => line2[0][4].CLK
clock => line2[0][5].CLK
clock => line2[0][6].CLK
clock => line2[0][7].CLK
clock => line1[15][0].CLK
clock => line1[15][1].CLK
clock => line1[15][2].CLK
clock => line1[15][3].CLK
clock => line1[15][4].CLK
clock => line1[15][5].CLK
clock => line1[15][6].CLK
clock => line1[15][7].CLK
clock => line1[14][0].CLK
clock => line1[14][1].CLK
clock => line1[14][2].CLK
clock => line1[14][3].CLK
clock => line1[14][4].CLK
clock => line1[14][5].CLK
clock => line1[14][6].CLK
clock => line1[14][7].CLK
clock => line1[13][0].CLK
clock => line1[13][1].CLK
clock => line1[13][2].CLK
clock => line1[13][3].CLK
clock => line1[13][4].CLK
clock => line1[13][5].CLK
clock => line1[13][6].CLK
clock => line1[13][7].CLK
clock => line1[12][0].CLK
clock => line1[12][1].CLK
clock => line1[12][2].CLK
clock => line1[12][3].CLK
clock => line1[12][4].CLK
clock => line1[12][5].CLK
clock => line1[12][6].CLK
clock => line1[12][7].CLK
clock => line1[11][0].CLK
clock => line1[11][1].CLK
clock => line1[11][2].CLK
clock => line1[11][3].CLK
clock => line1[11][4].CLK
clock => line1[11][5].CLK
clock => line1[11][6].CLK
clock => line1[11][7].CLK
clock => line1[10][0].CLK
clock => line1[10][1].CLK
clock => line1[10][2].CLK
clock => line1[10][3].CLK
clock => line1[10][4].CLK
clock => line1[10][5].CLK
clock => line1[10][6].CLK
clock => line1[10][7].CLK
clock => line1[9][0].CLK
clock => line1[9][1].CLK
clock => line1[9][2].CLK
clock => line1[9][3].CLK
clock => line1[9][4].CLK
clock => line1[9][5].CLK
clock => line1[9][6].CLK
clock => line1[9][7].CLK
clock => line1[8][0].CLK
clock => line1[8][1].CLK
clock => line1[8][2].CLK
clock => line1[8][3].CLK
clock => line1[8][4].CLK
clock => line1[8][5].CLK
clock => line1[8][6].CLK
clock => line1[8][7].CLK
clock => line1[7][0].CLK
clock => line1[7][1].CLK
clock => line1[7][2].CLK
clock => line1[7][3].CLK
clock => line1[7][4].CLK
clock => line1[7][5].CLK
clock => line1[7][6].CLK
clock => line1[7][7].CLK
clock => line1[6][0].CLK
clock => line1[6][1].CLK
clock => line1[6][2].CLK
clock => line1[6][3].CLK
clock => line1[6][4].CLK
clock => line1[6][5].CLK
clock => line1[6][6].CLK
clock => line1[6][7].CLK
clock => line1[5][0].CLK
clock => line1[5][1].CLK
clock => line1[5][2].CLK
clock => line1[5][3].CLK
clock => line1[5][4].CLK
clock => line1[5][5].CLK
clock => line1[5][6].CLK
clock => line1[5][7].CLK
clock => line1[4][0].CLK
clock => line1[4][1].CLK
clock => line1[4][2].CLK
clock => line1[4][3].CLK
clock => line1[4][4].CLK
clock => line1[4][5].CLK
clock => line1[4][6].CLK
clock => line1[4][7].CLK
clock => line1[3][0].CLK
clock => line1[3][1].CLK
clock => line1[3][2].CLK
clock => line1[3][3].CLK
clock => line1[3][4].CLK
clock => line1[3][5].CLK
clock => line1[3][6].CLK
clock => line1[3][7].CLK
clock => line1[2][0].CLK
clock => line1[2][1].CLK
clock => line1[2][2].CLK
clock => line1[2][3].CLK
clock => line1[2][4].CLK
clock => line1[2][5].CLK
clock => line1[2][6].CLK
clock => line1[2][7].CLK
clock => line1[1][0].CLK
clock => line1[1][1].CLK
clock => line1[1][2].CLK
clock => line1[1][3].CLK
clock => line1[1][4].CLK
clock => line1[1][5].CLK
clock => line1[1][6].CLK
clock => line1[1][7].CLK
clock => line1[0][0].CLK
clock => line1[0][1].CLK
clock => line1[0][2].CLK
clock => line1[0][3].CLK
clock => line1[0][4].CLK
clock => line1[0][5].CLK
clock => line1[0][6].CLK
clock => line1[0][7].CLK
clock => ptr[0].CLK
clock => ptr[1].CLK
clock => ptr[2].CLK
clock => ptr[3].CLK
clock => printed_crlf.CLK
clock => buf_changed.CLK
reset => state2[0].ACLR
reset => state2[1].ACLR
reset => state2[2].ACLR
reset => state2[3].ACLR
reset => state2[4].ACLR
reset => state2[5].ACLR
reset => state2[6].ACLR
reset => state2[7].ACLR
reset => state2[8].ACLR
reset => state2[9].ACLR
reset => state2[10].ACLR
reset => state2[11].ACLR
reset => state2[12].ACLR
reset => state2[13].ACLR
reset => state2[14].ACLR
reset => state2[15].ACLR
reset => state2[16].ACLR
reset => state2[17].ACLR
reset => state2[18].ACLR
reset => state2[19].ACLR
reset => state2[20].ACLR
reset => state2[21].ACLR
reset => state2[22].ACLR
reset => state2[23].ACLR
reset => state2[24].ACLR
reset => state2[25].ACLR
reset => state2[26].ACLR
reset => state2[27].ACLR
reset => state2[28].ACLR
reset => state2[29].ACLR
reset => state2[30].ACLR
reset => state2[31].ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => mstart.ACLR
reset => prestart.ACLR
reset => lcd_en.ACLR
reset => cdone.ACLR
reset => lcd_rs.ACLR
reset => lcd_data[0].ACLR
reset => lcd_data[1].ACLR
reset => lcd_data[2].ACLR
reset => lcd_data[3].ACLR
reset => lcd_data[4].ACLR
reset => lcd_data[5].ACLR
reset => lcd_data[6].ACLR
reset => lcd_data[7].ACLR
reset => cstart.ACLR
reset => delay[0].ACLR
reset => delay[1].ACLR
reset => delay[2].ACLR
reset => delay[3].ACLR
reset => delay[4].ACLR
reset => delay[5].ACLR
reset => delay[6].ACLR
reset => delay[7].ACLR
reset => delay[8].ACLR
reset => delay[9].ACLR
reset => delay[10].ACLR
reset => delay[11].ACLR
reset => delay[12].ACLR
reset => delay[13].ACLR
reset => delay[14].ACLR
reset => delay[15].ACLR
reset => delay[16].ACLR
reset => delay[17].ACLR
reset => state1[0].ACLR
reset => state1[1].ACLR
reset => state1[2].ACLR
reset => state1[3].ACLR
reset => state1[4].ACLR
reset => state1[5].ACLR
reset => state1[6].ACLR
reset => state1[7].ACLR
reset => state1[8].ACLR
reset => state1[9].ACLR
reset => state1[10].ACLR
reset => state1[11].ACLR
reset => state1[12].ACLR
reset => state1[13].ACLR
reset => state1[14].ACLR
reset => state1[15].ACLR
reset => state1[16].ACLR
reset => state1[17].ACLR
reset => state1[18].ACLR
reset => state1[19].ACLR
reset => state1[20].ACLR
reset => state1[21].ACLR
reset => state1[22].ACLR
reset => state1[23].ACLR
reset => state1[24].ACLR
reset => state1[25].ACLR
reset => state1[26].ACLR
reset => state1[27].ACLR
reset => state1[28].ACLR
reset => state1[29].ACLR
reset => state1[30].ACLR
reset => state1[31].ACLR
reset => index[0].ACLR
reset => index[1].ACLR
reset => index[2].ACLR
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => buf_changed_ack.ACLR
reset => line2[15][0].ACLR
reset => line2[15][1].ACLR
reset => line2[15][2].ACLR
reset => line2[15][3].ACLR
reset => line2[15][4].ACLR
reset => line2[15][5].PRESET
reset => line2[15][6].ACLR
reset => line2[15][7].ACLR
reset => line2[14][0].ACLR
reset => line2[14][1].ACLR
reset => line2[14][2].ACLR
reset => line2[14][3].ACLR
reset => line2[14][4].ACLR
reset => line2[14][5].PRESET
reset => line2[14][6].ACLR
reset => line2[14][7].ACLR
reset => line2[13][0].ACLR
reset => line2[13][1].ACLR
reset => line2[13][2].ACLR
reset => line2[13][3].ACLR
reset => line2[13][4].ACLR
reset => line2[13][5].PRESET
reset => line2[13][6].ACLR
reset => line2[13][7].ACLR
reset => line2[12][0].ACLR
reset => line2[12][1].ACLR
reset => line2[12][2].ACLR
reset => line2[12][3].ACLR
reset => line2[12][4].ACLR
reset => line2[12][5].PRESET
reset => line2[12][6].ACLR
reset => line2[12][7].ACLR
reset => line2[11][0].ACLR
reset => line2[11][1].ACLR
reset => line2[11][2].ACLR
reset => line2[11][3].ACLR
reset => line2[11][4].ACLR
reset => line2[11][5].PRESET
reset => line2[11][6].ACLR
reset => line2[11][7].ACLR
reset => line2[10][0].ACLR
reset => line2[10][1].ACLR
reset => line2[10][2].ACLR
reset => line2[10][3].ACLR
reset => line2[10][4].ACLR
reset => line2[10][5].PRESET
reset => line2[10][6].ACLR
reset => line2[10][7].ACLR
reset => line2[9][0].ACLR
reset => line2[9][1].ACLR
reset => line2[9][2].ACLR
reset => line2[9][3].ACLR
reset => line2[9][4].ACLR
reset => line2[9][5].PRESET
reset => line2[9][6].ACLR
reset => line2[9][7].ACLR
reset => line2[8][0].ACLR
reset => line2[8][1].ACLR
reset => line2[8][2].ACLR
reset => line2[8][3].ACLR
reset => line2[8][4].ACLR
reset => line2[8][5].PRESET
reset => line2[8][6].ACLR
reset => line2[8][7].ACLR
reset => line2[7][0].ACLR
reset => line2[7][1].ACLR
reset => line2[7][2].ACLR
reset => line2[7][3].ACLR
reset => line2[7][4].ACLR
reset => line2[7][5].PRESET
reset => line2[7][6].ACLR
reset => line2[7][7].ACLR
reset => line2[6][0].ACLR
reset => line2[6][1].ACLR
reset => line2[6][2].ACLR
reset => line2[6][3].ACLR
reset => line2[6][4].ACLR
reset => line2[6][5].PRESET
reset => line2[6][6].ACLR
reset => line2[6][7].ACLR
reset => line2[5][0].ACLR
reset => line2[5][1].ACLR
reset => line2[5][2].ACLR
reset => line2[5][3].ACLR
reset => line2[5][4].ACLR
reset => line2[5][5].PRESET
reset => line2[5][6].ACLR
reset => line2[5][7].ACLR
reset => line2[4][0].ACLR
reset => line2[4][1].ACLR
reset => line2[4][2].ACLR
reset => line2[4][3].ACLR
reset => line2[4][4].ACLR
reset => line2[4][5].PRESET
reset => line2[4][6].ACLR
reset => line2[4][7].ACLR
reset => line2[3][0].ACLR
reset => line2[3][1].ACLR
reset => line2[3][2].ACLR
reset => line2[3][3].ACLR
reset => line2[3][4].ACLR
reset => line2[3][5].PRESET
reset => line2[3][6].ACLR
reset => line2[3][7].ACLR
reset => line2[2][0].ACLR
reset => line2[2][1].ACLR
reset => line2[2][2].ACLR
reset => line2[2][3].ACLR
reset => line2[2][4].ACLR
reset => line2[2][5].PRESET
reset => line2[2][6].ACLR
reset => line2[2][7].ACLR
reset => line2[1][0].ACLR
reset => line2[1][1].ACLR
reset => line2[1][2].ACLR
reset => line2[1][3].ACLR
reset => line2[1][4].ACLR
reset => line2[1][5].PRESET
reset => line2[1][6].ACLR
reset => line2[1][7].ACLR
reset => line2[0][0].ACLR
reset => line2[0][1].ACLR
reset => line2[0][2].ACLR
reset => line2[0][3].ACLR
reset => line2[0][4].ACLR
reset => line2[0][5].PRESET
reset => line2[0][6].ACLR
reset => line2[0][7].ACLR
reset => line1[15][0].ACLR
reset => line1[15][1].ACLR
reset => line1[15][2].ACLR
reset => line1[15][3].ACLR
reset => line1[15][4].ACLR
reset => line1[15][5].PRESET
reset => line1[15][6].ACLR
reset => line1[15][7].ACLR
reset => line1[14][0].ACLR
reset => line1[14][1].ACLR
reset => line1[14][2].ACLR
reset => line1[14][3].ACLR
reset => line1[14][4].ACLR
reset => line1[14][5].PRESET
reset => line1[14][6].ACLR
reset => line1[14][7].ACLR
reset => line1[13][0].ACLR
reset => line1[13][1].ACLR
reset => line1[13][2].ACLR
reset => line1[13][3].ACLR
reset => line1[13][4].ACLR
reset => line1[13][5].PRESET
reset => line1[13][6].ACLR
reset => line1[13][7].ACLR
reset => line1[12][0].ACLR
reset => line1[12][1].ACLR
reset => line1[12][2].ACLR
reset => line1[12][3].ACLR
reset => line1[12][4].ACLR
reset => line1[12][5].PRESET
reset => line1[12][6].ACLR
reset => line1[12][7].ACLR
reset => line1[11][0].ACLR
reset => line1[11][1].ACLR
reset => line1[11][2].ACLR
reset => line1[11][3].ACLR
reset => line1[11][4].ACLR
reset => line1[11][5].PRESET
reset => line1[11][6].ACLR
reset => line1[11][7].ACLR
reset => line1[10][0].ACLR
reset => line1[10][1].ACLR
reset => line1[10][2].ACLR
reset => line1[10][3].ACLR
reset => line1[10][4].ACLR
reset => line1[10][5].PRESET
reset => line1[10][6].ACLR
reset => line1[10][7].ACLR
reset => line1[9][0].ACLR
reset => line1[9][1].ACLR
reset => line1[9][2].ACLR
reset => line1[9][3].ACLR
reset => line1[9][4].ACLR
reset => line1[9][5].PRESET
reset => line1[9][6].ACLR
reset => line1[9][7].ACLR
reset => line1[8][0].ACLR
reset => line1[8][1].ACLR
reset => line1[8][2].ACLR
reset => line1[8][3].ACLR
reset => line1[8][4].ACLR
reset => line1[8][5].PRESET
reset => line1[8][6].ACLR
reset => line1[8][7].ACLR
reset => line1[7][0].ACLR
reset => line1[7][1].ACLR
reset => line1[7][2].ACLR
reset => line1[7][3].ACLR
reset => line1[7][4].ACLR
reset => line1[7][5].PRESET
reset => line1[7][6].ACLR
reset => line1[7][7].ACLR
reset => line1[6][0].ACLR
reset => line1[6][1].ACLR
reset => line1[6][2].ACLR
reset => line1[6][3].ACLR
reset => line1[6][4].ACLR
reset => line1[6][5].PRESET
reset => line1[6][6].ACLR
reset => line1[6][7].ACLR
reset => line1[5][0].ACLR
reset => line1[5][1].ACLR
reset => line1[5][2].ACLR
reset => line1[5][3].ACLR
reset => line1[5][4].ACLR
reset => line1[5][5].PRESET
reset => line1[5][6].ACLR
reset => line1[5][7].ACLR
reset => line1[4][0].ACLR
reset => line1[4][1].ACLR
reset => line1[4][2].ACLR
reset => line1[4][3].ACLR
reset => line1[4][4].ACLR
reset => line1[4][5].PRESET
reset => line1[4][6].ACLR
reset => line1[4][7].ACLR
reset => line1[3][0].ACLR
reset => line1[3][1].ACLR
reset => line1[3][2].ACLR
reset => line1[3][3].ACLR
reset => line1[3][4].ACLR
reset => line1[3][5].PRESET
reset => line1[3][6].ACLR
reset => line1[3][7].ACLR
reset => line1[2][0].ACLR
reset => line1[2][1].ACLR
reset => line1[2][2].ACLR
reset => line1[2][3].ACLR
reset => line1[2][4].ACLR
reset => line1[2][5].PRESET
reset => line1[2][6].ACLR
reset => line1[2][7].ACLR
reset => line1[1][0].ACLR
reset => line1[1][1].ACLR
reset => line1[1][2].ACLR
reset => line1[1][3].ACLR
reset => line1[1][4].ACLR
reset => line1[1][5].PRESET
reset => line1[1][6].ACLR
reset => line1[1][7].ACLR
reset => line1[0][0].ACLR
reset => line1[0][1].ACLR
reset => line1[0][2].ACLR
reset => line1[0][3].ACLR
reset => line1[0][4].ACLR
reset => line1[0][5].PRESET
reset => line1[0][6].ACLR
reset => line1[0][7].ACLR
reset => ptr[0].ACLR
reset => ptr[1].ACLR
reset => ptr[2].ACLR
reset => ptr[3].ACLR
reset => printed_crlf.ACLR
reset => buf_changed.ACLR
write_en => buf_changed.OUTPUTSELECT
write_en => printed_crlf.ENA
write_en => ptr[3].ENA
write_en => ptr[2].ENA
write_en => ptr[1].ENA
write_en => ptr[0].ENA
write_en => line1[0][7].ENA
write_en => line1[0][6].ENA
write_en => line1[0][5].ENA
write_en => line1[0][4].ENA
write_en => line1[0][3].ENA
write_en => line1[0][2].ENA
write_en => line1[0][1].ENA
write_en => line1[0][0].ENA
write_en => line1[1][7].ENA
write_en => line1[1][6].ENA
write_en => line1[1][5].ENA
write_en => line1[1][4].ENA
write_en => line1[1][3].ENA
write_en => line1[1][2].ENA
write_en => line1[1][1].ENA
write_en => line1[1][0].ENA
write_en => line1[2][7].ENA
write_en => line1[2][6].ENA
write_en => line1[2][5].ENA
write_en => line1[2][4].ENA
write_en => line1[2][3].ENA
write_en => line1[2][2].ENA
write_en => line1[2][1].ENA
write_en => line1[2][0].ENA
write_en => line1[3][7].ENA
write_en => line1[3][6].ENA
write_en => line1[3][5].ENA
write_en => line1[3][4].ENA
write_en => line1[3][3].ENA
write_en => line1[3][2].ENA
write_en => line1[3][1].ENA
write_en => line1[3][0].ENA
write_en => line1[4][7].ENA
write_en => line1[4][6].ENA
write_en => line1[4][5].ENA
write_en => line1[4][4].ENA
write_en => line1[4][3].ENA
write_en => line1[4][2].ENA
write_en => line1[4][1].ENA
write_en => line1[4][0].ENA
write_en => line1[5][7].ENA
write_en => line1[5][6].ENA
write_en => line1[5][5].ENA
write_en => line1[5][4].ENA
write_en => line1[5][3].ENA
write_en => line1[5][2].ENA
write_en => line1[5][1].ENA
write_en => line1[5][0].ENA
write_en => line1[6][7].ENA
write_en => line1[6][6].ENA
write_en => line1[6][5].ENA
write_en => line1[6][4].ENA
write_en => line1[6][3].ENA
write_en => line1[6][2].ENA
write_en => line1[6][1].ENA
write_en => line1[6][0].ENA
write_en => line1[7][7].ENA
write_en => line1[7][6].ENA
write_en => line1[7][5].ENA
write_en => line1[7][4].ENA
write_en => line1[7][3].ENA
write_en => line1[7][2].ENA
write_en => line1[7][1].ENA
write_en => line1[7][0].ENA
write_en => line1[8][7].ENA
write_en => line1[8][6].ENA
write_en => line1[8][5].ENA
write_en => line1[8][4].ENA
write_en => line1[8][3].ENA
write_en => line1[8][2].ENA
write_en => line1[8][1].ENA
write_en => line1[8][0].ENA
write_en => line1[9][7].ENA
write_en => line1[9][6].ENA
write_en => line1[9][5].ENA
write_en => line1[9][4].ENA
write_en => line1[9][3].ENA
write_en => line1[9][2].ENA
write_en => line1[9][1].ENA
write_en => line1[9][0].ENA
write_en => line1[10][7].ENA
write_en => line1[10][6].ENA
write_en => line1[10][5].ENA
write_en => line1[10][4].ENA
write_en => line1[10][3].ENA
write_en => line1[10][2].ENA
write_en => line1[10][1].ENA
write_en => line1[10][0].ENA
write_en => line1[11][7].ENA
write_en => line1[11][6].ENA
write_en => line1[11][5].ENA
write_en => line1[11][4].ENA
write_en => line1[11][3].ENA
write_en => line1[11][2].ENA
write_en => line1[11][1].ENA
write_en => line1[11][0].ENA
write_en => line1[12][7].ENA
write_en => line1[12][6].ENA
write_en => line1[12][5].ENA
write_en => line1[12][4].ENA
write_en => line1[12][3].ENA
write_en => line1[12][2].ENA
write_en => line1[12][1].ENA
write_en => line1[12][0].ENA
write_en => line1[13][7].ENA
write_en => line1[13][6].ENA
write_en => line1[13][5].ENA
write_en => line1[13][4].ENA
write_en => line1[13][3].ENA
write_en => line1[13][2].ENA
write_en => line1[13][1].ENA
write_en => line1[13][0].ENA
write_en => line1[14][7].ENA
write_en => line1[14][6].ENA
write_en => line1[14][5].ENA
write_en => line1[14][4].ENA
write_en => line1[14][3].ENA
write_en => line1[14][2].ENA
write_en => line1[14][1].ENA
write_en => line1[14][0].ENA
write_en => line1[15][7].ENA
write_en => line1[15][6].ENA
write_en => line1[15][5].ENA
write_en => line1[15][4].ENA
write_en => line1[15][3].ENA
write_en => line1[15][2].ENA
write_en => line1[15][1].ENA
write_en => line1[15][0].ENA
write_en => line2[0][7].ENA
write_en => line2[0][6].ENA
write_en => line2[0][5].ENA
write_en => line2[0][4].ENA
write_en => line2[0][3].ENA
write_en => line2[0][2].ENA
write_en => line2[0][1].ENA
write_en => line2[0][0].ENA
write_en => line2[1][7].ENA
write_en => line2[1][6].ENA
write_en => line2[1][5].ENA
write_en => line2[1][4].ENA
write_en => line2[1][3].ENA
write_en => line2[1][2].ENA
write_en => line2[1][1].ENA
write_en => line2[1][0].ENA
write_en => line2[2][7].ENA
write_en => line2[2][6].ENA
write_en => line2[2][5].ENA
write_en => line2[2][4].ENA
write_en => line2[2][3].ENA
write_en => line2[2][2].ENA
write_en => line2[2][1].ENA
write_en => line2[2][0].ENA
write_en => line2[3][7].ENA
write_en => line2[3][6].ENA
write_en => line2[3][5].ENA
write_en => line2[3][4].ENA
write_en => line2[3][3].ENA
write_en => line2[3][2].ENA
write_en => line2[3][1].ENA
write_en => line2[3][0].ENA
write_en => line2[4][7].ENA
write_en => line2[4][6].ENA
write_en => line2[4][5].ENA
write_en => line2[4][4].ENA
write_en => line2[4][3].ENA
write_en => line2[4][2].ENA
write_en => line2[4][1].ENA
write_en => line2[4][0].ENA
write_en => line2[5][7].ENA
write_en => line2[5][6].ENA
write_en => line2[5][5].ENA
write_en => line2[5][4].ENA
write_en => line2[5][3].ENA
write_en => line2[5][2].ENA
write_en => line2[5][1].ENA
write_en => line2[5][0].ENA
write_en => line2[6][7].ENA
write_en => line2[6][6].ENA
write_en => line2[6][5].ENA
write_en => line2[6][4].ENA
write_en => line2[6][3].ENA
write_en => line2[6][2].ENA
write_en => line2[6][1].ENA
write_en => line2[6][0].ENA
write_en => line2[7][7].ENA
write_en => line2[7][6].ENA
write_en => line2[7][5].ENA
write_en => line2[7][4].ENA
write_en => line2[7][3].ENA
write_en => line2[7][2].ENA
write_en => line2[7][1].ENA
write_en => line2[7][0].ENA
write_en => line2[8][7].ENA
write_en => line2[8][6].ENA
write_en => line2[8][5].ENA
write_en => line2[8][4].ENA
write_en => line2[8][3].ENA
write_en => line2[8][2].ENA
write_en => line2[8][1].ENA
write_en => line2[8][0].ENA
write_en => line2[9][7].ENA
write_en => line2[9][6].ENA
write_en => line2[9][5].ENA
write_en => line2[9][4].ENA
write_en => line2[9][3].ENA
write_en => line2[9][2].ENA
write_en => line2[9][1].ENA
write_en => line2[9][0].ENA
write_en => line2[10][7].ENA
write_en => line2[10][6].ENA
write_en => line2[10][5].ENA
write_en => line2[10][4].ENA
write_en => line2[10][3].ENA
write_en => line2[10][2].ENA
write_en => line2[10][1].ENA
write_en => line2[10][0].ENA
write_en => line2[11][7].ENA
write_en => line2[11][6].ENA
write_en => line2[11][5].ENA
write_en => line2[11][4].ENA
write_en => line2[11][3].ENA
write_en => line2[11][2].ENA
write_en => line2[11][1].ENA
write_en => line2[11][0].ENA
write_en => line2[12][7].ENA
write_en => line2[12][6].ENA
write_en => line2[12][5].ENA
write_en => line2[12][4].ENA
write_en => line2[12][3].ENA
write_en => line2[12][2].ENA
write_en => line2[12][1].ENA
write_en => line2[12][0].ENA
write_en => line2[13][7].ENA
write_en => line2[13][6].ENA
write_en => line2[13][5].ENA
write_en => line2[13][4].ENA
write_en => line2[13][3].ENA
write_en => line2[13][2].ENA
write_en => line2[13][1].ENA
write_en => line2[13][0].ENA
write_en => line2[14][7].ENA
write_en => line2[14][6].ENA
write_en => line2[14][5].ENA
write_en => line2[14][4].ENA
write_en => line2[14][3].ENA
write_en => line2[14][2].ENA
write_en => line2[14][1].ENA
write_en => line2[14][0].ENA
write_en => line2[15][7].ENA
write_en => line2[15][6].ENA
write_en => line2[15][5].ENA
write_en => line2[15][4].ENA
write_en => line2[15][3].ENA
write_en => line2[15][2].ENA
write_en => line2[15][1].ENA
write_en => line2[15][0].ENA
data[0] => LessThan0.IN16
data[0] => LessThan1.IN16
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => Equal0.IN9
data[1] => LessThan0.IN15
data[1] => LessThan1.IN15
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => Equal0.IN5
data[2] => LessThan0.IN14
data[2] => LessThan1.IN14
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => Equal0.IN8
data[3] => LessThan0.IN13
data[3] => LessThan1.IN13
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => Equal0.IN7
data[4] => LessThan0.IN12
data[4] => LessThan1.IN12
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => Equal0.IN4
data[5] => LessThan0.IN11
data[5] => LessThan1.IN11
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => Equal0.IN3
data[6] => LessThan0.IN10
data[6] => LessThan1.IN10
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => Equal0.IN2
data[7] => LessThan0.IN9
data[7] => LessThan1.IN9
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => Equal0.IN1
_lcd_data[0] <= lcd_data[0].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[1] <= lcd_data[1].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[2] <= lcd_data[2].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[3] <= lcd_data[3].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[4] <= lcd_data[4].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[5] <= lcd_data[5].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[6] <= lcd_data[6].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[7] <= lcd_data[7].DB_MAX_OUTPUT_PORT_TYPE
_lcd_rw <= <GND>
_lcd_en <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
_lcd_rs <= lcd_rs.DB_MAX_OUTPUT_PORT_TYPE
_lcd_on <= <VCC>
_lcd_blon <= <VCC>


|skeleton|Hexadecimal_To_Seven_Segment:hex1
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex2
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex3
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex4
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex5
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex6
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex7
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex8
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|skeleton|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|vga_controller:vga_ins
iRST_n => rst.IN23
iRST_n => index_DMEM[0].ACLR
iRST_n => index_DMEM[1].PRESET
iRST_n => index_DMEM[2].ACLR
iRST_n => index_DMEM[3].ACLR
iRST_n => index_DMEM[4].ACLR
iRST_n => index_DMEM[5].ACLR
iRST_n => index_DMEM[6].ACLR
iRST_n => index_DMEM[7].ACLR
iRST_n => ADDR[0].ACLR
iRST_n => ADDR[1].ACLR
iRST_n => ADDR[2].ACLR
iRST_n => ADDR[3].ACLR
iRST_n => ADDR[4].ACLR
iRST_n => ADDR[5].ACLR
iRST_n => ADDR[6].ACLR
iRST_n => ADDR[7].ACLR
iRST_n => ADDR[8].ACLR
iRST_n => ADDR[9].ACLR
iRST_n => ADDR[10].ACLR
iRST_n => ADDR[11].ACLR
iRST_n => ADDR[12].ACLR
iRST_n => ADDR[13].ACLR
iRST_n => ADDR[14].ACLR
iRST_n => ADDR[15].ACLR
iRST_n => ADDR[16].ACLR
iRST_n => ADDR[17].ACLR
iRST_n => ADDR[18].ACLR
iRST_n => num[24].ENA
iRST_n => num[23].ENA
iRST_n => num[22].ENA
iRST_n => num[21].ENA
iRST_n => num[20].ENA
iRST_n => num[19].ENA
iRST_n => num[18].ENA
iRST_n => num[17].ENA
iRST_n => num[16].ENA
iRST_n => num[15].ENA
iRST_n => num[14].ENA
iRST_n => num[13].ENA
iRST_n => num[12].ENA
iRST_n => num[11].ENA
iRST_n => num[10].ENA
iRST_n => num[9].ENA
iRST_n => num[8].ENA
iRST_n => num[7].ENA
iRST_n => num[6].ENA
iRST_n => num[5].ENA
iRST_n => num[4].ENA
iRST_n => num[3].ENA
iRST_n => num[2].ENA
iRST_n => num[1].ENA
iRST_n => num[0].ENA
iVGA_CLK => iVGA_CLK.IN3
oBLANK_n <= oBLANK_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHS <= oHS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= bgr_data[16].DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= bgr_data[17].DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= bgr_data[18].DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= bgr_data[19].DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= bgr_data[20].DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= bgr_data[21].DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= bgr_data[22].DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= bgr_data[23].DB_MAX_OUTPUT_PORT_TYPE
g_data[0] <= bgr_data[8].DB_MAX_OUTPUT_PORT_TYPE
g_data[1] <= bgr_data[9].DB_MAX_OUTPUT_PORT_TYPE
g_data[2] <= bgr_data[10].DB_MAX_OUTPUT_PORT_TYPE
g_data[3] <= bgr_data[11].DB_MAX_OUTPUT_PORT_TYPE
g_data[4] <= bgr_data[12].DB_MAX_OUTPUT_PORT_TYPE
g_data[5] <= bgr_data[13].DB_MAX_OUTPUT_PORT_TYPE
g_data[6] <= bgr_data[14].DB_MAX_OUTPUT_PORT_TYPE
g_data[7] <= bgr_data[15].DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= bgr_data[0].DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= bgr_data[1].DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= bgr_data[2].DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= bgr_data[3].DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= bgr_data[4].DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= bgr_data[5].DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= bgr_data[6].DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= bgr_data[7].DB_MAX_OUTPUT_PORT_TYPE
ps2_out[0] => ~NO_FANOUT~
ps2_out[1] => ~NO_FANOUT~
ps2_out[2] => ~NO_FANOUT~
ps2_out[3] => ~NO_FANOUT~
ps2_out[4] => ~NO_FANOUT~
ps2_out[5] => ~NO_FANOUT~
ps2_out[6] => ~NO_FANOUT~
ps2_out[7] => ~NO_FANOUT~
rowData1[0] => rowData1[0].IN1
rowData1[1] => rowData1[1].IN1
rowData1[2] => rowData1[2].IN1
rowData1[3] => rowData1[3].IN1
rowData1[4] => rowData1[4].IN1
rowData1[5] => rowData1[5].IN1
rowData1[6] => rowData1[6].IN1
rowData1[7] => rowData1[7].IN1
rowData1[8] => rowData1[8].IN1
rowData1[9] => rowData1[9].IN1
rowData1[10] => rowData1[10].IN1
rowData1[11] => rowData1[11].IN1
rowData1[12] => rowData1[12].IN1
rowData1[13] => rowData1[13].IN1
rowData1[14] => rowData1[14].IN1
rowData2[0] => rowData2[0].IN1
rowData2[1] => rowData2[1].IN1
rowData2[2] => rowData2[2].IN1
rowData2[3] => rowData2[3].IN1
rowData2[4] => rowData2[4].IN1
rowData2[5] => rowData2[5].IN1
rowData2[6] => rowData2[6].IN1
rowData2[7] => rowData2[7].IN1
rowData2[8] => rowData2[8].IN1
rowData2[9] => rowData2[9].IN1
rowData2[10] => rowData2[10].IN1
rowData2[11] => rowData2[11].IN1
rowData2[12] => rowData2[12].IN1
rowData2[13] => rowData2[13].IN1
rowData2[14] => rowData2[14].IN1
rowData3[0] => rowData3[0].IN1
rowData3[1] => rowData3[1].IN1
rowData3[2] => rowData3[2].IN1
rowData3[3] => rowData3[3].IN1
rowData3[4] => rowData3[4].IN1
rowData3[5] => rowData3[5].IN1
rowData3[6] => rowData3[6].IN1
rowData3[7] => rowData3[7].IN1
rowData3[8] => rowData3[8].IN1
rowData3[9] => rowData3[9].IN1
rowData3[10] => rowData3[10].IN1
rowData3[11] => rowData3[11].IN1
rowData3[12] => rowData3[12].IN1
rowData3[13] => rowData3[13].IN1
rowData3[14] => rowData3[14].IN1
rowData4[0] => rowData4[0].IN1
rowData4[1] => rowData4[1].IN1
rowData4[2] => rowData4[2].IN1
rowData4[3] => rowData4[3].IN1
rowData4[4] => rowData4[4].IN1
rowData4[5] => rowData4[5].IN1
rowData4[6] => rowData4[6].IN1
rowData4[7] => rowData4[7].IN1
rowData4[8] => rowData4[8].IN1
rowData4[9] => rowData4[9].IN1
rowData4[10] => rowData4[10].IN1
rowData4[11] => rowData4[11].IN1
rowData4[12] => rowData4[12].IN1
rowData4[13] => rowData4[13].IN1
rowData4[14] => rowData4[14].IN1
rowData5[0] => rowData5[0].IN1
rowData5[1] => rowData5[1].IN1
rowData5[2] => rowData5[2].IN1
rowData5[3] => rowData5[3].IN1
rowData5[4] => rowData5[4].IN1
rowData5[5] => rowData5[5].IN1
rowData5[6] => rowData5[6].IN1
rowData5[7] => rowData5[7].IN1
rowData5[8] => rowData5[8].IN1
rowData5[9] => rowData5[9].IN1
rowData5[10] => rowData5[10].IN1
rowData5[11] => rowData5[11].IN1
rowData5[12] => rowData5[12].IN1
rowData5[13] => rowData5[13].IN1
rowData5[14] => rowData5[14].IN1
rowData6[0] => rowData6[0].IN1
rowData6[1] => rowData6[1].IN1
rowData6[2] => rowData6[2].IN1
rowData6[3] => rowData6[3].IN1
rowData6[4] => rowData6[4].IN1
rowData6[5] => rowData6[5].IN1
rowData6[6] => rowData6[6].IN1
rowData6[7] => rowData6[7].IN1
rowData6[8] => rowData6[8].IN1
rowData6[9] => rowData6[9].IN1
rowData6[10] => rowData6[10].IN1
rowData6[11] => rowData6[11].IN1
rowData6[12] => rowData6[12].IN1
rowData6[13] => rowData6[13].IN1
rowData6[14] => rowData6[14].IN1
rowData7[0] => rowData7[0].IN1
rowData7[1] => rowData7[1].IN1
rowData7[2] => rowData7[2].IN1
rowData7[3] => rowData7[3].IN1
rowData7[4] => rowData7[4].IN1
rowData7[5] => rowData7[5].IN1
rowData7[6] => rowData7[6].IN1
rowData7[7] => rowData7[7].IN1
rowData7[8] => rowData7[8].IN1
rowData7[9] => rowData7[9].IN1
rowData7[10] => rowData7[10].IN1
rowData7[11] => rowData7[11].IN1
rowData7[12] => rowData7[12].IN1
rowData7[13] => rowData7[13].IN1
rowData7[14] => rowData7[14].IN1
rowData8[0] => rowData8[0].IN1
rowData8[1] => rowData8[1].IN1
rowData8[2] => rowData8[2].IN1
rowData8[3] => rowData8[3].IN1
rowData8[4] => rowData8[4].IN1
rowData8[5] => rowData8[5].IN1
rowData8[6] => rowData8[6].IN1
rowData8[7] => rowData8[7].IN1
rowData8[8] => rowData8[8].IN1
rowData8[9] => rowData8[9].IN1
rowData8[10] => rowData8[10].IN1
rowData8[11] => rowData8[11].IN1
rowData8[12] => rowData8[12].IN1
rowData8[13] => rowData8[13].IN1
rowData8[14] => rowData8[14].IN1
rowData9[0] => rowData9[0].IN1
rowData9[1] => rowData9[1].IN1
rowData9[2] => rowData9[2].IN1
rowData9[3] => rowData9[3].IN1
rowData9[4] => rowData9[4].IN1
rowData9[5] => rowData9[5].IN1
rowData9[6] => rowData9[6].IN1
rowData9[7] => rowData9[7].IN1
rowData9[8] => rowData9[8].IN1
rowData9[9] => rowData9[9].IN1
rowData9[10] => rowData9[10].IN1
rowData9[11] => rowData9[11].IN1
rowData9[12] => rowData9[12].IN1
rowData9[13] => rowData9[13].IN1
rowData9[14] => rowData9[14].IN1
rowData10[0] => rowData10[0].IN1
rowData10[1] => rowData10[1].IN1
rowData10[2] => rowData10[2].IN1
rowData10[3] => rowData10[3].IN1
rowData10[4] => rowData10[4].IN1
rowData10[5] => rowData10[5].IN1
rowData10[6] => rowData10[6].IN1
rowData10[7] => rowData10[7].IN1
rowData10[8] => rowData10[8].IN1
rowData10[9] => rowData10[9].IN1
rowData10[10] => rowData10[10].IN1
rowData10[11] => rowData10[11].IN1
rowData10[12] => rowData10[12].IN1
rowData10[13] => rowData10[13].IN1
rowData10[14] => rowData10[14].IN1
rowData11[0] => rowData11[0].IN1
rowData11[1] => rowData11[1].IN1
rowData11[2] => rowData11[2].IN1
rowData11[3] => rowData11[3].IN1
rowData11[4] => rowData11[4].IN1
rowData11[5] => rowData11[5].IN1
rowData11[6] => rowData11[6].IN1
rowData11[7] => rowData11[7].IN1
rowData11[8] => rowData11[8].IN1
rowData11[9] => rowData11[9].IN1
rowData11[10] => rowData11[10].IN1
rowData11[11] => rowData11[11].IN1
rowData11[12] => rowData11[12].IN1
rowData11[13] => rowData11[13].IN1
rowData11[14] => rowData11[14].IN1
rowData12[0] => rowData12[0].IN1
rowData12[1] => rowData12[1].IN1
rowData12[2] => rowData12[2].IN1
rowData12[3] => rowData12[3].IN1
rowData12[4] => rowData12[4].IN1
rowData12[5] => rowData12[5].IN1
rowData12[6] => rowData12[6].IN1
rowData12[7] => rowData12[7].IN1
rowData12[8] => rowData12[8].IN1
rowData12[9] => rowData12[9].IN1
rowData12[10] => rowData12[10].IN1
rowData12[11] => rowData12[11].IN1
rowData12[12] => rowData12[12].IN1
rowData12[13] => rowData12[13].IN1
rowData12[14] => rowData12[14].IN1
rowData13[0] => rowData13[0].IN1
rowData13[1] => rowData13[1].IN1
rowData13[2] => rowData13[2].IN1
rowData13[3] => rowData13[3].IN1
rowData13[4] => rowData13[4].IN1
rowData13[5] => rowData13[5].IN1
rowData13[6] => rowData13[6].IN1
rowData13[7] => rowData13[7].IN1
rowData13[8] => rowData13[8].IN1
rowData13[9] => rowData13[9].IN1
rowData13[10] => rowData13[10].IN1
rowData13[11] => rowData13[11].IN1
rowData13[12] => rowData13[12].IN1
rowData13[13] => rowData13[13].IN1
rowData13[14] => rowData13[14].IN1
rowData14[0] => rowData14[0].IN1
rowData14[1] => rowData14[1].IN1
rowData14[2] => rowData14[2].IN1
rowData14[3] => rowData14[3].IN1
rowData14[4] => rowData14[4].IN1
rowData14[5] => rowData14[5].IN1
rowData14[6] => rowData14[6].IN1
rowData14[7] => rowData14[7].IN1
rowData14[8] => rowData14[8].IN1
rowData14[9] => rowData14[9].IN1
rowData14[10] => rowData14[10].IN1
rowData14[11] => rowData14[11].IN1
rowData14[12] => rowData14[12].IN1
rowData14[13] => rowData14[13].IN1
rowData14[14] => rowData14[14].IN1
rowData15[0] => rowData15[0].IN1
rowData15[1] => rowData15[1].IN1
rowData15[2] => rowData15[2].IN1
rowData15[3] => rowData15[3].IN1
rowData15[4] => rowData15[4].IN1
rowData15[5] => rowData15[5].IN1
rowData15[6] => rowData15[6].IN1
rowData15[7] => rowData15[7].IN1
rowData15[8] => rowData15[8].IN1
rowData15[9] => rowData15[9].IN1
rowData15[10] => rowData15[10].IN1
rowData15[11] => rowData15[11].IN1
rowData15[12] => rowData15[12].IN1
rowData15[13] => rowData15[13].IN1
rowData15[14] => rowData15[14].IN1
rowData16[0] => rowData16[0].IN1
rowData16[1] => rowData16[1].IN1
rowData16[2] => rowData16[2].IN1
rowData16[3] => rowData16[3].IN1
rowData16[4] => rowData16[4].IN1
rowData16[5] => rowData16[5].IN1
rowData16[6] => rowData16[6].IN1
rowData16[7] => rowData16[7].IN1
rowData16[8] => rowData16[8].IN1
rowData16[9] => rowData16[9].IN1
rowData16[10] => rowData16[10].IN1
rowData16[11] => rowData16[11].IN1
rowData16[12] => rowData16[12].IN1
rowData16[13] => rowData16[13].IN1
rowData16[14] => rowData16[14].IN1
rowData17[0] => rowData17[0].IN1
rowData17[1] => rowData17[1].IN1
rowData17[2] => rowData17[2].IN1
rowData17[3] => rowData17[3].IN1
rowData17[4] => rowData17[4].IN1
rowData17[5] => rowData17[5].IN1
rowData17[6] => rowData17[6].IN1
rowData17[7] => rowData17[7].IN1
rowData17[8] => rowData17[8].IN1
rowData17[9] => rowData17[9].IN1
rowData17[10] => rowData17[10].IN1
rowData17[11] => rowData17[11].IN1
rowData17[12] => rowData17[12].IN1
rowData17[13] => rowData17[13].IN1
rowData17[14] => rowData17[14].IN1
rowData18[0] => rowData18[0].IN1
rowData18[1] => rowData18[1].IN1
rowData18[2] => rowData18[2].IN1
rowData18[3] => rowData18[3].IN1
rowData18[4] => rowData18[4].IN1
rowData18[5] => rowData18[5].IN1
rowData18[6] => rowData18[6].IN1
rowData18[7] => rowData18[7].IN1
rowData18[8] => rowData18[8].IN1
rowData18[9] => rowData18[9].IN1
rowData18[10] => rowData18[10].IN1
rowData18[11] => rowData18[11].IN1
rowData18[12] => rowData18[12].IN1
rowData18[13] => rowData18[13].IN1
rowData18[14] => rowData18[14].IN1
rowData19[0] => rowData19[0].IN1
rowData19[1] => rowData19[1].IN1
rowData19[2] => rowData19[2].IN1
rowData19[3] => rowData19[3].IN1
rowData19[4] => rowData19[4].IN1
rowData19[5] => rowData19[5].IN1
rowData19[6] => rowData19[6].IN1
rowData19[7] => rowData19[7].IN1
rowData19[8] => rowData19[8].IN1
rowData19[9] => rowData19[9].IN1
rowData19[10] => rowData19[10].IN1
rowData19[11] => rowData19[11].IN1
rowData19[12] => rowData19[12].IN1
rowData19[13] => rowData19[13].IN1
rowData19[14] => rowData19[14].IN1
rowData20[0] => rowData20[0].IN1
rowData20[1] => rowData20[1].IN1
rowData20[2] => rowData20[2].IN1
rowData20[3] => rowData20[3].IN1
rowData20[4] => rowData20[4].IN1
rowData20[5] => rowData20[5].IN1
rowData20[6] => rowData20[6].IN1
rowData20[7] => rowData20[7].IN1
rowData20[8] => rowData20[8].IN1
rowData20[9] => rowData20[9].IN1
rowData20[10] => rowData20[10].IN1
rowData20[11] => rowData20[11].IN1
rowData20[12] => rowData20[12].IN1
rowData20[13] => rowData20[13].IN1
rowData20[14] => rowData20[14].IN1
scoreOut[0] => Mod0.IN35
scoreOut[0] => Div0.IN35
scoreOut[0] => Div1.IN38
scoreOut[1] => Mod0.IN34
scoreOut[1] => Div0.IN34
scoreOut[1] => Div1.IN37
scoreOut[2] => Mod0.IN33
scoreOut[2] => Div0.IN33
scoreOut[2] => Div1.IN36
scoreOut[3] => Mod0.IN32
scoreOut[3] => Div0.IN32
scoreOut[3] => Div1.IN35
scoreOut[4] => Mod0.IN31
scoreOut[4] => Div0.IN31
scoreOut[4] => Div1.IN34
scoreOut[5] => Mod0.IN30
scoreOut[5] => Div0.IN30
scoreOut[5] => Div1.IN33
scoreOut[6] => Mod0.IN29
scoreOut[6] => Div0.IN29
scoreOut[6] => Div1.IN32
scoreOut[7] => Mod0.IN28
scoreOut[7] => Div0.IN28
scoreOut[7] => Div1.IN31
scoreOut[8] => Mod0.IN27
scoreOut[8] => Div0.IN27
scoreOut[8] => Div1.IN30
scoreOut[9] => Mod0.IN26
scoreOut[9] => Div0.IN26
scoreOut[9] => Div1.IN29
scoreOut[10] => Mod0.IN25
scoreOut[10] => Div0.IN25
scoreOut[10] => Div1.IN28
scoreOut[11] => Mod0.IN24
scoreOut[11] => Div0.IN24
scoreOut[11] => Div1.IN27
scoreOut[12] => Mod0.IN23
scoreOut[12] => Div0.IN23
scoreOut[12] => Div1.IN26
scoreOut[13] => Mod0.IN22
scoreOut[13] => Div0.IN22
scoreOut[13] => Div1.IN25
scoreOut[14] => Mod0.IN21
scoreOut[14] => Div0.IN21
scoreOut[14] => Div1.IN24
scoreOut[15] => Mod0.IN20
scoreOut[15] => Div0.IN20
scoreOut[15] => Div1.IN23
scoreOut[16] => Mod0.IN19
scoreOut[16] => Div0.IN19
scoreOut[16] => Div1.IN22
scoreOut[17] => Mod0.IN18
scoreOut[17] => Div0.IN18
scoreOut[17] => Div1.IN21
scoreOut[18] => Mod0.IN17
scoreOut[18] => Div0.IN17
scoreOut[18] => Div1.IN20
scoreOut[19] => Mod0.IN16
scoreOut[19] => Div0.IN16
scoreOut[19] => Div1.IN19
scoreOut[20] => Mod0.IN15
scoreOut[20] => Div0.IN15
scoreOut[20] => Div1.IN18
scoreOut[21] => Mod0.IN14
scoreOut[21] => Div0.IN14
scoreOut[21] => Div1.IN17
scoreOut[22] => Mod0.IN13
scoreOut[22] => Div0.IN13
scoreOut[22] => Div1.IN16
scoreOut[23] => Mod0.IN12
scoreOut[23] => Div0.IN12
scoreOut[23] => Div1.IN15
scoreOut[24] => Mod0.IN11
scoreOut[24] => Div0.IN11
scoreOut[24] => Div1.IN14
scoreOut[25] => Mod0.IN10
scoreOut[25] => Div0.IN10
scoreOut[25] => Div1.IN13
scoreOut[26] => Mod0.IN9
scoreOut[26] => Div0.IN9
scoreOut[26] => Div1.IN12
scoreOut[27] => Mod0.IN8
scoreOut[27] => Div0.IN8
scoreOut[27] => Div1.IN11
scoreOut[28] => Mod0.IN7
scoreOut[28] => Div0.IN7
scoreOut[28] => Div1.IN10
scoreOut[29] => Mod0.IN6
scoreOut[29] => Div0.IN6
scoreOut[29] => Div1.IN9
scoreOut[30] => Mod0.IN5
scoreOut[30] => Div0.IN5
scoreOut[30] => Div1.IN8
scoreOut[31] => Mod0.IN4
scoreOut[31] => Div0.IN4
scoreOut[31] => Div1.IN7


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3
clk => clk.IN1
rst => rst.IN10
out_clk <= frequency_divider_by2:comb_12.port2


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_3
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_4
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_5
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_6
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_7
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_8
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_9
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_10
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_11
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_12
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4
clk => clk.IN1
rst => rst.IN10
out_clk <= frequency_divider_by2:comb_12.port2


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_3
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_4
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_5
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_6
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_7
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_8
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_9
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_10
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_11
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_12
clk => out_clk~reg0.CLK
rst => out_clk.OUTPUTSELECT
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|register15:comb_5
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_9
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_11
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_13
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_15
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_17
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_19
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_21
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_23
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_25
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_27
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_29
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_31
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_33
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_35
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_37
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_39
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_41
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|register15:comb_43
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => Q[0]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR


|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|dmem:dmem_ins
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component
wren_a => altsyncram_8vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_8vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_8vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_8vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_8vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_8vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_8vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_8vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_8vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_8vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_8vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_8vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_8vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_8vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_8vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_8vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_8vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_8vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_8vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_8vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_8vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_8vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_8vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_8vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_8vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_8vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_8vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_8vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_8vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_8vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_8vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_8vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_8vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_8vc1:auto_generated.address_a[2]
address_a[3] => altsyncram_8vc1:auto_generated.address_a[3]
address_a[4] => altsyncram_8vc1:auto_generated.address_a[4]
address_a[5] => altsyncram_8vc1:auto_generated.address_a[5]
address_a[6] => altsyncram_8vc1:auto_generated.address_a[6]
address_a[7] => altsyncram_8vc1:auto_generated.address_a[7]
address_a[8] => altsyncram_8vc1:auto_generated.address_a[8]
address_a[9] => altsyncram_8vc1:auto_generated.address_a[9]
address_a[10] => altsyncram_8vc1:auto_generated.address_a[10]
address_a[11] => altsyncram_8vc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8vc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8vc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8vc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8vc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8vc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8vc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8vc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8vc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8vc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8vc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8vc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8vc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8vc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8vc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8vc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8vc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8vc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8vc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8vc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8vc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8vc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8vc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8vc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8vc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8vc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8vc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8vc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8vc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8vc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8vc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8vc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8vc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|vga_controller:vga_ins|img_index:img_index_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjc1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjc1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjc1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjc1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjc1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pjc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pjc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pjc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pjc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pjc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pjc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pjc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_pjc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_pjc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_pjc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_pjc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_pjc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_pjc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_pjc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_pjc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_pjc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_pjc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_pjc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_pjc1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


