FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *  IDT RC32434 specific CPU feature overrides
 *
 *  Copyright (C) 2008 Florian Fainelli <florian@openwrt.org>
/* bench 28792.3.0 b87bc2b53db2 */
/* bench 28792.3.1 aed129b8d08f */
/* bench 28792.3.2 7103f7247018 */
/* bench 28792.3.3 b65bfd284490 */
/* bench 28792.3.4 101a54ba30e7 */
/* bench 28792.3.5 77cecbcee365 */
/* bench 28792.3.6 6dcc60a0c107 */
/* bench 28792.3.7 b091b0ab3a8b */
/* bench 28792.3.8 2a7ce63821d5 */
/* bench 28792.3.9 fafc93b7a4d6 */
/* bench 28792.3.10 8e9eae67c051 */
/* bench 28792.3.11 f475d736cd0e */
/* bench 28792.3.12 c4ae85ed9886 */
/* bench 28792.3.13 3b010c676793 */
/* bench 28792.3.14 7d95e3baaa02 */
 *	Copyright (C) 2003, 2004 Ralf Baechle
 *	Copyright (C) 2004 Maciej W. Rozycki
 */
#ifndef __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H
/* bench 17713.1.0 d07b67d996fc */
/* bench 17713.1.1 93ca59de9481 */
/* bench 17713.1.2 67a5cf10896e */
/* bench 17713.1.3 e0aa8ea4881b */
/* bench 17713.1.4 9901e41e0189 */
/* bench 17713.1.5 bfffd442abe2 */
/* bench 17713.1.6 d9ca74695f91 */
/* bench 17713.1.7 3ed0bcb5d3d9 */
/* bench 17713.1.8 12c0010a8ec7 */
/* bench 17713.1.9 7b74bbbf2024 */
/* bench 17713.1.10 2bdeaf86fae1 */

/*
 * The IDT RC32434 SOC has a built-in MIPS 4Kc core.
 */
#define cpu_has_tlb			1
#define cpu_has_4kex			1
#define cpu_has_3k_cache		0
#define cpu_has_4k_cache		1
#define cpu_has_tx39_cache		0
#define cpu_has_sb1_cache		0
#define cpu_has_fpu			0
#define cpu_has_32fpr			0
#define cpu_has_counter			1
#define cpu_has_watch			1
#define cpu_has_divec			1
#define cpu_has_vce			0
#define cpu_has_cache_cdex_p		0
#define cpu_has_cache_cdex_s		0
#define cpu_has_prefetch		1
#define cpu_has_mcheck			1
#define cpu_has_ejtag			1
#define cpu_has_llsc			1

#define cpu_has_mips16			0
#define cpu_has_mips16e2		0
#define cpu_has_mdmx			0
#define cpu_has_mips3d			0
#define cpu_has_smartmips		0

#define cpu_has_vtag_icache		0

#define cpu_has_mips32r1		1
#define cpu_has_mips32r2		0
#define cpu_has_mips64r1		0
#define cpu_has_mips64r2		0

#define cpu_has_dsp			0
#define cpu_has_dsp2			0
#define cpu_has_mipsmt			0

/* #define cpu_has_nofpuex		? */
#define cpu_has_64bits			0
#define cpu_has_64bit_zero_reg		0
#define cpu_has_64bit_gp_regs		0

#define cpu_has_inclusive_pcaches	0

#define cpu_dcache_line_size()		16
#define cpu_icache_line_size()		16

#endif /* __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H */
