#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Nov 21 18:57:10 2014
# Process ID: 4860
# Log file: C:/Users/Antonin/FPGA_project/Test/Test.runs/synth_1/display_test.vds
# Journal file: C:/Users/Antonin/FPGA_project/Test/Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_test.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Antonin/FPGA_project/Test/Test.cache/wt [current_project]
# set_property parent.project_path C:/Users/Antonin/FPGA_project/Test/Test.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# read_vhdl -library xil_defaultlib {
#   C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/packages/globe_package.vhd
#   C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/packages/image_package.vhd
#   C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/display_package.vhd
#   C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd
#   C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_pixel.vhd
#   C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_to_stripe.vhd
#   C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/display_test.vhd
# }
# read_xdc C:/Users/Antonin/FPGA_project/Test/Test.srcs/constrs_1/new/top.xdc
# set_property used_in_implementation false [get_files C:/Users/Antonin/FPGA_project/Test/Test.srcs/constrs_1/new/top.xdc]
# catch { write_hwdef -file display_test.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top display_test -part xc7z020clg484-1
Command: synth_design -top display_test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 232.418 ; gain = 71.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_test' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/display_test.vhd:17]
INFO: [Synth 8-3491] module 'column_reader' declared at 'C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:28' bound to instance 'column_reader_inst' of component 'column_reader' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/display_test.vhd:63]
INFO: [Synth 8-638] synthesizing module 'column_reader' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'column_reader' (1#1) [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:37]
INFO: [Synth 8-3491] module 'send_pixel' declared at 'C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_pixel.vhd:28' bound to instance 'send_pixel_inst' of component 'send_pixel' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/display_test.vhd:71]
INFO: [Synth 8-638] synthesizing module 'send_pixel' [C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_pixel.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'send_pixel' (2#1) [C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_pixel.vhd:40]
INFO: [Synth 8-3491] module 'send_to_stripe' declared at 'C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_to_stripe.vhd:15' bound to instance 'send_to_stripe_inst' of component 'send_to_stripe' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/display_test.vhd:82]
INFO: [Synth 8-638] synthesizing module 'send_to_stripe' [C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_to_stripe.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'send_to_stripe' (3#1) [C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_to_stripe.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'display_test' (4#1) [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/display_test.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 268.414 ; gain = 107.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 268.414 ; gain = 107.223
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Antonin/FPGA_project/Test/Test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Antonin/FPGA_project/Test/Test.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 606.656 ; gain = 0.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'strip_reg[12][2][7:0]' into 'strip_reg[19][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[11][2][7:0]' into 'strip_reg[18][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[10][2][7:0]' into 'strip_reg[17][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[9][2][7:0]' into 'strip_reg[16][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[8][2][7:0]' into 'strip_reg[15][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[7][2][7:0]' into 'strip_reg[14][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[6][2][7:0]' into 'strip_reg[13][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[6][1][7:0]' into 'strip_reg[19][2][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[5][2][7:0]' into 'strip_reg[12][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[5][1][7:0]' into 'strip_reg[18][2][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[4][2][7:0]' into 'strip_reg[11][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[4][1][7:0]' into 'strip_reg[17][2][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[3][2][7:0]' into 'strip_reg[10][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[3][1][7:0]' into 'strip_reg[16][2][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[2][2][7:0]' into 'strip_reg[9][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[2][1][7:0]' into 'strip_reg[15][2][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[1][2][7:0]' into 'strip_reg[8][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[1][1][7:0]' into 'strip_reg[14][2][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[0][2][7:0]' into 'strip_reg[7][1][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'strip_reg[0][1][7:0]' into 'strip_reg[13][2][7:0]' [C:/Users/Antonin/FPGA_project/Test/Test.srcs/sources_1/new/column_reader.vhd:55]
INFO: [Synth 8-4471] merging register 'out_enable_reg' into 'out_enable_r_reg' [C:/Users/Antonin/FPGA_project/Globe_persistance_retinienne/Globe_persistance_retinienne.srcs/sources_1/new/send_pixel.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 43    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  21 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_test 
Detailed RTL Component Info : 
Module column_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 40    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
Module send_pixel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module send_to_stripe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 606.656 ; gain = 445.465

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[19][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[19][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[19][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[19][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[19][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[19][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[19][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[18][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[18][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[18][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[18][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[18][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[18][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[18][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[17][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[17][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[17][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[17][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[17][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[17][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[17][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[16][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[16][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[16][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[16][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[16][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[16][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[16][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[15][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[15][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[15][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[15][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[15][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[15][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[15][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[14][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[14][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[14][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[14][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[14][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[14][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[14][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[13][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[13][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[13][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[13][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[13][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[13][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[13][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[12][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[12][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[12][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[12][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[12][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[12][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[12][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[11][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[11][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[11][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[11][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[11][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[11][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[11][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[10][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[10][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[10][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[10][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[10][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[10][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[10][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[9][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[9][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[9][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[9][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[9][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[9][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[9][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[8][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[8][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[8][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[8][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[8][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[8][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[8][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[7][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[7][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[7][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[7][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[7][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[7][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[7][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[6][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[6][0][6] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[6][0][5] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[6][0][4] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[6][0][3] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[6][0][2] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[6][0][1] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[5][0][7] ) is unused and will be removed from module display_test.
WARNING: [Synth 8-3332] Sequential element (\column_reader_inst/strip_reg[5][0][6] ) is unused and will be removed from module display_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\send_to_stripe_inst/count_reg[7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 606.656 ; gain = 445.465

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |LUT2   |     4|
|5     |LUT3   |    42|
|6     |LUT4   |    17|
|7     |LUT5   |    46|
|8     |LUT6   |    28|
|9     |MUXF7  |     6|
|10    |MUXF8  |     3|
|11    |FDCE   |   108|
|12    |FDPE   |     2|
|13    |IBUF   |     2|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   300|
|2     |  column_reader_inst  |column_reader  |   226|
|3     |  send_pixel_inst     |send_pixel     |    43|
|4     |  send_to_stripe_inst |send_to_stripe |    27|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 606.656 ; gain = 445.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 305 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 606.656 ; gain = 88.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 606.656 ; gain = 445.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 606.656 ; gain = 426.691
# write_checkpoint display_test.dcp
# catch { report_utilization -file display_test_utilization_synth.rpt -pb display_test_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 606.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 18:57:52 2014...
