[04/24 13:14:25      0s] 
[04/24 13:14:25      0s] Cadence Innovus(TM) Implementation System.
[04/24 13:14:25      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/24 13:14:25      0s] 
[04/24 13:14:25      0s] Version:	v16.12-s051_1, built Wed Aug 17 12:18:54 PDT 2016
[04/24 13:14:25      0s] Options:	
[04/24 13:14:25      0s] Date:		Tue Apr 24 13:14:25 2018
[04/24 13:14:25      0s] Host:		ee215lnx11.ecn.purdue.edu (x86_64 w/Linux 2.6.32-696.23.1.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz 8192KB)
[04/24 13:14:25      0s] OS:		Red Hat Enterprise Linux Workstation release 6.9 (Santiago)
[04/24 13:14:25      0s] 
[04/24 13:14:25      0s] License:
[04/24 13:14:25      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[04/24 13:14:25      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/24 13:14:49      8s] @(#)CDS: Innovus v16.12-s051_1 (64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5)
[04/24 13:14:49      8s] @(#)CDS: NanoRoute 16.12-s051_1 NR160816-1350/16_12-UB (database version 2.30, 347.6.1) {superthreading v1.30}
[04/24 13:14:49      8s] @(#)CDS: AAE 16.12-s026 (64bit) 08/17/2016 (Linux 2.6.18-194.el5)
[04/24 13:14:49      8s] @(#)CDS: CTE 16.12-s023_1 () Aug 12 2016 01:35:46 ( )
[04/24 13:14:49      8s] @(#)CDS: SYNTECH 16.12-s009_1 () Aug 11 2016 01:33:09 ( )
[04/24 13:14:49      8s] @(#)CDS: CPE v16.12-s054
[04/24 13:14:49      8s] @(#)CDS: IQRC/TQRC 15.2.4-s467 (64bit) Wed Jul 20 17:12:38 PDT 2016 (Linux 2.6.18-194.el5)
[04/24 13:14:49      8s] @(#)CDS: OA 22.50-p049 Fri Jun 10 10:56:20 2016
[04/24 13:14:49      8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/24 13:14:49      8s] @(#)CDS: RCDB 11.8
[04/24 13:14:49      8s] --- Running on ee215lnx11.ecn.purdue.edu (x86_64 w/Linux 2.6.32-696.23.1.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz 8192KB) ---
[04/24 13:14:50      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7138_ee215lnx11.ecn.purdue.edu_mg59_UUh7aU.

[04/24 13:14:51      8s] 
[04/24 13:14:51      8s] **INFO:  MMMC transition support version v31-84 
[04/24 13:14:51      8s] 
[04/24 13:14:51      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/24 13:14:51      8s] <CMD> suppressMessage ENCEXT-2799
[04/24 13:14:51      8s] <CMD> getDrawView
[04/24 13:14:51      8s] <CMD> loadWorkspace -name Physical
[04/24 13:14:51      8s] <CMD> win
[04/24 13:15:32     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/24 13:15:32     12s] <CMD> suppressMessage ENCEXT-2799
[04/24 13:15:32     12s] <CMD> getDrawView
[04/24 13:15:32     12s] <CMD> loadWorkspace -name Physical
[04/24 13:15:32     12s] <CMD> win
[04/24 13:15:32     12s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/24 13:15:32     12s] <CMD> set conf_qxconf_file NULL
[04/24 13:15:32     12s] <CMD> set conf_qxlib_file NULL
[04/24 13:15:32     12s] <CMD> set defHierChar /
[04/24 13:15:32     12s] Set Default Input Pin Transition as 0.1 ps.
[04/24 13:15:32     12s] <CMD> set delaycal_input_transition_delay 0.1ps
[04/24 13:15:32     12s] <CMD> set distributed_client_message_echo 1
[04/24 13:15:32     12s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/24 13:15:32     12s] <CMD> set floorplan_default_site core
[04/24 13:15:32     12s] <CMD> set fpIsMaxIoHeight 0
[04/24 13:15:32     12s] <CMD> set init_gnd_net gnd
[04/24 13:15:32     12s] <CMD> set init_io_file innovus.io
[04/24 13:15:32     12s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[04/24 13:15:32     12s] <CMD> set init_mmmc_file osu05_MMMC.view
[04/24 13:15:32     12s] <CMD> set init_oa_search_lib {}
[04/24 13:15:32     12s] <CMD> set init_pwr_net vdd
[04/24 13:15:32     12s] <CMD> set init_verilog mapped/shabang.v
[04/24 13:15:32     12s] <CMD> set latch_time_borrow_mode max_borrow
[04/24 13:15:32     12s] <CMD> set pegDefaultResScaleFactor 1
[04/24 13:15:32     12s] <CMD> set pegDetailResScaleFactor 1
[04/24 13:15:32     12s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/24 13:15:32     12s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[04/24 13:15:32     12s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[04/24 13:15:32     12s] <CMD> set timing_library_load_pin_cap_indices {}
[04/24 13:15:32     12s] <CMD> set timing_library_write_library_to_directory {}
[04/24 13:15:32     12s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[04/24 13:15:32     12s] <CMD> init_design
[04/24 13:15:32     12s] #- Begin Load MMMC data ... (date=04/24 13:15:32, mem=499.4M)
[04/24 13:15:32     12s] #- End Load MMMC data ... (date=04/24 13:15:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=499.4M, current mem=499.4M)
[04/24 13:15:32     12s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/24 13:15:32     12s] 
[04/24 13:15:32     12s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef ...
[04/24 13:15:32     12s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[04/24 13:15:32     12s] so you are unable to create rectilinear partition in a hierarchical flow.
[04/24 13:15:32     12s] Set DBUPerIGU to M2 pitch 2400.
[04/24 13:15:32     12s] 
[04/24 13:15:32     12s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef ...
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'nwell' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'nactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'pactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'cc' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-119' for more detail.
[04/24 13:15:32     12s] **ERROR: (IMPLF-223):	The LEF via 'M2_M1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-223' for more detail.
[04/24 13:15:32     12s] **ERROR: (IMPLF-223):	The LEF via 'M3_M2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-223' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-151):	The viaRule 'viagen21' has been defined, the content will be skipped.
[04/24 13:15:32     12s] **WARN: (IMPLF-151):	The viaRule 'viagen32' has been defined, the content will be skipped.
[04/24 13:15:32     12s] **WARN: (IMPLF-151):	The viaRule 'TURN1' has been defined, the content will be skipped.
[04/24 13:15:32     12s] **WARN: (IMPLF-151):	The viaRule 'TURN2' has been defined, the content will be skipped.
[04/24 13:15:32     12s] **WARN: (IMPLF-151):	The viaRule 'TURN3' has been defined, the content will be skipped.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'FILL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'AND2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'AOI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'AOI22X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'BUFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'BUFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'DFFNEGX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'NOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'DFFPOSX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'FAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'HAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'NAND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'NAND3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'NOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (IMPLF-58):	MACRO 'OAI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:15:32     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:32     12s] Type 'man IMPLF-58' for more detail.
[04/24 13:15:32     12s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[04/24 13:15:32     12s] To increase the message display limit, refer to the product command reference manual.
[04/24 13:15:33     12s] **WARN: (IMPLF-61):	40 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[04/24 13:15:33     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:15:33     12s] Type 'man IMPLF-61' for more detail.
[04/24 13:15:33     12s] 
[04/24 13:15:33     12s] viaInitial starts at Tue Apr 24 13:15:33 2018
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[04/24 13:15:33     12s] Type 'man IMPPP-557' for more detail.
[04/24 13:15:33     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[04/24 13:15:33     12s] Type 'man IMPPP-557' for more detail.
[04/24 13:15:33     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[04/24 13:15:33     12s] Type 'man IMPPP-557' for more detail.
[04/24 13:15:33     12s] viaInitial ends at Tue Apr 24 13:15:33 2018
Loading view definition file from osu05_MMMC.view
[04/24 13:15:33     12s] Reading OSUv2.7 timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib' ...
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/24 13:15:33     13s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/24 13:15:33     13s] Read 39 cells in library 'osu05_stdcells' 
[04/24 13:15:33     13s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=1.13min, fe_mem=523.6M) ***
[04/24 13:15:33     13s] **ERROR: (IMPSYT-16038):	The specified file 'mapped/shabang.v' could not be found. Check your file system, correct the file name.
[04/24 13:15:33     13s] **ERROR: (IMPIMEX-7008):	No netlist files are found.
[04/24 13:15:33     13s] 
[04/24 13:16:48     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/24 13:16:48     20s] <CMD> suppressMessage ENCEXT-2799
[04/24 13:16:48     20s] <CMD> getDrawView
[04/24 13:16:48     20s] <CMD> loadWorkspace -name Physical
[04/24 13:16:48     20s] <CMD> win
[04/24 13:16:48     20s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/24 13:16:48     20s] <CMD> set conf_qxconf_file NULL
[04/24 13:16:48     20s] <CMD> set conf_qxlib_file NULL
[04/24 13:16:48     20s] <CMD> set defHierChar /
[04/24 13:16:48     20s] Set Default Input Pin Transition as 0.1 ps.
[04/24 13:16:48     20s] <CMD> set delaycal_input_transition_delay 0.1ps
[04/24 13:16:48     20s] <CMD> set distributed_client_message_echo 1
[04/24 13:16:48     20s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/24 13:16:48     20s] <CMD> set floorplan_default_site core
[04/24 13:16:48     20s] <CMD> set fpIsMaxIoHeight 0
[04/24 13:16:48     20s] <CMD> set init_gnd_net gnd
[04/24 13:16:48     20s] <CMD> set init_io_file innovus.io
[04/24 13:16:48     20s] <CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
[04/24 13:16:48     20s] <CMD> set init_mmmc_file osu05_MMMC.view
[04/24 13:16:48     20s] <CMD> set init_oa_search_lib {}
[04/24 13:16:48     20s] <CMD> set init_pwr_net vdd
[04/24 13:16:48     20s] <CMD> set init_verilog mapped/shabang.v
[04/24 13:16:48     20s] <CMD> set latch_time_borrow_mode max_borrow
[04/24 13:16:48     20s] <CMD> set pegDefaultResScaleFactor 1
[04/24 13:16:48     20s] <CMD> set pegDetailResScaleFactor 1
[04/24 13:16:48     20s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/24 13:16:48     20s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[04/24 13:16:48     20s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[04/24 13:16:48     20s] <CMD> set timing_library_load_pin_cap_indices {}
[04/24 13:16:48     20s] <CMD> set timing_library_write_library_to_directory {}
[04/24 13:16:48     20s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[04/24 13:16:48     20s] <CMD> init_design
[04/24 13:16:48     20s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/24 13:16:48     20s] #- Begin Load MMMC data ... (date=04/24 13:16:48, mem=523.6M)
[04/24 13:16:48     20s] Extraction setup Started 
[04/24 13:16:48     20s] Extraction setup Started 
[04/24 13:16:48     20s] The existing analysis_view 'osu05' has been replaced with new attributes.
[04/24 13:16:48     20s] INFO: New setup and hold views overwrite old settings during design initialization
[04/24 13:16:48     20s] #- End Load MMMC data ... (date=04/24 13:16:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=523.6M, current mem=523.6M)
[04/24 13:16:48     20s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/24 13:16:48     20s] 
[04/24 13:16:48     20s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef ...
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'nwell' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'nactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'pactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'cc' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **ERROR: (IMPLF-223):	The LEF via 'M2_M1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-223' for more detail.
[04/24 13:16:48     20s] **ERROR: (IMPLF-223):	The LEF via 'M3_M2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-223' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'viagen21' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'viagen32' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'TURN1' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'TURN2' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'TURN3' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'FILL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'AND2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'AOI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'AOI22X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'BUFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'BUFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'DFFNEGX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'NOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'DFFPOSX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'FAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'HAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'NAND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'NAND3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'NOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-58):	MACRO 'OAI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-58' for more detail.
[04/24 13:16:48     20s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[04/24 13:16:48     20s] To increase the message display limit, refer to the product command reference manual.
[04/24 13:16:48     20s] 
[04/24 13:16:48     20s] Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef ...
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'nwell' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'nactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'pactive' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'cc' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-119' for more detail.
[04/24 13:16:48     20s] **ERROR: (IMPLF-223):	The LEF via 'M2_M1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-223' for more detail.
[04/24 13:16:48     20s] **ERROR: (IMPLF-223):	The LEF via 'M3_M2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-223' for more detail.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'viagen21' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'viagen32' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'TURN1' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'TURN2' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-151):	The viaRule 'TURN3' has been defined, the content will be skipped.
[04/24 13:16:48     20s] **WARN: (IMPLF-61):	80 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[04/24 13:16:48     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/24 13:16:48     20s] Type 'man IMPLF-61' for more detail.
[04/24 13:16:48     20s] Loading view definition file from osu05_MMMC.view
[04/24 13:16:48     20s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.34min, fe_real=2.38min, fe_mem=523.6M) ***
[04/24 13:16:48     20s] #- Begin Load netlist data ... (date=04/24 13:16:48, mem=523.6M)
[04/24 13:16:48     20s] *** Begin netlist parsing (mem=523.6M) ***
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/24 13:16:48     20s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/24 13:16:48     20s] To increase the message display limit, refer to the product command reference manual.
[04/24 13:16:48     20s] Created 39 new cells from 1 timing libraries.
[04/24 13:16:48     20s] Reading netlist ...
[04/24 13:16:48     20s] Backslashed names will retain backslash and a trailing blank character.
[04/24 13:16:48     20s] Reading verilog netlist 'mapped/shabang.v'
[04/24 13:16:48     20s] 
[04/24 13:16:48     20s] *** Memory Usage v#1 (Current mem = 523.637M, initial mem = 166.582M) ***
[04/24 13:16:48     20s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=523.6M) ***
[04/24 13:16:48     20s] #- End Load netlist data ... (date=04/24 13:16:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=523.6M, current mem=523.6M)
[04/24 13:16:48     20s] Top level cell is shabang.
[04/24 13:16:49     20s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[04/24 13:16:49     20s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[04/24 13:16:49     20s] Hooked 39 DB cells to tlib cells.
[04/24 13:16:49     20s] Starting recursive module instantiation check.
[04/24 13:16:49     20s] No recursion found.
[04/24 13:16:49     20s] Building hierarchical netlist for Cell shabang ...
[04/24 13:16:49     20s] *** Netlist is unique.
[04/24 13:16:49     20s] ** info: there are 99 modules.
[04/24 13:16:49     20s] ** info: there are 6381 stdCell insts.
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] *** Memory Usage v#1 (Current mem = 557.395M, initial mem = 166.582M) ***
[04/24 13:16:49     20s] Reading IO assignment file "innovus.io" ...
[04/24 13:16:49     20s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/24 13:16:49     20s] Type 'man IMPFP-3961' for more detail.
[04/24 13:16:49     20s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/24 13:16:49     20s] Type 'man IMPFP-3961' for more detail.
[04/24 13:16:49     20s] Horizontal Layer M1 offset = 1500 (derived)
[04/24 13:16:49     20s] Vertical Layer M2 offset = 1200 (derived)
[04/24 13:16:49     20s] Set Default Net Delay as 1000 ps.
[04/24 13:16:49     20s] Set Default Net Load as 0.5 pF. 
[04/24 13:16:49     20s] Set Default Input Pin Transition as 0.1 ps.
[04/24 13:16:49     20s] Extraction setup Started 
[04/24 13:16:49     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/24 13:16:49     20s] Reading Capacitance Table File osu05.capTbl ...
[04/24 13:16:49     20s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[04/24 13:16:49     20s] Importing multi-corner RC tables ... 
[04/24 13:16:49     20s] Summary of Active RC-Corners : 
[04/24 13:16:49     20s]  
[04/24 13:16:49     20s]  Analysis View: osu05
[04/24 13:16:49     20s]     RC-Corner Name        : osu05
[04/24 13:16:49     20s]     RC-Corner Index       : 0
[04/24 13:16:49     20s]     RC-Corner Temperature : 30 Celsius
[04/24 13:16:49     20s]     RC-Corner Cap Table   : 'osu05.capTbl'
[04/24 13:16:49     20s]     RC-Corner PreRoute Res Factor         : 1
[04/24 13:16:49     20s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 13:16:49     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 13:16:49     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 13:16:49     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 13:16:49     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 13:16:49     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:16:49     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 13:16:49     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 13:16:49     20s] *Info: initialize multi-corner CTS.
[04/24 13:16:49     20s] Reading timing constraints file 'prects.sdc' ...
[04/24 13:16:49     20s] Current (total cpu=0:00:20.9, real=0:02:24, peak res=250.9M, current mem=671.9M)
[04/24 13:16:49     20s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File prects.sdc, Line 11).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File prects.sdc, Line 11).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLNL-312):	create_clock: Invalid list of pins: '{}' (File prects.sdc, Line 11).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File prects.sdc, Line 14).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File prects.sdc, Line 15).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] INFO (CTE): Reading of timing constraints file prects.sdc completed, with 1 Warnings and 4 Errors.
[04/24 13:16:49     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=252.6M, current mem=674.7M)
[04/24 13:16:49     20s] Current (total cpu=0:00:20.9, real=0:02:24, peak res=252.6M, current mem=674.7M)
[04/24 13:16:49     20s] Reading timing constraints file 'postcts.sdc' ...
[04/24 13:16:49     20s] Current (total cpu=0:00:20.9, real=0:02:24, peak res=252.7M, current mem=674.7M)
[04/24 13:16:49     20s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*' (File postcts.sdc, Line 1).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*' (File postcts.sdc, Line 1).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'ports, pins, or clocks' that match '' (File postcts.sdc, Line 1).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*' (File postcts.sdc, Line 2).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*' (File postcts.sdc, Line 2).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'ports, pins, or clocks' that match '' (File postcts.sdc, Line 2).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*' (File postcts.sdc, Line 3).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*' (File postcts.sdc, Line 3).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File postcts.sdc, Line 3).
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] INFO (CTE): Reading of timing constraints file postcts.sdc completed, with 3 Warnings and 6 Errors.
[04/24 13:16:49     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=253.0M, current mem=676.1M)
[04/24 13:16:49     20s] Current (total cpu=0:00:21.0, real=0:02:24, peak res=253.0M, current mem=676.1M)
[04/24 13:16:49     20s] Summary for sequential cells idenfication: 
[04/24 13:16:49     20s] Identified SBFF number: 3
[04/24 13:16:49     20s] Identified MBFF number: 0
[04/24 13:16:49     20s] Not identified SBFF number: 0
[04/24 13:16:49     20s] Not identified MBFF number: 0
[04/24 13:16:49     20s] Number of sequential cells which are not FFs: 1
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] Total number of combinational cells: 26
[04/24 13:16:49     20s] Total number of sequential cells: 4
[04/24 13:16:49     20s] Total number of tristate cells: 2
[04/24 13:16:49     20s] Total number of level shifter cells: 0
[04/24 13:16:49     20s] Total number of power gating cells: 0
[04/24 13:16:49     20s] Total number of isolation cells: 0
[04/24 13:16:49     20s] Total number of power switch cells: 0
[04/24 13:16:49     20s] Total number of pulse generator cells: 0
[04/24 13:16:49     20s] Total number of always on buffers: 0
[04/24 13:16:49     20s] Total number of retention cells: 0
[04/24 13:16:49     20s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[04/24 13:16:49     20s] Total number of usable buffers: 3
[04/24 13:16:49     20s] List of unusable buffers:
[04/24 13:16:49     20s] Total number of unusable buffers: 0
[04/24 13:16:49     20s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[04/24 13:16:49     20s] Total number of usable inverters: 4
[04/24 13:16:49     20s] List of unusable inverters:
[04/24 13:16:49     20s] Total number of unusable inverters: 0
[04/24 13:16:49     20s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[04/24 13:16:49     20s] Total number of identified usable delay cells: 2
[04/24 13:16:49     20s] List of identified unusable delay cells:
[04/24 13:16:49     20s] Total number of identified unusable delay cells: 0
[04/24 13:16:49     20s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/24 13:16:49     20s] <CMD> floorPlan -r 1.0 0.4 50 50 50 50
[04/24 13:16:49     20s] Snap core to left to manufacture grid: 49.9500.
[04/24 13:16:49     20s] Snap core to bottom to manufacture grid: 49.9500.
[04/24 13:16:49     20s] Snap core to right to manufacture grid: 49.9500.
[04/24 13:16:49     20s] Snap core to top to manufacture grid: 49.9500.
[04/24 13:16:49     20s] Horizontal Layer M1 offset = 1500 (derived)
[04/24 13:16:49     20s] Vertical Layer M2 offset = 1200 (derived)
[04/24 13:16:49     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/24 13:16:49     20s] <CMD> unfixAllIos
[04/24 13:16:49     20s] <CMD> legalizePin
[04/24 13:16:49     20s] #- Begin legalizePin (date=04/24 13:16:49, mem=684.1M)
[04/24 13:16:49     20s] 
[04/24 13:16:49     20s] Start pin legalization for the partition [shabang]:
[04/24 13:16:49     20s] Summary report for top level: [shabang] 
[04/24 13:16:49     20s] 	Total Pads                         : 0
[04/24 13:16:49     20s] 	Total Pins                         : 9
[04/24 13:16:49     20s] 	Legally Assigned Pins              : 0
[04/24 13:16:49     20s] 	Illegally Assigned Pins            : 0
[04/24 13:16:49     20s] 	Unplaced Pins                      : 9
[04/24 13:16:49     20s] 	Constant/Spl Net Pins              : 0
[04/24 13:16:49     20s] 	Internal Pins                      : 0
[04/24 13:16:49     20s] 	Legally Assigned Feedthrough Pins  : 0
[04/24 13:16:49     20s] 	Illegally Assigned Feedthrough Pins: 0
[04/24 13:16:49     20s] End of Summary report
[04/24 13:16:49     20s] End pin legalization for the partition [shabang].
[04/24 13:16:49     20s] 
[04/24 13:16:49     21s] #- End legalizePin (date=04/24 13:16:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=684.1M, current mem=684.1M)
[04/24 13:16:49     21s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[04/24 13:16:49     21s] #- Begin addRing (date=04/24 13:16:49, mem=684.1M)
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/24 13:16:49     21s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/24 13:16:49     21s] 
[04/24 13:16:49     21s] Ring generation is complete; vias are now being generated.
[04/24 13:16:49     21s] addRing created 8 wires.
[04/24 13:16:49     21s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[04/24 13:16:49     21s] +--------+----------------+----------------+
[04/24 13:16:49     21s] |  Layer |     Created    |     Deleted    |
[04/24 13:16:49     21s] +--------+----------------+----------------+
[04/24 13:16:49     21s] | metal1 |        4       |       NA       |
[04/24 13:16:49     21s] |   via  |        8       |        0       |
[04/24 13:16:49     21s] | metal2 |        4       |       NA       |
[04/24 13:16:49     21s] +--------+----------------+----------------+
[04/24 13:16:49     21s] #- End addRing (date=04/24 13:16:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=684.1M, current mem=684.1M)
[04/24 13:16:49     21s] <CMD> setPlaceMode -congEffort medium
[04/24 13:16:49     21s] <CMD> placeDesign -inPlaceOpt
[04/24 13:16:49     21s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[04/24 13:16:49     21s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/24 13:16:49     21s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/24 13:16:49     21s] *** Starting placeDesign concurrent flow ***
[04/24 13:16:49     21s] **INFO: Enable pre-place timing setting for timing analysis
[04/24 13:16:49     21s] Set Using Default Delay Limit as 101.
[04/24 13:16:49     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/24 13:16:49     21s] Set Default Net Delay as 0 ps.
[04/24 13:16:49     21s] Set Default Net Load as 0 pF. 
[04/24 13:16:49     21s] **INFO: Analyzing IO path groups for slack adjustment
[04/24 13:16:49     21s] **INFO: Disable pre-place timing setting for timing analysis
[04/24 13:16:49     21s] Set Using Default Delay Limit as 1000.
[04/24 13:16:49     21s] Set Default Net Delay as 1000 ps.
[04/24 13:16:49     21s] Set Default Net Load as 0.5 pF. 
[04/24 13:16:49     21s] *** Start deleteBufferTree ***
[04/24 13:16:49     21s] Info: Detect buffers to remove automatically.
[04/24 13:16:49     21s] Analyzing netlist ...
[04/24 13:16:49     21s] Updating netlist
[04/24 13:16:49     21s] siFlow : Timing analysis mode is single, using late cdB files
[04/24 13:16:49     21s] 
[04/24 13:16:49     21s] *summary: 198 instances (buffers/inverters) removed
[04/24 13:16:49     21s] *** Finish deleteBufferTree (0:00:00.3) ***
[04/24 13:16:49     21s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/24 13:16:49     21s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/24 13:16:49     21s] Deleted 0 physical inst  (cell - / prefix -).
[04/24 13:16:49     21s] Extracting standard cell pins and blockage ...... 
[04/24 13:16:49     21s] Pin and blockage extraction finished
[04/24 13:16:49     21s] Extracting macro/IO cell pins and blockage ...... 
[04/24 13:16:49     21s] Pin and blockage extraction finished
[04/24 13:16:49     21s] *** Starting "NanoPlace(TM) placement v#1 (mem=941.1M)" ...
[04/24 13:16:50     21s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/24 13:16:50     21s] #std cell=6185 (0 fixed + 6185 movable) #block=0 (0 floating + 0 preplaced)
[04/24 13:16:50     21s] #ioInst=52 #net=6196 #term=20140 #term/net=3.25, #fixedIo=52, #floatIo=0, #fixedPin=0, #floatPin=9
[04/24 13:16:50     21s] stdCell: 6185 single + 0 double + 0 multi
[04/24 13:16:50     21s] Total standard cell length = 89.8896 (mm), area = 2.6967 (mm^2)
[04/24 13:16:50     21s] Core basic site is core
[04/24 13:16:50     21s] Estimated cell power/ground rail width = 3.750 um
[04/24 13:16:50     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:16:50     21s] Apply auto density screen in pre-place stage.
[04/24 13:16:50     21s] Auto density screen increases utilization from 0.394 to 0.394
[04/24 13:16:50     21s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 941.1M
[04/24 13:16:50     21s] Average module density = 0.394.
[04/24 13:16:50     21s] Density for the design = 0.394.
[04/24 13:16:50     21s]        = stdcell_area 37454 sites (2696688 um^2) / alloc_area 95091 sites (6846552 um^2).
[04/24 13:16:50     21s] Pin Density = 0.2118.
[04/24 13:16:50     21s]             = total # of pins 20140 / total area 95091.
[04/24 13:16:50     21s] Initial padding reaches pin density 0.413 for top
[04/24 13:16:50     21s] Initial padding increases density from 0.394 to 0.673 for top
[04/24 13:16:50     21s] === lastAutoLevel = 8 
[04/24 13:16:50     21s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/24 13:16:51     21s] Iteration  1: Total net bbox = 3.222e-08 (1.68e-08 1.54e-08)
[04/24 13:16:51     21s]               Est.  stn bbox = 3.332e-08 (1.74e-08 1.60e-08)
[04/24 13:16:51     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 941.1M
[04/24 13:16:51     21s] Iteration  2: Total net bbox = 3.222e-08 (1.68e-08 1.54e-08)
[04/24 13:16:51     21s]               Est.  stn bbox = 3.332e-08 (1.74e-08 1.60e-08)
[04/24 13:16:51     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 941.1M
[04/24 13:16:51     21s] exp_mt_sequential is set from setPlaceMode option to 1
[04/24 13:16:51     21s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/24 13:16:51     21s] place_exp_mt_interval set to default 32
[04/24 13:16:51     21s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/24 13:16:51     21s] Iteration  3: Total net bbox = 2.376e+02 (1.10e+02 1.27e+02)
[04/24 13:16:51     21s]               Est.  stn bbox = 3.180e+02 (1.46e+02 1.72e+02)
[04/24 13:16:51     21s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 957.1M
[04/24 13:16:52     22s] Iteration  4: Total net bbox = 2.907e+05 (1.42e+05 1.49e+05)
[04/24 13:16:52     22s]               Est.  stn bbox = 4.187e+05 (2.02e+05 2.17e+05)
[04/24 13:16:52     22s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 957.1M
[04/24 13:16:53     23s] Iteration  5: Total net bbox = 3.666e+05 (1.63e+05 2.03e+05)
[04/24 13:16:53     23s]               Est.  stn bbox = 5.202e+05 (2.31e+05 2.89e+05)
[04/24 13:16:53     23s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 957.1M
[04/24 13:16:55     26s] Iteration  6: Total net bbox = 4.951e+05 (2.45e+05 2.50e+05)
[04/24 13:16:55     26s]               Est.  stn bbox = 6.763e+05 (3.30e+05 3.47e+05)
[04/24 13:16:55     26s]               cpu = 0:00:02.7 real = 0:00:02.0 mem = 967.1M
[04/24 13:16:55     26s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/24 13:16:55     26s] enableMT= 3
[04/24 13:16:55     26s] useHNameCompare= 3 (lazy mode)
[04/24 13:16:55     26s] doMTMainInit= 1
[04/24 13:16:55     26s] doMTFlushLazyWireDelete= 1
[04/24 13:16:55     26s] useFastLRoute= 0
[04/24 13:16:55     26s] useFastCRoute= 1
[04/24 13:16:55     26s] doMTNetInitAdjWires= 1
[04/24 13:16:55     26s] wireMPoolNoThreadCheck= 1
[04/24 13:16:55     26s] allMPoolNoThreadCheck= 1
[04/24 13:16:55     26s] doNotUseMPoolInCRoute= 1
[04/24 13:16:55     26s] doMTSprFixZeroViaCodes= 1
[04/24 13:16:55     26s] doMTDtrRoute1CleanupA= 1
[04/24 13:16:55     26s] doMTDtrRoute1CleanupB= 1
[04/24 13:16:55     26s] doMTWireLenCalc= 0
[04/24 13:16:55     26s] doSkipQALenRecalc= 1
[04/24 13:16:55     26s] doMTMainCleanup= 1
[04/24 13:16:55     26s] doMTMoveCellTermsToMSLayer= 1
[04/24 13:16:55     26s] doMTConvertWiresToNewViaCode= 1
[04/24 13:16:55     26s] doMTRemoveAntenna= 1
[04/24 13:16:55     26s] doMTCheckConnectivity= 1
[04/24 13:16:55     26s] enableRuntimeLog= 0
[04/24 13:16:55     26s] Congestion driven padding in post-place stage.
[04/24 13:16:55     26s] Congestion driven padding increases utilization from 0.673 to 0.673
[04/24 13:16:55     26s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 952.1M
[04/24 13:16:57     27s] Iteration  7: Total net bbox = 5.285e+05 (2.68e+05 2.61e+05)
[04/24 13:16:57     27s]               Est.  stn bbox = 7.185e+05 (3.58e+05 3.61e+05)
[04/24 13:16:57     27s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 952.1M
[04/24 13:16:57     27s] Iteration  8: Total net bbox = 5.285e+05 (2.68e+05 2.61e+05)
[04/24 13:16:57     27s]               Est.  stn bbox = 7.185e+05 (3.58e+05 3.61e+05)
[04/24 13:16:57     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 952.1M
[04/24 13:17:00     30s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/24 13:17:00     30s] Congestion driven padding in post-place stage.
[04/24 13:17:00     30s] Congestion driven padding increases utilization from 0.673 to 0.680
[04/24 13:17:00     30s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.1M
[04/24 13:17:01     31s] Iteration  9: Total net bbox = 5.746e+05 (2.90e+05 2.84e+05)
[04/24 13:17:01     31s]               Est.  stn bbox = 7.799e+05 (3.86e+05 3.94e+05)
[04/24 13:17:01     31s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 953.1M
[04/24 13:17:01     31s] Iteration 10: Total net bbox = 5.746e+05 (2.90e+05 2.84e+05)
[04/24 13:17:01     31s]               Est.  stn bbox = 7.799e+05 (3.86e+05 3.94e+05)
[04/24 13:17:01     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.1M
[04/24 13:17:10     40s] Iteration 11: Total net bbox = 7.448e+05 (3.78e+05 3.67e+05)
[04/24 13:17:10     40s]               Est.  stn bbox = 9.545e+05 (4.76e+05 4.78e+05)
[04/24 13:17:10     40s]               cpu = 0:00:09.1 real = 0:00:09.0 mem = 954.1M
[04/24 13:17:10     40s] Iteration 12: Total net bbox = 7.448e+05 (3.78e+05 3.67e+05)
[04/24 13:17:10     40s]               Est.  stn bbox = 9.545e+05 (4.76e+05 4.78e+05)
[04/24 13:17:10     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 954.1M
[04/24 13:17:10     40s] Iteration 13: Total net bbox = 7.448e+05 (3.78e+05 3.67e+05)
[04/24 13:17:10     40s]               Est.  stn bbox = 9.545e+05 (4.76e+05 4.78e+05)
[04/24 13:17:10     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 954.1M
[04/24 13:17:10     40s] *** cost = 7.448e+05 (3.78e+05 3.67e+05) (cpu for global=0:00:19.2) real=0:00:20.0***
[04/24 13:17:10     40s] Core Placement runtime cpu: 0:00:19.1 real: 0:00:20.0
[04/24 13:17:10     40s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/24 13:17:10     40s] Type 'man IMPSP-9025' for more detail.
[04/24 13:17:10     40s] #spOpts: mergeVia=F 
[04/24 13:17:10     40s] Core basic site is core
[04/24 13:17:10     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:10     40s] *** Starting refinePlace (0:00:40.7 mem=954.1M) ***
[04/24 13:17:10     40s] Total net bbox length = 7.448e+05 (3.778e+05 3.671e+05) (ext = 1.410e+04)
[04/24 13:17:10     40s] Starting refinePlace ...
[04/24 13:17:10     40s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/24 13:17:10     40s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[04/24 13:17:10     40s] Density distribution unevenness ratio = 11.179%
[04/24 13:17:10     40s]   Spread Effort: high, pre-route mode, useDDP on.
[04/24 13:17:10     40s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=954.1MB) @(0:00:40.7 - 0:00:40.8).
[04/24 13:17:10     40s] Move report: preRPlace moves 6185 insts, mean move: 8.24 um, max move: 27.55 um
[04/24 13:17:10     40s] 	Max move on inst (Ethernet_input/FIFO/MEM/U3410): (2950.83, 2406.62) --> (2964.00, 2421.00)
[04/24 13:17:10     40s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[04/24 13:17:10     40s] wireLenOptFixPriorityInst 0 inst fixed
[04/24 13:17:10     40s] Placement tweakage begins.
[04/24 13:17:10     40s] wire length = 1.009e+06
[04/24 13:17:10     41s] wire length = 9.692e+05
[04/24 13:17:10     41s] Placement tweakage ends.
[04/24 13:17:10     41s] Move report: tweak moves 1000 insts, mean move: 31.30 um, max move: 140.40 um
[04/24 13:17:10     41s] 	Max move on inst (Ethernet_input/FIFO/MEM/U197): (1519.20, 1611.00) --> (1408.80, 1641.00)
[04/24 13:17:10     41s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=955.1MB) @(0:00:40.8 - 0:00:41.4).
[04/24 13:17:10     41s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/24 13:17:10     41s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=955.1MB) @(0:00:41.4 - 0:00:41.4).
[04/24 13:17:10     41s] Move report: Detail placement moves 6185 insts, mean move: 12.92 um, max move: 137.56 um
[04/24 13:17:10     41s] 	Max move on inst (Ethernet_input/FIFO/FL/U55): (1359.23, 1269.07) --> (1233.60, 1281.00)
[04/24 13:17:10     41s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 955.1MB
[04/24 13:17:10     41s] Statistics of distance of Instance movement in refine placement:
[04/24 13:17:10     41s]   maximum (X+Y) =       137.56 um
[04/24 13:17:10     41s]   inst (Ethernet_input/FIFO/FL/U55) with max move: (1359.23, 1269.07) -> (1233.6, 1281)
[04/24 13:17:10     41s]   mean    (X+Y) =        12.92 um
[04/24 13:17:10     41s] Total instances flipped for WireLenOpt: 289
[04/24 13:17:10     41s] Summary Report:
[04/24 13:17:10     41s] Instances move: 6185 (out of 6185 movable)
[04/24 13:17:10     41s] Instances flipped: 0
[04/24 13:17:10     41s] Mean displacement: 12.92 um
[04/24 13:17:10     41s] Max displacement: 137.56 um (Instance: Ethernet_input/FIFO/FL/U55) (1359.23, 1269.07) -> (1233.6, 1281)
[04/24 13:17:10     41s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
[04/24 13:17:10     41s] Total instances moved : 6185
[04/24 13:17:10     41s] Total net bbox length = 7.199e+05 (3.489e+05 3.710e+05) (ext = 1.403e+04)
[04/24 13:17:10     41s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 955.1MB
[04/24 13:17:10     41s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=955.1MB) @(0:00:40.7 - 0:00:41.4).
[04/24 13:17:10     41s] *** Finished refinePlace (0:00:41.4 mem=955.1M) ***
[04/24 13:17:10     41s] *** End of Placement (cpu=0:00:20.0, real=0:00:21.0, mem=955.1M) ***
[04/24 13:17:10     41s] #spOpts: mergeVia=F 
[04/24 13:17:10     41s] Core basic site is core
[04/24 13:17:10     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:10     41s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[04/24 13:17:10     41s] Density distribution unevenness ratio = 11.130%
[04/24 13:17:10     41s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[04/24 13:17:10     41s] **WARN: (IMPOPT-576):	9 nets have unplaced terms. 
[04/24 13:17:10     41s] Type 'man IMPOPT-576' for more detail.
[04/24 13:17:10     41s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/24 13:17:10     41s] Core basic site is core
[04/24 13:17:10     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:10     41s] #spOpts: mergeVia=F 
[04/24 13:17:10     41s] GigaOpt running with 1 threads.
[04/24 13:17:10     41s] Info: 1 threads available for lower-level modules during optimization.
[04/24 13:17:10     41s] #spOpts: mergeVia=F 
[04/24 13:17:10     41s] Summary for sequential cells idenfication: 
[04/24 13:17:10     41s] Identified SBFF number: 3
[04/24 13:17:10     41s] Identified MBFF number: 0
[04/24 13:17:10     41s] Not identified SBFF number: 0
[04/24 13:17:10     41s] Not identified MBFF number: 0
[04/24 13:17:10     41s] Number of sequential cells which are not FFs: 1
[04/24 13:17:10     41s] 
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	w_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	r_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	Ethernet_In : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	rx_d_plus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	rx_d_minus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	tx_d_plus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	tx_d_minus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-665):	is_txing : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:10     41s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:10     41s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/24 13:17:10     41s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/24 13:17:10     41s] 			Cell PADVDD is dont_touch but not dont_use
[04/24 13:17:10     41s] 			Cell PADNC is dont_touch but not dont_use
[04/24 13:17:10     41s] 			Cell PADGND is dont_touch but not dont_use
[04/24 13:17:10     41s] 			Cell PADFC is dont_touch but not dont_use
[04/24 13:17:10     41s] 	...
[04/24 13:17:10     41s] 	Reporting only the 20 first cells found...
[04/24 13:17:10     41s] 
[04/24 13:17:10     41s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 967.1M, totSessionCpu=0:00:42 **
[04/24 13:17:10     41s] Added -handlePreroute to trialRouteMode
[04/24 13:17:10     41s] *** optDesign -preCTS ***
[04/24 13:17:10     41s] DRC Margin: user margin 0.0; extra margin 0.2
[04/24 13:17:10     41s] Setup Target Slack: user slack 0; extra slack 0.1
[04/24 13:17:10     41s] Hold Target Slack: user slack 0
[04/24 13:17:10     41s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/24 13:17:10     41s] Summary for sequential cells idenfication: 
[04/24 13:17:10     41s] Identified SBFF number: 3
[04/24 13:17:10     41s] Identified MBFF number: 0
[04/24 13:17:10     41s] Not identified SBFF number: 0
[04/24 13:17:10     41s] Not identified MBFF number: 0
[04/24 13:17:10     41s] Number of sequential cells which are not FFs: 1
[04/24 13:17:10     41s] 
[04/24 13:17:11     41s] Start to check current routing status for nets...
[04/24 13:17:11     41s] Using hname+ instead name for net compare
[04/24 13:17:11     41s] All nets will be re-routed.
[04/24 13:17:11     41s] End to check current routing status for nets (mem=967.1M)
[04/24 13:17:11     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.6 mem=967.1M
[04/24 13:17:11     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.6 mem=967.1M
[04/24 13:17:11     41s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/24 13:17:11     41s] [PSP] Started earlyGlobalRoute kernel
[04/24 13:17:11     41s] [PSP] Initial Peak syMemory usage = 967.1 MB
[04/24 13:17:11     41s] (I)       Reading DB...
[04/24 13:17:11     41s] (I)       congestionReportName   : 
[04/24 13:17:11     41s] (I)       layerRangeFor2DCongestion : 
[04/24 13:17:11     41s] (I)       buildTerm2TermWires    : 1
[04/24 13:17:11     41s] (I)       doTrackAssignment      : 1
[04/24 13:17:11     41s] (I)       dumpBookshelfFiles     : 0
[04/24 13:17:11     41s] (I)       numThreads             : 1
[04/24 13:17:11     41s] [NR-eGR] honorMsvRouteConstraint: false
[04/24 13:17:11     41s] (I)       honorPin               : false
[04/24 13:17:11     41s] (I)       honorPinGuide          : true
[04/24 13:17:11     41s] (I)       honorPartition         : false
[04/24 13:17:11     41s] (I)       allowPartitionCrossover: false
[04/24 13:17:11     41s] (I)       honorSingleEntry       : true
[04/24 13:17:11     41s] (I)       honorSingleEntryStrong : true
[04/24 13:17:11     41s] (I)       handleViaSpacingRule   : false
[04/24 13:17:11     41s] (I)       handleEolSpacingRule   : false
[04/24 13:17:11     41s] (I)       PDConstraint           : none
[04/24 13:17:11     41s] (I)       expBetterNDRHandling   : false
[04/24 13:17:11     41s] [NR-eGR] honorClockSpecNDR      : 0
[04/24 13:17:11     41s] (I)       routingEffortLevel     : 3
[04/24 13:17:11     41s] (I)       effortLevel            : standard
[04/24 13:17:11     41s] [NR-eGR] minRouteLayer          : 2
[04/24 13:17:11     41s] [NR-eGR] maxRouteLayer          : 2147483647
[04/24 13:17:11     41s] (I)       numRowsPerGCell        : 1
[04/24 13:17:11     41s] (I)       speedUpLargeDesign     : 0
[04/24 13:17:11     41s] (I)       speedUpBlkViolationClean: 1
[04/24 13:17:11     41s] (I)       multiThreadingTA       : 1
[04/24 13:17:11     41s] (I)       blockedPinEscape       : 1
[04/24 13:17:11     41s] (I)       blkAwareLayerSwitching : 1
[04/24 13:17:11     41s] (I)       betterClockWireModeling: 1
[04/24 13:17:11     41s] (I)       congestionCleanMode    : 0
[04/24 13:17:11     41s] (I)       optimizationMode       : false
[04/24 13:17:11     41s] (I)       routeSecondPG          : false
[04/24 13:17:11     41s] (I)       punchThroughDistance   : 500.00
[04/24 13:17:11     41s] (I)       scenicBound            : 1.15
[04/24 13:17:11     41s] (I)       maxScenicToAvoidBlk    : 100.00
[04/24 13:17:11     41s] (I)       source-to-sink ratio   : 0.00
[04/24 13:17:11     41s] (I)       targetCongestionRatioH : 1.00
[04/24 13:17:11     41s] (I)       targetCongestionRatioV : 1.00
[04/24 13:17:11     41s] (I)       layerCongestionRatio   : 0.70
[04/24 13:17:11     41s] (I)       m1CongestionRatio      : 0.10
[04/24 13:17:11     41s] (I)       m2m3CongestionRatio    : 0.70
[04/24 13:17:11     41s] (I)       localRouteEffort       : 1.00
[04/24 13:17:11     41s] (I)       numSitesBlockedByOneVia: 8.00
[04/24 13:17:11     41s] (I)       supplyScaleFactorH     : 1.00
[04/24 13:17:11     41s] (I)       supplyScaleFactorV     : 1.00
[04/24 13:17:11     41s] (I)       highlight3DOverflowFactor: 0.00
[04/24 13:17:11     41s] (I)       doubleCutViaModelingRatio: 0.00
[04/24 13:17:11     41s] (I)       blockTrack             : 
[04/24 13:17:11     41s] (I)       routeVias              : 
[04/24 13:17:11     41s] (I)       readTROption           : true
[04/24 13:17:11     41s] (I)       extraSpacingFactor     : 1.00
[04/24 13:17:11     41s] [NR-eGR] numTracksPerClockWire  : 0
[04/24 13:17:11     41s] (I)       routeSelectedNetsOnly  : false
[04/24 13:17:11     41s] (I)       before initializing RouteDB syMemory usage = 968.6 MB
[04/24 13:17:11     41s] (I)       starting read tracks
[04/24 13:17:11     41s] (I)       build grid graph
[04/24 13:17:11     41s] (I)       build grid graph start
[04/24 13:17:11     41s] [NR-eGR] Layer1 has no routable track
[04/24 13:17:11     41s] [NR-eGR] Layer2 has single uniform track structure
[04/24 13:17:11     41s] [NR-eGR] Layer3 has single uniform track structure
[04/24 13:17:11     41s] (I)       build grid graph end
[04/24 13:17:11     41s] (I)       numViaLayers=2
[04/24 13:17:11     41s] (I)       Reading via M2_M1 for layer: 0 
[04/24 13:17:11     41s] (I)       Reading via M3_M2 for layer: 1 
[04/24 13:17:11     41s] (I)       end build via table
[04/24 13:17:11     41s] [NR-eGR] numRoutingBlks=0 numInstBlks=1576 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/24 13:17:11     41s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/24 13:17:11     41s] (I)       readDataFromPlaceDB
[04/24 13:17:11     41s] (I)       Read net information..
[04/24 13:17:11     41s] [NR-eGR] Read numTotalNets=6193  numIgnoredNets=0
[04/24 13:17:11     41s] (I)       Read testcase time = 0.000 seconds
[04/24 13:17:11     41s] 
[04/24 13:17:11     41s] (I)       build grid graph start
[04/24 13:17:11     41s] (I)       build grid graph end
[04/24 13:17:11     41s] (I)       Model blockage into capacity
[04/24 13:17:11     41s] (I)       Read numBlocks=7025  numPreroutedWires=0  numCapScreens=0
[04/24 13:17:11     41s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/24 13:17:11     41s] (I)       blocked area on Layer2 : 6697772550000  (60.84%)
[04/24 13:17:11     41s] (I)       blocked area on Layer3 : 2592562320000  (23.55%)
[04/24 13:17:11     41s] (I)       Modeling time = 0.010 seconds
[04/24 13:17:11     41s] 
[04/24 13:17:11     41s] (I)       totalPins=20128  totalGlobalPin=18962 (94.21%)
[04/24 13:17:11     41s] (I)       Number of ignored nets = 0
[04/24 13:17:11     41s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/24 13:17:11     41s] (I)       Number of clock nets = 0.  Ignored: No
[04/24 13:17:11     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/24 13:17:11     41s] (I)       Number of special nets = 0.  Ignored: Yes
[04/24 13:17:11     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/24 13:17:11     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/24 13:17:11     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/24 13:17:11     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/24 13:17:11     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:17:11     41s] (I)       Before initializing earlyGlobalRoute syMemory usage = 968.6 MB
[04/24 13:17:11     41s] (I)       Layer1  viaCost=200.00
[04/24 13:17:11     41s] (I)       Layer2  viaCost=100.00
[04/24 13:17:11     41s] (I)       ---------------------Grid Graph Info--------------------
[04/24 13:17:11     41s] (I)       routing area        :  (0, 0) - (3324000, 3312000)
[04/24 13:17:11     41s] (I)       core area           :  (350400, 351000) - (2973600, 2961000)
[04/24 13:17:11     41s] (I)       Site Width          :  2400  (dbu)
[04/24 13:17:11     41s] (I)       Row Height          : 30000  (dbu)
[04/24 13:17:11     41s] (I)       GCell Width         : 30000  (dbu)
[04/24 13:17:11     41s] (I)       GCell Height        : 30000  (dbu)
[04/24 13:17:11     41s] (I)       grid                :   111   110     3
[04/24 13:17:11     41s] (I)       vertical capacity   :     0 30000     0
[04/24 13:17:11     41s] (I)       horizontal capacity :     0     0 30000
[04/24 13:17:11     41s] (I)       Default wire width  :   900   900  1500
[04/24 13:17:11     41s] (I)       Default wire space  :   900   900   900
[04/24 13:17:11     41s] (I)       Default pitch size  :  1800  2400  3000
[04/24 13:17:11     41s] (I)       First Track Coord   :     0  1200  1500
[04/24 13:17:11     41s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/24 13:17:11     41s] (I)       Total num of tracks :     0  1385  1104
[04/24 13:17:11     41s] (I)       Num of masks        :     1     1     1
[04/24 13:17:11     41s] (I)       Num of trim masks   :     0     0     0
[04/24 13:17:11     41s] (I)       --------------------------------------------------------
[04/24 13:17:11     41s] 
[04/24 13:17:11     41s] [NR-eGR] ============ Routing rule table ============
[04/24 13:17:11     41s] [NR-eGR] Rule id 0. Nets 6193 
[04/24 13:17:11     41s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/24 13:17:11     41s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/24 13:17:11     41s] [NR-eGR] ========================================
[04/24 13:17:11     41s] [NR-eGR] 
[04/24 13:17:11     41s] (I)       After initializing earlyGlobalRoute syMemory usage = 968.6 MB
[04/24 13:17:11     41s] (I)       Loading and dumping file time : 0.02 seconds
[04/24 13:17:11     41s] (I)       ============= Initialization =============
[04/24 13:17:11     41s] (I)       total 2D Cap : 211469 = (100218 H, 111251 V)
[04/24 13:17:11     41s] [NR-eGR] Layer group 1: route 6193 net(s) in layer range [2, 3]
[04/24 13:17:11     41s] (I)       ============  Phase 1a Route ============
[04/24 13:17:11     41s] (I)       Phase 1a runs 0.01 seconds
[04/24 13:17:11     41s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/24 13:17:11     41s] (I)       Usage: 31137 = (15404 H, 15733 V) = (15.37% H, 14.14% V) = (4.621e+05um H, 4.720e+05um V)
[04/24 13:17:11     41s] (I)       
[04/24 13:17:11     41s] (I)       ============  Phase 1b Route ============
[04/24 13:17:11     41s] (I)       Phase 1b runs 0.00 seconds
[04/24 13:17:11     41s] (I)       Usage: 31139 = (15406 H, 15733 V) = (15.37% H, 14.14% V) = (4.622e+05um H, 4.720e+05um V)
[04/24 13:17:11     41s] (I)       
[04/24 13:17:11     41s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 9.341700e+05um
[04/24 13:17:11     41s] (I)       ============  Phase 1c Route ============
[04/24 13:17:11     41s] (I)       Level2 Grid: 23 x 22
[04/24 13:17:11     41s] (I)       Phase 1c runs 0.00 seconds
[04/24 13:17:11     41s] (I)       Usage: 31139 = (15406 H, 15733 V) = (15.37% H, 14.14% V) = (4.622e+05um H, 4.720e+05um V)
[04/24 13:17:11     41s] (I)       
[04/24 13:17:11     41s] (I)       ============  Phase 1d Route ============
[04/24 13:17:11     41s] (I)       Phase 1d runs 0.00 seconds
[04/24 13:17:11     41s] (I)       Usage: 31139 = (15406 H, 15733 V) = (15.37% H, 14.14% V) = (4.622e+05um H, 4.720e+05um V)
[04/24 13:17:11     41s] (I)       
[04/24 13:17:11     41s] (I)       ============  Phase 1e Route ============
[04/24 13:17:11     41s] (I)       Phase 1e runs 0.00 seconds
[04/24 13:17:11     41s] (I)       Usage: 31139 = (15406 H, 15733 V) = (15.37% H, 14.14% V) = (4.622e+05um H, 4.720e+05um V)
[04/24 13:17:11     41s] (I)       
[04/24 13:17:11     41s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 9.341700e+05um
[04/24 13:17:11     41s] [NR-eGR] 
[04/24 13:17:11     41s] (I)       ============  Phase 1l Route ============
[04/24 13:17:11     41s] (I)       Phase 1l runs 0.01 seconds
[04/24 13:17:11     41s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/24 13:17:11     41s] (I)       total 2D Cap : 214056 = (100600 H, 113456 V)
[04/24 13:17:11     41s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[04/24 13:17:11     41s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[04/24 13:17:11     41s] (I)       ============= track Assignment ============
[04/24 13:17:11     41s] (I)       extract Global 3D Wires
[04/24 13:17:11     41s] (I)       Extract Global WL : time=0.00
[04/24 13:17:11     41s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/24 13:17:11     41s] (I)       Initialization real time=0.00 seconds
[04/24 13:17:11     41s] (I)       Kernel real time=0.04 seconds
[04/24 13:17:11     41s] (I)       End Greedy Track Assignment
[04/24 13:17:11     41s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 20128
[04/24 13:17:11     41s] [NR-eGR] Layer2(metal2)(V) length: 5.065560e+05um, number of vias: 29853
[04/24 13:17:11     41s] [NR-eGR] Layer3(metal3)(H) length: 4.806264e+05um, number of vias: 0
[04/24 13:17:11     41s] [NR-eGR] Total length: 9.871824e+05um, number of vias: 49981
[04/24 13:17:11     41s] [NR-eGR] End Peak syMemory usage = 963.6 MB
[04/24 13:17:11     41s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
[04/24 13:17:11     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.8 mem=963.6M
[04/24 13:17:11     41s] Updating RC grid for preRoute extraction ...
[04/24 13:17:11     41s] Initializing multi-corner capacitance tables ... 
[04/24 13:17:11     41s] Initializing multi-corner resistance tables ...
[04/24 13:17:11     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.8 mem=969.6M
[04/24 13:17:11     41s] Extraction called for design 'shabang' of instances=6237 and nets=6239 using extraction engine 'preRoute' .
[04/24 13:17:11     41s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 13:17:11     41s] Type 'man IMPEXT-3530' for more detail.
[04/24 13:17:11     41s] PreRoute RC Extraction called for design shabang.
[04/24 13:17:11     41s] RC Extraction called in multi-corner(1) mode.
[04/24 13:17:11     41s] RCMode: PreRoute
[04/24 13:17:11     41s]       RC Corner Indexes            0   
[04/24 13:17:11     41s] Capacitance Scaling Factor   : 1.00000 
[04/24 13:17:11     41s] Resistance Scaling Factor    : 1.00000 
[04/24 13:17:11     41s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 13:17:11     41s] Clock Res. Scaling Factor    : 1.00000 
[04/24 13:17:11     41s] Shrink Factor                : 1.00000
[04/24 13:17:11     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:17:11     41s] Using capacitance table file ...
[04/24 13:17:11     41s] Updating RC grid for preRoute extraction ...
[04/24 13:17:11     41s] Initializing multi-corner capacitance tables ... 
[04/24 13:17:11     41s] Initializing multi-corner resistance tables ...
[04/24 13:17:11     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 969.617M)
[04/24 13:17:11     41s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/24 13:17:11     41s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:11     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.9 mem=969.6M
[04/24 13:17:11     41s] #spOpts: mergeVia=F 
[04/24 13:17:11     41s] Core basic site is core
[04/24 13:17:11     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:11     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.9 mem=969.6M
[04/24 13:17:11     41s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:11     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.9 mem=963.6M
[04/24 13:17:11     41s] #spOpts: mergeVia=F 
[04/24 13:17:11     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.9 mem=963.6M
[04/24 13:17:11     41s] *** Starting optimizing excluded clock nets MEM= 963.6M) ***
[04/24 13:17:11     41s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 963.6M) ***
[04/24 13:17:11     41s] #################################################################################
[04/24 13:17:11     41s] # Design Stage: PreRoute
[04/24 13:17:11     41s] # Design Name: shabang
[04/24 13:17:11     41s] # Design Mode: 90nm
[04/24 13:17:11     41s] # Analysis Mode: MMMC Non-OCV 
[04/24 13:17:11     41s] # Parasitics Mode: No SPEF/RCDB
[04/24 13:17:11     41s] # Signoff Settings: SI Off 
[04/24 13:17:11     41s] #################################################################################
[04/24 13:17:11     42s] AAE_INFO: 1 threads acquired from CTE.
[04/24 13:17:11     42s] Calculate delays in Single mode...
[04/24 13:17:11     42s] Topological Sorting (CPU = 0:00:00.0, MEM = 973.4M, InitMEM = 973.4M)
[04/24 13:17:13     43s] Total number of fetched objects 6199
[04/24 13:17:13     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:17:13     43s] End delay calculation. (MEM=895.875 CPU=0:00:01.6 REAL=0:00:02.0)
[04/24 13:17:13     43s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 895.9M) ***
[04/24 13:17:13     43s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/24 13:17:13     43s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
[04/24 13:17:13     43s] The useful skew maximum allowed delay is: 0.15
[04/24 13:17:13     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.9 mem=895.9M
[04/24 13:17:13     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.9 mem=895.9M
[04/24 13:17:13     43s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:13     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.9 mem=895.9M
[04/24 13:17:13     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.9 mem=895.9M
[04/24 13:17:13     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.9 mem=895.9M
[04/24 13:17:13     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.9 mem=895.9M
[04/24 13:17:13     43s] *info: There are 3 candidate Buffer cells
[04/24 13:17:13     43s] *info: There are 4 candidate Inverter cells
[04/24 13:17:13     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.0 mem=903.7M
[04/24 13:17:13     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.0 mem=903.7M
[04/24 13:17:13     44s] 
[04/24 13:17:13     44s] Netlist preparation processing... 
[04/24 13:17:13     44s] Removed 119 instances
[04/24 13:17:13     44s] *info: Marking 0 isolation instances dont touch
[04/24 13:17:13     44s] *info: Marking 0 level shifter instances dont touch
[04/24 13:17:13     44s] Begin: GigaOpt high fanout net optimization
[04/24 13:17:13     44s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:13     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.3 mem=920.5M
[04/24 13:17:13     44s] #spOpts: mergeVia=F 
[04/24 13:17:13     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.3 mem=920.5M
[04/24 13:17:13     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.3 mem=920.5M
[04/24 13:17:13     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.3 mem=920.5M
[04/24 13:17:13     44s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:13     44s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/24 13:17:13     44s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:13     44s] |    38.96%|        -|   0.100|   0.000|   0:00:00.0| 1054.0M|
[04/24 13:17:13     44s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/24 13:17:14     45s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:17:14     45s] |    39.44%|       65|   0.100|   0.000|   0:00:01.0| 1057.0M|
[04/24 13:17:14     45s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:14     45s] 
[04/24 13:17:14     45s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1057.0M) ***
[04/24 13:17:14     45s] End: GigaOpt high fanout net optimization
[04/24 13:17:14     45s] Begin: GigaOpt DRV Optimization
[04/24 13:17:14     45s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/24 13:17:14     45s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:14     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.1 mem=1031.9M
[04/24 13:17:14     45s] #spOpts: mergeVia=F 
[04/24 13:17:14     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.1 mem=1031.9M
[04/24 13:17:14     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.1 mem=1031.9M
[04/24 13:17:14     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.1 mem=1031.9M
[04/24 13:17:14     45s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:14     45s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/24 13:17:14     45s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:14     45s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/24 13:17:14     45s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:14     45s] Info: violation cost 328.942932 (cap = 324.942932, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[04/24 13:17:14     45s] |     0   |     0   |   213   |    213  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  39.44  |            |           |
[04/24 13:17:17     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:17:17     48s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |         86|         39|        160|  39.90  |   0:00:03.0|    1067.3M|
[04/24 13:17:17     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:17:17     48s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  39.90  |   0:00:00.0|    1067.3M|
[04/24 13:17:17     48s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:17     48s] 
[04/24 13:17:17     48s] *** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1067.3M) ***
[04/24 13:17:17     48s] 
[04/24 13:17:17     48s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[04/24 13:17:17     48s] End: GigaOpt DRV Optimization
[04/24 13:17:17     48s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 918.5M, totSessionCpu=0:00:49 **
[04/24 13:17:18     48s] Begin: GigaOpt Global Optimization
[04/24 13:17:18     48s] *info: use new DP (enabled)
[04/24 13:17:18     48s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/24 13:17:18     48s] PhyDesignGrid: maxLocalDensity 1.20
[04/24 13:17:18     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=918.5M
[04/24 13:17:18     48s] #spOpts: mergeVia=F 
[04/24 13:17:18     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.6 mem=918.5M
[04/24 13:17:18     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.7 mem=924.5M
[04/24 13:17:18     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.7 mem=924.5M
[04/24 13:17:18     48s] *info: 2 special nets excluded.
[04/24 13:17:18     48s] *info: 157 no-driver nets excluded.
[04/24 13:17:18     49s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/24 13:17:18     49s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[04/24 13:17:18     49s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[04/24 13:17:18     49s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[04/24 13:17:18     49s] |   0.000|   0.000|    39.90%|   0:00:00.0| 1074.0M|     osu05|       NA| NA                                                 |
[04/24 13:17:18     49s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[04/24 13:17:18     49s] 
[04/24 13:17:18     49s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1074.0M) ***
[04/24 13:17:18     49s] 
[04/24 13:17:18     49s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1074.0M) ***
[04/24 13:17:18     49s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/24 13:17:18     49s] Global Opt: restore maxLocalDensity to 3.0
[04/24 13:17:18     49s] End: GigaOpt Global Optimization
[04/24 13:17:18     49s] 
[04/24 13:17:18     49s] Active setup views:
[04/24 13:17:18     49s]  osu05
[04/24 13:17:18     49s]   Dominating endpoints: 0
[04/24 13:17:18     49s]   Dominating TNS: -0.000
[04/24 13:17:18     49s] 
[04/24 13:17:18     49s] *** Check timing (0:00:00.0)
[04/24 13:17:18     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.3 mem=916.5M
[04/24 13:17:18     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.3 mem=916.5M
[04/24 13:17:18     49s] Begin: Area Reclaim Optimization
[04/24 13:17:18     49s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:18     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.4 mem=1073.3M
[04/24 13:17:18     49s] #spOpts: mergeVia=F 
[04/24 13:17:18     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.4 mem=1073.3M
[04/24 13:17:18     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.4 mem=1073.3M
[04/24 13:17:18     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.4 mem=1073.3M
[04/24 13:17:18     49s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 39.90
[04/24 13:17:18     49s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:18     49s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/24 13:17:18     49s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:18     49s] |    39.90%|        -|   0.000|   0.000|   0:00:00.0| 1073.3M|
[04/24 13:17:19     50s] |    39.75%|       55|   0.000|   0.000|   0:00:01.0| 1076.1M|
[04/24 13:17:19     50s] |    39.72%|       11|   0.000|   0.000|   0:00:00.0| 1076.1M|
[04/24 13:17:19     50s] |    39.72%|        0|   0.000|   0.000|   0:00:00.0| 1076.1M|
[04/24 13:17:19     50s] |    39.72%|        0|   0.000|   0.000|   0:00:00.0| 1076.1M|
[04/24 13:17:20     50s] |    39.67%|       15|   0.000|   0.000|   0:00:01.0| 1076.1M|
[04/24 13:17:20     51s] |    39.43%|       55|   0.000|   0.000|   0:00:00.0| 1076.1M|
[04/24 13:17:20     51s] |    39.43%|        0|   0.000|   0.000|   0:00:00.0| 1076.1M|
[04/24 13:17:20     51s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:20     51s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 39.43
[04/24 13:17:20     51s] 
[04/24 13:17:20     51s] ** Summary: Restruct = 66 Buffer Deletion = 8 Declone = 8 Resize = 55 **
[04/24 13:17:20     51s] --------------------------------------------------------------
[04/24 13:17:20     51s] |                                   | Total     | Sequential |
[04/24 13:17:20     51s] --------------------------------------------------------------
[04/24 13:17:20     51s] | Num insts resized                 |      55  |       0    |
[04/24 13:17:20     51s] | Num insts undone                  |       0  |       0    |
[04/24 13:17:20     51s] | Num insts Downsized               |      55  |       0    |
[04/24 13:17:20     51s] | Num insts Samesized               |       0  |       0    |
[04/24 13:17:20     51s] | Num insts Upsized                 |       0  |       0    |
[04/24 13:17:20     51s] | Num multiple commits+uncommits    |       0  |       -    |
[04/24 13:17:20     51s] --------------------------------------------------------------
[04/24 13:17:20     51s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[04/24 13:17:20     51s] Executing incremental physical updates
[04/24 13:17:20     51s] Executing incremental physical updates
[04/24 13:17:20     51s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=918.59M, totSessionCpu=0:00:51).
[04/24 13:17:20     51s] **INFO: Flow update: Design is easy to close.
[04/24 13:17:20     51s] *** Check timing (0:00:00.0)
[04/24 13:17:20     51s] Begin: GigaOpt Optimization in WNS mode
[04/24 13:17:20     51s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:20     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.4 mem=924.6M
[04/24 13:17:20     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.4 mem=924.6M
[04/24 13:17:20     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.5 mem=924.6M
[04/24 13:17:20     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.5 mem=924.6M
[04/24 13:17:21     51s] *info: 2 special nets excluded.
[04/24 13:17:21     51s] *info: 157 no-driver nets excluded.
[04/24 13:17:21     51s] Effort level <high> specified for reg2reg path_group
[04/24 13:17:21     52s] ** GigaOpt Optimizer WNS Slack 0.098 TNS Slack 0.000 Density 39.43
[04/24 13:17:21     52s] 
[04/24 13:17:21     52s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1060.1M) ***
[04/24 13:17:21     52s] 
[04/24 13:17:21     52s] End: GigaOpt Optimization in WNS mode
[04/24 13:17:21     52s] *** Check timing (0:00:00.0)
[04/24 13:17:21     52s] Begin: GigaOpt Optimization in TNS mode
[04/24 13:17:21     52s] **INFO: Flow update: Low effort is not optimizable.
[04/24 13:17:21     52s] **INFO: Flow update: High effort is not optimizable.
[04/24 13:17:21     52s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:21     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.1 mem=918.6M
[04/24 13:17:21     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.1 mem=918.6M
[04/24 13:17:21     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.2 mem=926.6M
[04/24 13:17:21     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.2 mem=926.6M
[04/24 13:17:21     52s] *info: 2 special nets excluded.
[04/24 13:17:21     52s] *info: 157 no-driver nets excluded.
[04/24 13:17:22     52s] ** GigaOpt Optimizer WNS Slack 0.098 TNS Slack 0.000 Density 39.43
[04/24 13:17:22     52s] Optimizer TNS Opt
[04/24 13:17:22     52s] 
[04/24 13:17:22     52s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1076.1M) ***
[04/24 13:17:22     52s] 
[04/24 13:17:22     52s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1076.1M) ***
[04/24 13:17:22     52s] 
[04/24 13:17:22     52s] End: GigaOpt Optimization in TNS mode
[04/24 13:17:22     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.6 mem=918.6M
[04/24 13:17:22     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=918.6M
[04/24 13:17:22     52s] Begin: Area Reclaim Optimization
[04/24 13:17:22     52s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:22     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.6 mem=1029.2M
[04/24 13:17:22     52s] #spOpts: mergeVia=F 
[04/24 13:17:22     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.6 mem=1067.4M
[04/24 13:17:22     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.7 mem=1067.4M
[04/24 13:17:22     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.7 mem=1067.4M
[04/24 13:17:22     52s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 39.43
[04/24 13:17:22     52s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:22     52s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/24 13:17:22     52s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:22     52s] |    39.43%|        -|   0.000|   0.000|   0:00:00.0| 1067.4M|
[04/24 13:17:22     52s] |    39.43%|        0|   0.000|   0.000|   0:00:00.0| 1068.4M|
[04/24 13:17:22     52s] |    39.43%|        0|   0.000|   0.000|   0:00:00.0| 1068.4M|
[04/24 13:17:22     52s] +----------+---------+--------+--------+------------+--------+
[04/24 13:17:22     52s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 39.43
[04/24 13:17:22     52s] 
[04/24 13:17:22     52s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/24 13:17:22     52s] --------------------------------------------------------------
[04/24 13:17:22     52s] |                                   | Total     | Sequential |
[04/24 13:17:22     52s] --------------------------------------------------------------
[04/24 13:17:22     52s] | Num insts resized                 |       0  |       0    |
[04/24 13:17:22     52s] | Num insts undone                  |       0  |       0    |
[04/24 13:17:22     52s] | Num insts Downsized               |       0  |       0    |
[04/24 13:17:22     52s] | Num insts Samesized               |       0  |       0    |
[04/24 13:17:22     52s] | Num insts Upsized                 |       0  |       0    |
[04/24 13:17:22     52s] | Num multiple commits+uncommits    |       0  |       -    |
[04/24 13:17:22     52s] --------------------------------------------------------------
[04/24 13:17:22     52s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[04/24 13:17:22     52s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=919.58M, totSessionCpu=0:00:53).
[04/24 13:17:22     52s] *** Steiner Routed Nets: 9.276%; Threshold: 100; Threshold for Hold: 100
[04/24 13:17:22     52s] ### Creating LA Mngr. totSessionCpu=0:00:53.0 mem=919.6M
[04/24 13:17:22     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.0 mem=919.6M
[04/24 13:17:22     52s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/24 13:17:22     52s] [NR-eGR] Started earlyGlobalRoute kernel
[04/24 13:17:22     52s] [NR-eGR] Initial Peak syMemory usage = 919.6 MB
[04/24 13:17:22     52s] (I)       Reading DB...
[04/24 13:17:22     52s] (I)       congestionReportName   : 
[04/24 13:17:22     52s] (I)       layerRangeFor2DCongestion : 
[04/24 13:17:22     52s] (I)       buildTerm2TermWires    : 1
[04/24 13:17:22     52s] (I)       doTrackAssignment      : 1
[04/24 13:17:22     52s] (I)       dumpBookshelfFiles     : 0
[04/24 13:17:22     52s] (I)       numThreads             : 1
[04/24 13:17:22     52s] [NR-eGR] honorMsvRouteConstraint: false
[04/24 13:17:22     52s] (I)       honorPin               : false
[04/24 13:17:22     52s] (I)       honorPinGuide          : true
[04/24 13:17:22     52s] (I)       honorPartition         : false
[04/24 13:17:22     52s] (I)       allowPartitionCrossover: false
[04/24 13:17:22     52s] (I)       honorSingleEntry       : true
[04/24 13:17:22     52s] (I)       honorSingleEntryStrong : true
[04/24 13:17:22     52s] (I)       handleViaSpacingRule   : false
[04/24 13:17:22     52s] (I)       handleEolSpacingRule   : false
[04/24 13:17:22     52s] (I)       PDConstraint           : none
[04/24 13:17:22     52s] (I)       expBetterNDRHandling   : false
[04/24 13:17:22     52s] [NR-eGR] honorClockSpecNDR      : 0
[04/24 13:17:22     52s] (I)       routingEffortLevel     : 3
[04/24 13:17:22     52s] (I)       effortLevel            : standard
[04/24 13:17:22     52s] [NR-eGR] minRouteLayer          : 2
[04/24 13:17:22     52s] [NR-eGR] maxRouteLayer          : 2147483647
[04/24 13:17:22     52s] (I)       numRowsPerGCell        : 1
[04/24 13:17:22     52s] (I)       speedUpLargeDesign     : 0
[04/24 13:17:22     52s] (I)       speedUpBlkViolationClean: 1
[04/24 13:17:22     52s] (I)       multiThreadingTA       : 1
[04/24 13:17:22     52s] (I)       blockedPinEscape       : 1
[04/24 13:17:22     52s] (I)       blkAwareLayerSwitching : 1
[04/24 13:17:22     52s] (I)       betterClockWireModeling: 1
[04/24 13:17:22     52s] (I)       congestionCleanMode    : 0
[04/24 13:17:22     52s] (I)       optimizationMode       : false
[04/24 13:17:22     52s] (I)       routeSecondPG          : false
[04/24 13:17:22     52s] (I)       punchThroughDistance   : 500.00
[04/24 13:17:22     52s] (I)       scenicBound            : 1.15
[04/24 13:17:22     52s] (I)       maxScenicToAvoidBlk    : 100.00
[04/24 13:17:22     52s] (I)       source-to-sink ratio   : 0.00
[04/24 13:17:22     52s] (I)       targetCongestionRatioH : 1.00
[04/24 13:17:22     52s] (I)       targetCongestionRatioV : 1.00
[04/24 13:17:22     52s] (I)       layerCongestionRatio   : 0.70
[04/24 13:17:22     52s] (I)       m1CongestionRatio      : 0.10
[04/24 13:17:22     52s] (I)       m2m3CongestionRatio    : 0.70
[04/24 13:17:22     52s] (I)       localRouteEffort       : 1.00
[04/24 13:17:22     52s] (I)       numSitesBlockedByOneVia: 8.00
[04/24 13:17:22     52s] (I)       supplyScaleFactorH     : 1.00
[04/24 13:17:22     52s] (I)       supplyScaleFactorV     : 1.00
[04/24 13:17:22     52s] (I)       highlight3DOverflowFactor: 0.00
[04/24 13:17:22     52s] (I)       doubleCutViaModelingRatio: 0.00
[04/24 13:17:22     52s] (I)       blockTrack             : 
[04/24 13:17:22     52s] (I)       routeVias              : 
[04/24 13:17:22     52s] (I)       readTROption           : true
[04/24 13:17:22     52s] (I)       extraSpacingFactor     : 1.00
[04/24 13:17:22     52s] [NR-eGR] numTracksPerClockWire  : 0
[04/24 13:17:22     52s] (I)       routeSelectedNetsOnly  : false
[04/24 13:17:22     52s] (I)       before initializing RouteDB syMemory usage = 924.3 MB
[04/24 13:17:22     52s] (I)       starting read tracks
[04/24 13:17:22     52s] (I)       build grid graph
[04/24 13:17:22     52s] (I)       build grid graph start
[04/24 13:17:22     52s] [NR-eGR] Layer1 has no routable track
[04/24 13:17:22     52s] [NR-eGR] Layer2 has single uniform track structure
[04/24 13:17:22     52s] [NR-eGR] Layer3 has single uniform track structure
[04/24 13:17:22     52s] (I)       build grid graph end
[04/24 13:17:22     52s] (I)       numViaLayers=2
[04/24 13:17:22     52s] (I)       Reading via M2_M1 for layer: 0 
[04/24 13:17:22     52s] (I)       Reading via M3_M2 for layer: 1 
[04/24 13:17:22     52s] (I)       end build via table
[04/24 13:17:22     52s] [NR-eGR] numRoutingBlks=0 numInstBlks=1568 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/24 13:17:22     52s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/24 13:17:22     52s] (I)       readDataFromPlaceDB
[04/24 13:17:22     52s] (I)       Read net information..
[04/24 13:17:22     52s] [NR-eGR] Read numTotalNets=6228  numIgnoredNets=4
[04/24 13:17:22     52s] (I)       Read testcase time = 0.000 seconds
[04/24 13:17:22     52s] 
[04/24 13:17:22     52s] (I)       build grid graph start
[04/24 13:17:22     52s] (I)       build grid graph end
[04/24 13:17:22     52s] (I)       Model blockage into capacity
[04/24 13:17:22     52s] (I)       Read numBlocks=6943  numPreroutedWires=0  numCapScreens=0
[04/24 13:17:22     52s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/24 13:17:22     52s] (I)       blocked area on Layer2 : 6683683410000  (60.71%)
[04/24 13:17:22     52s] (I)       blocked area on Layer3 : 2592562320000  (23.55%)
[04/24 13:17:22     52s] (I)       Modeling time = 0.000 seconds
[04/24 13:17:22     52s] 
[04/24 13:17:22     52s] (I)       totalPins=20044  totalGlobalPin=18786 (93.72%)
[04/24 13:17:22     52s] (I)       Number of ignored nets = 4
[04/24 13:17:22     52s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/24 13:17:22     52s] (I)       Number of clock nets = 0.  Ignored: No
[04/24 13:17:22     52s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/24 13:17:22     52s] (I)       Number of special nets = 0.  Ignored: Yes
[04/24 13:17:22     52s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/24 13:17:22     52s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/24 13:17:22     52s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/24 13:17:22     52s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/24 13:17:22     52s] (I)       Number of two pin nets which has pins at the same location = 4.  Ignored: Yes
[04/24 13:17:22     52s] (I)       Before initializing earlyGlobalRoute syMemory usage = 924.3 MB
[04/24 13:17:22     52s] (I)       Layer1  viaCost=200.00
[04/24 13:17:22     52s] (I)       Layer2  viaCost=100.00
[04/24 13:17:22     52s] (I)       ---------------------Grid Graph Info--------------------
[04/24 13:17:22     52s] (I)       routing area        :  (0, 0) - (3324000, 3312000)
[04/24 13:17:22     52s] (I)       core area           :  (350400, 351000) - (2973600, 2961000)
[04/24 13:17:22     52s] (I)       Site Width          :  2400  (dbu)
[04/24 13:17:22     52s] (I)       Row Height          : 30000  (dbu)
[04/24 13:17:22     52s] (I)       GCell Width         : 30000  (dbu)
[04/24 13:17:22     52s] (I)       GCell Height        : 30000  (dbu)
[04/24 13:17:22     52s] (I)       grid                :   111   110     3
[04/24 13:17:22     52s] (I)       vertical capacity   :     0 30000     0
[04/24 13:17:22     52s] (I)       horizontal capacity :     0     0 30000
[04/24 13:17:22     52s] (I)       Default wire width  :   900   900  1500
[04/24 13:17:22     52s] (I)       Default wire space  :   900   900   900
[04/24 13:17:22     52s] (I)       Default pitch size  :  1800  2400  3000
[04/24 13:17:22     52s] (I)       First Track Coord   :     0  1200  1500
[04/24 13:17:22     52s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/24 13:17:22     52s] (I)       Total num of tracks :     0  1385  1104
[04/24 13:17:22     52s] (I)       Num of masks        :     1     1     1
[04/24 13:17:22     52s] (I)       Num of trim masks   :     0     0     0
[04/24 13:17:22     52s] (I)       --------------------------------------------------------
[04/24 13:17:22     52s] 
[04/24 13:17:22     52s] [NR-eGR] ============ Routing rule table ============
[04/24 13:17:22     52s] [NR-eGR] Rule id 0. Nets 6224 
[04/24 13:17:22     52s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/24 13:17:22     52s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/24 13:17:22     52s] [NR-eGR] ========================================
[04/24 13:17:22     52s] [NR-eGR] 
[04/24 13:17:22     52s] (I)       After initializing earlyGlobalRoute syMemory usage = 924.3 MB
[04/24 13:17:22     52s] (I)       Loading and dumping file time : 0.02 seconds
[04/24 13:17:22     52s] (I)       ============= Initialization =============
[04/24 13:17:22     52s] (I)       total 2D Cap : 211547 = (100218 H, 111329 V)
[04/24 13:17:22     52s] [NR-eGR] Layer group 1: route 6224 net(s) in layer range [2, 3]
[04/24 13:17:22     52s] (I)       ============  Phase 1a Route ============
[04/24 13:17:22     52s] (I)       Phase 1a runs 0.00 seconds
[04/24 13:17:22     52s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/24 13:17:22     52s] (I)       Usage: 31285 = (15471 H, 15814 V) = (15.44% H, 14.20% V) = (4.641e+05um H, 4.744e+05um V)
[04/24 13:17:22     52s] (I)       
[04/24 13:17:22     52s] (I)       ============  Phase 1b Route ============
[04/24 13:17:22     52s] (I)       Phase 1b runs 0.00 seconds
[04/24 13:17:22     52s] (I)       Usage: 31286 = (15472 H, 15814 V) = (15.44% H, 14.20% V) = (4.642e+05um H, 4.744e+05um V)
[04/24 13:17:22     52s] (I)       
[04/24 13:17:22     52s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 9.385800e+05um
[04/24 13:17:22     52s] (I)       ============  Phase 1c Route ============
[04/24 13:17:22     52s] (I)       Level2 Grid: 23 x 22
[04/24 13:17:22     52s] (I)       Phase 1c runs 0.00 seconds
[04/24 13:17:22     52s] (I)       Usage: 31286 = (15472 H, 15814 V) = (15.44% H, 14.20% V) = (4.642e+05um H, 4.744e+05um V)
[04/24 13:17:22     52s] (I)       
[04/24 13:17:22     52s] (I)       ============  Phase 1d Route ============
[04/24 13:17:22     52s] (I)       Phase 1d runs 0.00 seconds
[04/24 13:17:22     52s] (I)       Usage: 31286 = (15472 H, 15814 V) = (15.44% H, 14.20% V) = (4.642e+05um H, 4.744e+05um V)
[04/24 13:17:22     52s] (I)       
[04/24 13:17:22     52s] (I)       ============  Phase 1e Route ============
[04/24 13:17:22     52s] (I)       Phase 1e runs 0.00 seconds
[04/24 13:17:22     52s] (I)       Usage: 31286 = (15472 H, 15814 V) = (15.44% H, 14.20% V) = (4.642e+05um H, 4.744e+05um V)
[04/24 13:17:22     52s] (I)       
[04/24 13:17:22     52s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 9.385800e+05um
[04/24 13:17:22     52s] [NR-eGR] 
[04/24 13:17:22     52s] (I)       ============  Phase 1l Route ============
[04/24 13:17:22     52s] (I)       Phase 1l runs 0.00 seconds
[04/24 13:17:22     52s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/24 13:17:22     52s] (I)       total 2D Cap : 214124 = (100600 H, 113524 V)
[04/24 13:17:22     52s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[04/24 13:17:22     52s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[04/24 13:17:22     52s] (I)       ============= track Assignment ============
[04/24 13:17:22     52s] (I)       extract Global 3D Wires
[04/24 13:17:22     52s] (I)       Extract Global WL : time=0.00
[04/24 13:17:22     52s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/24 13:17:22     52s] (I)       Initialization real time=0.00 seconds
[04/24 13:17:22     53s] (I)       Kernel real time=0.03 seconds
[04/24 13:17:22     53s] (I)       End Greedy Track Assignment
[04/24 13:17:22     53s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 20044
[04/24 13:17:22     53s] [NR-eGR] Layer2(metal2)(V) length: 5.101410e+05um, number of vias: 29496
[04/24 13:17:22     53s] [NR-eGR] Layer3(metal3)(H) length: 4.824552e+05um, number of vias: 0
[04/24 13:17:22     53s] [NR-eGR] Total length: 9.925962e+05um, number of vias: 49540
[04/24 13:17:22     53s] [NR-eGR] End Peak syMemory usage = 899.3 MB
[04/24 13:17:22     53s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
[04/24 13:17:22     53s] Extraction called for design 'shabang' of instances=6269 and nets=6388 using extraction engine 'preRoute' .
[04/24 13:17:22     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 13:17:22     53s] Type 'man IMPEXT-3530' for more detail.
[04/24 13:17:22     53s] PreRoute RC Extraction called for design shabang.
[04/24 13:17:22     53s] RC Extraction called in multi-corner(1) mode.
[04/24 13:17:22     53s] RCMode: PreRoute
[04/24 13:17:22     53s]       RC Corner Indexes            0   
[04/24 13:17:22     53s] Capacitance Scaling Factor   : 1.00000 
[04/24 13:17:22     53s] Resistance Scaling Factor    : 1.00000 
[04/24 13:17:22     53s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 13:17:22     53s] Clock Res. Scaling Factor    : 1.00000 
[04/24 13:17:22     53s] Shrink Factor                : 1.00000
[04/24 13:17:22     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:17:22     53s] Using capacitance table file ...
[04/24 13:17:22     53s] Updating RC grid for preRoute extraction ...
[04/24 13:17:22     53s] Initializing multi-corner capacitance tables ... 
[04/24 13:17:22     53s] Initializing multi-corner resistance tables ...
[04/24 13:17:22     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 899.328M)
[04/24 13:17:22     53s] Compute RC Scale Done ...
[04/24 13:17:22     53s] #################################################################################
[04/24 13:17:22     53s] # Design Stage: PreRoute
[04/24 13:17:22     53s] # Design Name: shabang
[04/24 13:17:22     53s] # Design Mode: 90nm
[04/24 13:17:22     53s] # Analysis Mode: MMMC Non-OCV 
[04/24 13:17:22     53s] # Parasitics Mode: No SPEF/RCDB
[04/24 13:17:22     53s] # Signoff Settings: SI Off 
[04/24 13:17:22     53s] #################################################################################
[04/24 13:17:22     53s] AAE_INFO: 1 threads acquired from CTE.
[04/24 13:17:22     53s] Calculate delays in Single mode...
[04/24 13:17:22     53s] Topological Sorting (CPU = 0:00:00.0, MEM = 954.6M, InitMEM = 954.6M)
[04/24 13:17:24     55s] Total number of fetched objects 6231
[04/24 13:17:24     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:17:24     55s] End delay calculation. (MEM=959.828 CPU=0:00:01.8 REAL=0:00:02.0)
[04/24 13:17:24     55s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 959.8M) ***
[04/24 13:17:24     55s] Begin: GigaOpt postEco DRV Optimization
[04/24 13:17:24     55s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:24     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.3 mem=959.8M
[04/24 13:17:24     55s] Core basic site is core
[04/24 13:17:24     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:24     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.3 mem=959.8M
[04/24 13:17:24     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.3 mem=959.8M
[04/24 13:17:24     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.3 mem=959.8M
[04/24 13:17:24     55s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:24     55s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/24 13:17:24     55s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:24     55s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/24 13:17:24     55s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:24     55s] Info: violation cost 0.053165 (cap = 0.053165, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:17:24     55s] |     0   |     0   |     8   |      8  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  39.43  |            |           |
[04/24 13:17:24     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:17:24     55s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |          3|          0|          5|  39.45  |   0:00:00.0|    1051.4M|
[04/24 13:17:24     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 13:17:24     55s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  39.45  |   0:00:00.0|    1051.4M|
[04/24 13:17:24     55s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 13:17:24     55s] 
[04/24 13:17:24     55s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1051.4M) ***
[04/24 13:17:24     55s] 
[04/24 13:17:25     55s] *** Starting refinePlace (0:00:55.6 mem=1081.4M) ***
[04/24 13:17:25     55s] Total net bbox length = 8.155e+05 (3.969e+05 4.186e+05) (ext = 1.428e+04)
[04/24 13:17:25     55s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/24 13:17:25     55s] Type 'man IMPSP-5140' for more detail.
[04/24 13:17:25     55s] **WARN: (IMPSP-315):	Found 6228 instances insts with no PG Term connections.
[04/24 13:17:25     55s] Type 'man IMPSP-315' for more detail.
[04/24 13:17:25     55s] Starting refinePlace ...
[04/24 13:17:25     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/24 13:17:25     55s] Move report: legalization moves 176 insts, mean move: 11.08 um, max move: 39.60 um
[04/24 13:17:25     55s] 	Max move on inst (USB_output/RX/FE_OFC75_n_rst): (417.60, 1131.00) --> (408.00, 1161.00)
[04/24 13:17:25     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1081.4MB) @(0:00:55.6 - 0:00:55.7).
[04/24 13:17:25     55s] Move report: Detail placement moves 176 insts, mean move: 11.08 um, max move: 39.60 um
[04/24 13:17:25     55s] 	Max move on inst (USB_output/RX/FE_OFC75_n_rst): (417.60, 1131.00) --> (408.00, 1161.00)
[04/24 13:17:25     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1081.4MB
[04/24 13:17:25     55s] Statistics of distance of Instance movement in refine placement:
[04/24 13:17:25     55s]   maximum (X+Y) =        39.60 um
[04/24 13:17:25     55s]   inst (USB_output/RX/FE_OFC75_n_rst) with max move: (417.6, 1131) -> (408, 1161)
[04/24 13:17:25     55s]   mean    (X+Y) =        11.08 um
[04/24 13:17:25     55s] Total instances flipped for legalization: 19
[04/24 13:17:25     55s] Summary Report:
[04/24 13:17:25     55s] Instances move: 176 (out of 6220 movable)
[04/24 13:17:25     55s] Instances flipped: 19
[04/24 13:17:25     55s] Mean displacement: 11.08 um
[04/24 13:17:25     55s] Max displacement: 39.60 um (Instance: USB_output/RX/FE_OFC75_n_rst) (417.6, 1131) -> (408, 1161)
[04/24 13:17:25     55s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/24 13:17:25     55s] Total instances moved : 176
[04/24 13:17:25     55s] Total net bbox length = 8.162e+05 (3.973e+05 4.189e+05) (ext = 1.427e+04)
[04/24 13:17:25     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1081.4MB
[04/24 13:17:25     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1081.4MB) @(0:00:55.6 - 0:00:55.7).
[04/24 13:17:25     55s] *** Finished refinePlace (0:00:55.7 mem=1081.4M) ***
[04/24 13:17:25     55s] *** maximum move = 39.60 um ***
[04/24 13:17:25     55s] *** Finished re-routing un-routed nets (1081.4M) ***
[04/24 13:17:25     55s] 
[04/24 13:17:25     55s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1081.4M) ***
[04/24 13:17:25     55s] End: GigaOpt postEco DRV Optimization
[04/24 13:17:25     55s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[04/24 13:17:25     55s] Begin: GigaOpt postEco optimization
[04/24 13:17:25     55s] PhyDesignGrid: maxLocalDensity 3.00
[04/24 13:17:25     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.7 mem=1047.1M
[04/24 13:17:25     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.8 mem=1047.1M
[04/24 13:17:25     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.8 mem=1047.1M
[04/24 13:17:25     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.8 mem=1047.1M
[04/24 13:17:25     56s] *info: 2 special nets excluded.
[04/24 13:17:25     56s] *info: 157 no-driver nets excluded.
[04/24 13:17:25     56s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 39.45
[04/24 13:17:25     56s] 
[04/24 13:17:25     56s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1081.4M) ***
[04/24 13:17:25     56s] 
[04/24 13:17:25     56s] End: GigaOpt postEco optimization
[04/24 13:17:25     56s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[04/24 13:17:25     56s] GigaOpt: Skipping nonLegal postEco optimization
[04/24 13:17:25     56s] **INFO: Flow update: High effort is not optimizable.
[04/24 13:17:25     56s] *** Steiner Routed Nets: 0.112%; Threshold: 100; Threshold for Hold: 100
[04/24 13:17:25     56s] Start to check current routing status for nets...
[04/24 13:17:25     56s] Using hname+ instead name for net compare
[04/24 13:17:25     56s] All nets are already routed correctly.
[04/24 13:17:25     56s] End to check current routing status for nets (mem=1047.1M)
[04/24 13:17:25     56s] No multi-vt cells found. Aborting this optimization step
[04/24 13:17:25     56s] doiPBLastSyncSlave
[04/24 13:17:25     56s] Extraction called for design 'shabang' of instances=6272 and nets=6391 using extraction engine 'preRoute' .
[04/24 13:17:25     56s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 13:17:25     56s] Type 'man IMPEXT-3530' for more detail.
[04/24 13:17:25     56s] PreRoute RC Extraction called for design shabang.
[04/24 13:17:25     56s] RC Extraction called in multi-corner(1) mode.
[04/24 13:17:25     56s] RCMode: PreRoute
[04/24 13:17:25     56s]       RC Corner Indexes            0   
[04/24 13:17:25     56s] Capacitance Scaling Factor   : 1.00000 
[04/24 13:17:25     56s] Resistance Scaling Factor    : 1.00000 
[04/24 13:17:25     56s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 13:17:25     56s] Clock Res. Scaling Factor    : 1.00000 
[04/24 13:17:25     56s] Shrink Factor                : 1.00000
[04/24 13:17:25     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:17:25     56s] Using capacitance table file ...
[04/24 13:17:25     56s] Initializing multi-corner capacitance tables ... 
[04/24 13:17:25     56s] Initializing multi-corner resistance tables ...
[04/24 13:17:25     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 895.320M)
[04/24 13:17:25     56s] *** Steiner Routed Nets: 0.112%; Threshold: 100; Threshold for Hold: 100
[04/24 13:17:25     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.3 mem=895.3M
[04/24 13:17:25     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.3 mem=895.3M
[04/24 13:17:25     56s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/24 13:17:25     56s] [PSP] Started earlyGlobalRoute kernel
[04/24 13:17:25     56s] [PSP] Initial Peak syMemory usage = 895.3 MB
[04/24 13:17:25     56s] (I)       Reading DB...
[04/24 13:17:25     56s] (I)       congestionReportName   : 
[04/24 13:17:25     56s] (I)       layerRangeFor2DCongestion : 
[04/24 13:17:25     56s] (I)       buildTerm2TermWires    : 1
[04/24 13:17:25     56s] (I)       doTrackAssignment      : 1
[04/24 13:17:25     56s] (I)       dumpBookshelfFiles     : 0
[04/24 13:17:25     56s] (I)       numThreads             : 1
[04/24 13:17:25     56s] [NR-eGR] honorMsvRouteConstraint: false
[04/24 13:17:25     56s] (I)       honorPin               : false
[04/24 13:17:25     56s] (I)       honorPinGuide          : true
[04/24 13:17:25     56s] (I)       honorPartition         : false
[04/24 13:17:25     56s] (I)       allowPartitionCrossover: false
[04/24 13:17:25     56s] (I)       honorSingleEntry       : true
[04/24 13:17:25     56s] (I)       honorSingleEntryStrong : true
[04/24 13:17:25     56s] (I)       handleViaSpacingRule   : false
[04/24 13:17:25     56s] (I)       handleEolSpacingRule   : false
[04/24 13:17:25     56s] (I)       PDConstraint           : none
[04/24 13:17:25     56s] (I)       expBetterNDRHandling   : false
[04/24 13:17:25     56s] [NR-eGR] honorClockSpecNDR      : 0
[04/24 13:17:25     56s] (I)       routingEffortLevel     : 3
[04/24 13:17:25     56s] (I)       effortLevel            : standard
[04/24 13:17:25     56s] [NR-eGR] minRouteLayer          : 2
[04/24 13:17:25     56s] [NR-eGR] maxRouteLayer          : 2147483647
[04/24 13:17:25     56s] (I)       numRowsPerGCell        : 1
[04/24 13:17:25     56s] (I)       speedUpLargeDesign     : 0
[04/24 13:17:25     56s] (I)       speedUpBlkViolationClean: 1
[04/24 13:17:25     56s] (I)       multiThreadingTA       : 1
[04/24 13:17:25     56s] (I)       blockedPinEscape       : 1
[04/24 13:17:25     56s] (I)       blkAwareLayerSwitching : 1
[04/24 13:17:25     56s] (I)       betterClockWireModeling: 1
[04/24 13:17:25     56s] (I)       congestionCleanMode    : 0
[04/24 13:17:25     56s] (I)       optimizationMode       : false
[04/24 13:17:25     56s] (I)       routeSecondPG          : false
[04/24 13:17:25     56s] (I)       punchThroughDistance   : 500.00
[04/24 13:17:25     56s] (I)       scenicBound            : 1.15
[04/24 13:17:25     56s] (I)       maxScenicToAvoidBlk    : 100.00
[04/24 13:17:25     56s] (I)       source-to-sink ratio   : 0.00
[04/24 13:17:25     56s] (I)       targetCongestionRatioH : 1.00
[04/24 13:17:25     56s] (I)       targetCongestionRatioV : 1.00
[04/24 13:17:25     56s] (I)       layerCongestionRatio   : 0.70
[04/24 13:17:25     56s] (I)       m1CongestionRatio      : 0.10
[04/24 13:17:25     56s] (I)       m2m3CongestionRatio    : 0.70
[04/24 13:17:25     56s] (I)       localRouteEffort       : 1.00
[04/24 13:17:25     56s] (I)       numSitesBlockedByOneVia: 8.00
[04/24 13:17:25     56s] (I)       supplyScaleFactorH     : 1.00
[04/24 13:17:25     56s] (I)       supplyScaleFactorV     : 1.00
[04/24 13:17:25     56s] (I)       highlight3DOverflowFactor: 0.00
[04/24 13:17:25     56s] (I)       doubleCutViaModelingRatio: 0.00
[04/24 13:17:25     56s] (I)       blockTrack             : 
[04/24 13:17:25     56s] (I)       routeVias              : 
[04/24 13:17:25     56s] (I)       readTROption           : true
[04/24 13:17:25     56s] (I)       extraSpacingFactor     : 1.00
[04/24 13:17:25     56s] [NR-eGR] numTracksPerClockWire  : 0
[04/24 13:17:25     56s] (I)       routeSelectedNetsOnly  : false
[04/24 13:17:25     56s] (I)       before initializing RouteDB syMemory usage = 897.8 MB
[04/24 13:17:25     56s] (I)       starting read tracks
[04/24 13:17:25     56s] (I)       build grid graph
[04/24 13:17:25     56s] (I)       build grid graph start
[04/24 13:17:25     56s] [NR-eGR] Layer1 has no routable track
[04/24 13:17:25     56s] [NR-eGR] Layer2 has single uniform track structure
[04/24 13:17:25     56s] [NR-eGR] Layer3 has single uniform track structure
[04/24 13:17:25     56s] (I)       build grid graph end
[04/24 13:17:25     56s] (I)       numViaLayers=2
[04/24 13:17:25     56s] (I)       Reading via M2_M1 for layer: 0 
[04/24 13:17:25     56s] (I)       Reading via M3_M2 for layer: 1 
[04/24 13:17:25     56s] (I)       end build via table
[04/24 13:17:25     56s] [NR-eGR] numRoutingBlks=0 numInstBlks=1568 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/24 13:17:25     56s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/24 13:17:25     56s] (I)       readDataFromPlaceDB
[04/24 13:17:25     56s] (I)       Read net information..
[04/24 13:17:25     56s] [NR-eGR] Read numTotalNets=6231  numIgnoredNets=0
[04/24 13:17:25     56s] (I)       Read testcase time = 0.010 seconds
[04/24 13:17:25     56s] 
[04/24 13:17:25     56s] (I)       build grid graph start
[04/24 13:17:25     56s] (I)       build grid graph end
[04/24 13:17:25     56s] (I)       Model blockage into capacity
[04/24 13:17:25     56s] (I)       Read numBlocks=6943  numPreroutedWires=0  numCapScreens=0
[04/24 13:17:25     56s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/24 13:17:25     56s] (I)       blocked area on Layer2 : 6683683410000  (60.71%)
[04/24 13:17:25     56s] (I)       blocked area on Layer3 : 2592562320000  (23.55%)
[04/24 13:17:25     56s] (I)       Modeling time = 0.000 seconds
[04/24 13:17:25     56s] 
[04/24 13:17:25     56s] (I)       totalPins=20058  totalGlobalPin=18844 (93.95%)
[04/24 13:17:25     56s] (I)       Number of ignored nets = 0
[04/24 13:17:25     56s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/24 13:17:25     56s] (I)       Number of clock nets = 0.  Ignored: No
[04/24 13:17:25     56s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/24 13:17:25     56s] (I)       Number of special nets = 0.  Ignored: Yes
[04/24 13:17:25     56s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/24 13:17:25     56s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/24 13:17:25     56s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/24 13:17:25     56s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/24 13:17:25     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 13:17:25     56s] (I)       Before initializing earlyGlobalRoute syMemory usage = 898.8 MB
[04/24 13:17:25     56s] (I)       Layer1  viaCost=200.00
[04/24 13:17:25     56s] (I)       Layer2  viaCost=100.00
[04/24 13:17:25     56s] (I)       ---------------------Grid Graph Info--------------------
[04/24 13:17:25     56s] (I)       routing area        :  (0, 0) - (3324000, 3312000)
[04/24 13:17:25     56s] (I)       core area           :  (350400, 351000) - (2973600, 2961000)
[04/24 13:17:25     56s] (I)       Site Width          :  2400  (dbu)
[04/24 13:17:25     56s] (I)       Row Height          : 30000  (dbu)
[04/24 13:17:25     56s] (I)       GCell Width         : 30000  (dbu)
[04/24 13:17:25     56s] (I)       GCell Height        : 30000  (dbu)
[04/24 13:17:25     56s] (I)       grid                :   111   110     3
[04/24 13:17:25     56s] (I)       vertical capacity   :     0 30000     0
[04/24 13:17:25     56s] (I)       horizontal capacity :     0     0 30000
[04/24 13:17:25     56s] (I)       Default wire width  :   900   900  1500
[04/24 13:17:25     56s] (I)       Default wire space  :   900   900   900
[04/24 13:17:25     56s] (I)       Default pitch size  :  1800  2400  3000
[04/24 13:17:25     56s] (I)       First Track Coord   :     0  1200  1500
[04/24 13:17:25     56s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/24 13:17:25     56s] (I)       Total num of tracks :     0  1385  1104
[04/24 13:17:25     56s] (I)       Num of masks        :     1     1     1
[04/24 13:17:25     56s] (I)       Num of trim masks   :     0     0     0
[04/24 13:17:25     56s] (I)       --------------------------------------------------------
[04/24 13:17:25     56s] 
[04/24 13:17:25     56s] [NR-eGR] ============ Routing rule table ============
[04/24 13:17:25     56s] [NR-eGR] Rule id 0. Nets 6231 
[04/24 13:17:25     56s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/24 13:17:25     56s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/24 13:17:25     56s] [NR-eGR] ========================================
[04/24 13:17:25     56s] [NR-eGR] 
[04/24 13:17:25     56s] (I)       After initializing earlyGlobalRoute syMemory usage = 898.8 MB
[04/24 13:17:25     56s] (I)       Loading and dumping file time : 0.02 seconds
[04/24 13:17:25     56s] (I)       ============= Initialization =============
[04/24 13:17:25     56s] (I)       total 2D Cap : 211547 = (100218 H, 111329 V)
[04/24 13:17:25     56s] [NR-eGR] Layer group 1: route 6231 net(s) in layer range [2, 3]
[04/24 13:17:25     56s] (I)       ============  Phase 1a Route ============
[04/24 13:17:25     56s] (I)       Phase 1a runs 0.01 seconds
[04/24 13:17:25     56s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/24 13:17:25     56s] (I)       Usage: 31316 = (15497 H, 15819 V) = (15.46% H, 14.21% V) = (4.649e+05um H, 4.746e+05um V)
[04/24 13:17:25     56s] (I)       
[04/24 13:17:25     56s] (I)       ============  Phase 1b Route ============
[04/24 13:17:25     56s] (I)       Phase 1b runs 0.00 seconds
[04/24 13:17:25     56s] (I)       Usage: 31317 = (15498 H, 15819 V) = (15.46% H, 14.21% V) = (4.649e+05um H, 4.746e+05um V)
[04/24 13:17:25     56s] (I)       
[04/24 13:17:25     56s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 9.395100e+05um
[04/24 13:17:25     56s] (I)       ============  Phase 1c Route ============
[04/24 13:17:25     56s] (I)       Level2 Grid: 23 x 22
[04/24 13:17:25     56s] (I)       Phase 1c runs 0.00 seconds
[04/24 13:17:25     56s] (I)       Usage: 31317 = (15498 H, 15819 V) = (15.46% H, 14.21% V) = (4.649e+05um H, 4.746e+05um V)
[04/24 13:17:25     56s] (I)       
[04/24 13:17:25     56s] (I)       ============  Phase 1d Route ============
[04/24 13:17:25     56s] (I)       Phase 1d runs 0.00 seconds
[04/24 13:17:25     56s] (I)       Usage: 31317 = (15498 H, 15819 V) = (15.46% H, 14.21% V) = (4.649e+05um H, 4.746e+05um V)
[04/24 13:17:25     56s] (I)       
[04/24 13:17:25     56s] (I)       ============  Phase 1e Route ============
[04/24 13:17:25     56s] (I)       Phase 1e runs 0.00 seconds
[04/24 13:17:25     56s] (I)       Usage: 31317 = (15498 H, 15819 V) = (15.46% H, 14.21% V) = (4.649e+05um H, 4.746e+05um V)
[04/24 13:17:25     56s] (I)       
[04/24 13:17:25     56s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 9.395100e+05um
[04/24 13:17:25     56s] [NR-eGR] 
[04/24 13:17:25     56s] (I)       ============  Phase 1l Route ============
[04/24 13:17:25     56s] (I)       Phase 1l runs 0.01 seconds
[04/24 13:17:25     56s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/24 13:17:25     56s] (I)       total 2D Cap : 214124 = (100600 H, 113524 V)
[04/24 13:17:25     56s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[04/24 13:17:25     56s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[04/24 13:17:25     56s] (I)       ============= track Assignment ============
[04/24 13:17:25     56s] (I)       extract Global 3D Wires
[04/24 13:17:25     56s] (I)       Extract Global WL : time=0.00
[04/24 13:17:25     56s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/24 13:17:25     56s] (I)       Initialization real time=0.00 seconds
[04/24 13:17:25     56s] (I)       Kernel real time=0.03 seconds
[04/24 13:17:25     56s] (I)       End Greedy Track Assignment
[04/24 13:17:25     56s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 20058
[04/24 13:17:25     56s] [NR-eGR] Layer2(metal2)(V) length: 5.104920e+05um, number of vias: 29679
[04/24 13:17:25     56s] [NR-eGR] Layer3(metal3)(H) length: 4.837992e+05um, number of vias: 0
[04/24 13:17:25     56s] [NR-eGR] Total length: 9.942912e+05um, number of vias: 49737
[04/24 13:17:25     56s] [NR-eGR] End Peak syMemory usage = 896.3 MB
[04/24 13:17:25     56s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[04/24 13:17:25     56s] Extraction called for design 'shabang' of instances=6272 and nets=6391 using extraction engine 'preRoute' .
[04/24 13:17:25     56s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 13:17:25     56s] Type 'man IMPEXT-3530' for more detail.
[04/24 13:17:25     56s] PreRoute RC Extraction called for design shabang.
[04/24 13:17:25     56s] RC Extraction called in multi-corner(1) mode.
[04/24 13:17:25     56s] RCMode: PreRoute
[04/24 13:17:25     56s]       RC Corner Indexes            0   
[04/24 13:17:25     56s] Capacitance Scaling Factor   : 1.00000 
[04/24 13:17:25     56s] Resistance Scaling Factor    : 1.00000 
[04/24 13:17:25     56s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 13:17:25     56s] Clock Res. Scaling Factor    : 1.00000 
[04/24 13:17:25     56s] Shrink Factor                : 1.00000
[04/24 13:17:25     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:17:25     56s] Using capacitance table file ...
[04/24 13:17:25     56s] Updating RC grid for preRoute extraction ...
[04/24 13:17:25     56s] Initializing multi-corner capacitance tables ... 
[04/24 13:17:25     56s] Initializing multi-corner resistance tables ...
[04/24 13:17:25     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 896.320M)
[04/24 13:17:25     56s] Compute RC Scale Done ...
[04/24 13:17:25     56s] WARN: Correct the flow
[04/24 13:17:25     56s] #################################################################################
[04/24 13:17:25     56s] # Design Stage: PreRoute
[04/24 13:17:25     56s] # Design Name: shabang
[04/24 13:17:25     56s] # Design Mode: 90nm
[04/24 13:17:25     56s] # Analysis Mode: MMMC Non-OCV 
[04/24 13:17:25     56s] # Parasitics Mode: No SPEF/RCDB
[04/24 13:17:25     56s] # Signoff Settings: SI Off 
[04/24 13:17:25     56s] #################################################################################
[04/24 13:17:25     56s] AAE_INFO: 1 threads acquired from CTE.
[04/24 13:17:25     56s] Calculate delays in Single mode...
[04/24 13:17:25     56s] Topological Sorting (CPU = 0:00:00.0, MEM = 951.6M, InitMEM = 951.6M)
[04/24 13:17:27     58s] Total number of fetched objects 6234
[04/24 13:17:27     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:17:27     58s] End delay calculation. (MEM=956.82 CPU=0:00:01.7 REAL=0:00:01.0)
[04/24 13:17:27     58s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 956.8M) ***
[04/24 13:17:27     58s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 889.5M, totSessionCpu=0:00:59 **
[04/24 13:17:27     58s] *** Finished optDesign ***
[04/24 13:17:27     58s] 
[04/24 13:17:27     58s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.5 real=0:00:19.4)
[04/24 13:17:27     58s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[04/24 13:17:27     58s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[04/24 13:17:27     58s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.2)
[04/24 13:17:27     58s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[04/24 13:17:27     58s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/24 13:17:27     58s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:03.1 real=0:00:03.0)
[04/24 13:17:27     58s] Info: pop threads available for lower-level modules during optimization.
[04/24 13:17:27     58s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/24 13:17:27     58s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/24 13:17:27     58s] Deleted 0 physical inst  (cell - / prefix -).
[04/24 13:17:27     58s] *** Starting "NanoPlace(TM) placement v#1 (mem=889.5M)" ...
[04/24 13:17:27     58s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/24 13:17:27     58s] #std cell=6220 (0 fixed + 6220 movable) #block=0 (0 floating + 0 preplaced)
[04/24 13:17:27     58s] #ioInst=52 #net=6234 #term=20070 #term/net=3.22, #fixedIo=52, #floatIo=0, #fixedPin=0, #floatPin=9
[04/24 13:17:27     58s] stdCell: 6220 single + 0 double + 0 multi
[04/24 13:17:27     58s] Total standard cell length = 90.0432 (mm), area = 2.7013 (mm^2)
[04/24 13:17:27     58s] Core basic site is core
[04/24 13:17:27     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:27     58s] Apply auto density screen in pre-place stage.
[04/24 13:17:27     58s] Auto density screen increases utilization from 0.395 to 0.395
[04/24 13:17:27     58s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 875.3M
[04/24 13:17:27     58s] Average module density = 0.395.
[04/24 13:17:27     58s] Density for the design = 0.395.
[04/24 13:17:27     58s]        = stdcell_area 37518 sites (2701296 um^2) / alloc_area 95091 sites (6846552 um^2).
[04/24 13:17:27     58s] Pin Density = 0.2111.
[04/24 13:17:27     58s]             = total # of pins 20070 / total area 95091.
[04/24 13:17:27     58s] Initial padding reaches pin density 0.465 for top
[04/24 13:17:27     58s] Initial padding increases density from 0.395 to 0.621 for top
[04/24 13:17:27     58s] === lastAutoLevel = 8 
[04/24 13:17:27     58s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/24 13:17:27     58s] Iteration  1: Total net bbox = 8.373e+05 (4.26e+05 4.11e+05)
[04/24 13:17:27     58s]               Est.  stn bbox = 1.076e+06 (5.43e+05 5.33e+05)
[04/24 13:17:27     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 875.3M
[04/24 13:17:29     59s] Iteration  8: Total net bbox = 6.560e+05 (3.27e+05 3.29e+05)
[04/24 13:17:29     59s]               Est.  stn bbox = 8.793e+05 (4.36e+05 4.44e+05)
[04/24 13:17:29     59s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 891.3M
[04/24 13:17:32     63s] Iteration  9: Total net bbox = 7.279e+05 (3.63e+05 3.65e+05)
[04/24 13:17:32     63s]               Est.  stn bbox = 9.452e+05 (4.68e+05 4.77e+05)
[04/24 13:17:32     63s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 891.3M
[04/24 13:17:34     65s] Iteration 10: Total net bbox = 7.650e+05 (3.87e+05 3.78e+05)
[04/24 13:17:34     65s]               Est.  stn bbox = 9.832e+05 (4.93e+05 4.90e+05)
[04/24 13:17:34     65s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 891.3M
[04/24 13:17:34     65s] Iteration 11: Total net bbox = 7.865e+05 (3.99e+05 3.88e+05)
[04/24 13:17:34     65s]               Est.  stn bbox = 1.009e+06 (5.07e+05 5.02e+05)
[04/24 13:17:34     65s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 905.4M
[04/24 13:17:34     65s] Iteration 12: Total net bbox = 7.865e+05 (3.99e+05 3.88e+05)
[04/24 13:17:34     65s]               Est.  stn bbox = 1.009e+06 (5.07e+05 5.02e+05)
[04/24 13:17:34     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.4M
[04/24 13:17:34     65s] Iteration 13: Total net bbox = 7.865e+05 (3.99e+05 3.88e+05)
[04/24 13:17:34     65s]               Est.  stn bbox = 1.009e+06 (5.07e+05 5.02e+05)
[04/24 13:17:34     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.4M
[04/24 13:17:34     65s] *** cost = 7.865e+05 (3.99e+05 3.88e+05) (cpu for global=0:00:06.9) real=0:00:07.0***
[04/24 13:17:34     65s] Core Placement runtime cpu: 0:00:06.9 real: 0:00:06.0
[04/24 13:17:34     65s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/24 13:17:34     65s] Type 'man IMPSP-9025' for more detail.
[04/24 13:17:34     65s] #spOpts: mergeVia=F 
[04/24 13:17:34     65s] Core basic site is core
[04/24 13:17:34     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:34     65s] *** Starting refinePlace (0:01:06 mem=905.4M) ***
[04/24 13:17:34     65s] Total net bbox length = 7.865e+05 (3.988e+05 3.878e+05) (ext = 1.470e+04)
[04/24 13:17:34     65s] Starting refinePlace ...
[04/24 13:17:34     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/24 13:17:34     65s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[04/24 13:17:34     65s] Density distribution unevenness ratio = 15.835%
[04/24 13:17:34     65s]   Spread Effort: high, pre-route mode, useDDP on.
[04/24 13:17:34     65s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=905.4MB) @(0:01:06 - 0:01:06).
[04/24 13:17:34     65s] Move report: preRPlace moves 6220 insts, mean move: 8.14 um, max move: 24.64 um
[04/24 13:17:34     65s] 	Max move on inst (Ethernet_input/FIFO/MEM/array_reg[21][3]): (1058.45, 2555.99) --> (1048.80, 2541.00)
[04/24 13:17:34     65s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[04/24 13:17:34     65s] wireLenOptFixPriorityInst 0 inst fixed
[04/24 13:17:34     65s] Placement tweakage begins.
[04/24 13:17:34     65s] wire length = 9.584e+05
[04/24 13:17:35     66s] wire length = 9.174e+05
[04/24 13:17:35     66s] Placement tweakage ends.
[04/24 13:17:35     66s] Move report: tweak moves 1035 insts, mean move: 30.32 um, max move: 199.20 um
[04/24 13:17:35     66s] 	Max move on inst (Ethernet_input/FIFO/MEM/FE_OFC26_w_clk): (1924.80, 1431.00) --> (1944.00, 1611.00)
[04/24 13:17:35     66s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=905.4MB) @(0:01:06 - 0:01:06).
[04/24 13:17:35     66s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/24 13:17:35     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=905.4MB) @(0:01:06 - 0:01:06).
[04/24 13:17:35     66s] Move report: Detail placement moves 6220 insts, mean move: 12.69 um, max move: 200.56 um
[04/24 13:17:35     66s] 	Max move on inst (USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/U277): (727.95, 871.50) --> (828.00, 771.00)
[04/24 13:17:35     66s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 905.4MB
[04/24 13:17:35     66s] Statistics of distance of Instance movement in refine placement:
[04/24 13:17:35     66s]   maximum (X+Y) =       200.56 um
[04/24 13:17:35     66s]   inst (USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/U277) with max move: (727.945, 871.505) -> (828, 771)
[04/24 13:17:35     66s]   mean    (X+Y) =        12.69 um
[04/24 13:17:35     66s] Total instances flipped for WireLenOpt: 316
[04/24 13:17:35     66s] Summary Report:
[04/24 13:17:35     66s] Instances move: 6220 (out of 6220 movable)
[04/24 13:17:35     66s] Instances flipped: 0
[04/24 13:17:35     66s] Mean displacement: 12.69 um
[04/24 13:17:35     66s] Max displacement: 200.56 um (Instance: USB_output/RX/USB_RECEIVER/FIFO/RX/UFIFORAM/U277) (727.945, 871.505) -> (828, 771)
[04/24 13:17:35     66s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/24 13:17:35     66s] Total instances moved : 6220
[04/24 13:17:35     66s] Total net bbox length = 7.621e+05 (3.711e+05 3.910e+05) (ext = 1.469e+04)
[04/24 13:17:35     66s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 905.4MB
[04/24 13:17:35     66s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=905.4MB) @(0:01:06 - 0:01:06).
[04/24 13:17:35     66s] *** Finished refinePlace (0:01:06 mem=905.4M) ***
[04/24 13:17:35     66s] *** End of Placement (cpu=0:00:07.7, real=0:00:08.0, mem=905.4M) ***
[04/24 13:17:35     66s] #spOpts: mergeVia=F 
[04/24 13:17:35     66s] Core basic site is core
[04/24 13:17:35     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:35     66s] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[04/24 13:17:35     66s] Density distribution unevenness ratio = 15.897%
[04/24 13:17:35     66s] *** Finishing placeDesign concurrent flow ***
[04/24 13:17:35     66s] **placeDesign ... cpu = 0: 0:45, real = 0: 0:46, mem = 865.2M **
[04/24 13:17:35     66s] Command spTest is not supported.
[04/24 13:17:35     66s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/24 13:17:35     66s] Type 'man IMPEXT-3493' for more detail.
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] *** Summary of all messages that are not suppressed in this session:
[04/24 13:17:35     66s] Severity  ID               Count  Summary                                  
[04/24 13:17:35     66s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/24 13:17:35     66s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[04/24 13:17:35     66s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/24 13:17:35     66s] WARNING   IMPSP-5140           1  Global net connect rules have not been c...
[04/24 13:17:35     66s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[04/24 13:17:35     66s] WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
[04/24 13:17:35     66s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/24 13:17:35     66s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[04/24 13:17:35     66s] WARNING   IMPOPT-665           9  %s : Net has unplaced terms or is connec...
[04/24 13:17:35     66s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[04/24 13:17:35     66s] *** Message Summary: 23 warning(s), 0 error(s)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] <CMD> checkPlace
[04/24 13:17:35     66s] Core basic site is core
[04/24 13:17:35     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:35     66s] Begin checking placement ... (start mem=865.2M, init mem=865.2M)
[04/24 13:17:35     66s] *info: Placed = 6220          
[04/24 13:17:35     66s] *info: Unplaced = 0           
[04/24 13:17:35     66s] Placement Density:39.45%(2701296/6846552)
[04/24 13:17:35     66s] Placement Density (including fixed std cells):39.45%(2701296/6846552)
[04/24 13:17:35     66s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=865.2M)
[04/24 13:17:35     66s] <CMD> sroute
[04/24 13:17:35     66s] #- Begin sroute (date=04/24 13:17:35, mem=865.2M)
[04/24 13:17:35     66s] *** Begin SPECIAL ROUTE on Tue Apr 24 13:17:35 2018 ***
[04/24 13:17:35     66s] SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg59/ECE_337_Final_Project/Shabang
[04/24 13:17:35     66s] SPECIAL ROUTE ran on machine: ee215lnx11.ecn.purdue.edu (Linux 2.6.32-696.23.1.el6.x86_64 x86_64 1.60Ghz)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Begin option processing ...
[04/24 13:17:35     66s] srouteConnectPowerBump set to false
[04/24 13:17:35     66s] routeSpecial set to true
[04/24 13:17:35     66s] srouteConnectConverterPin set to false
[04/24 13:17:35     66s] srouteFollowCorePinEnd set to 3
[04/24 13:17:35     66s] srouteJogControl set to "preferWithChanges differentLayer"
[04/24 13:17:35     66s] sroutePadPinAllPorts set to true
[04/24 13:17:35     66s] sroutePreserveExistingRoutes set to true
[04/24 13:17:35     66s] srouteRoutePowerBarPortOnBothDir set to true
[04/24 13:17:35     66s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1745.00 megs.
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Reading DB technology information...
[04/24 13:17:35     66s] Finished reading DB technology information.
[04/24 13:17:35     66s] Reading floorplan and netlist information...
[04/24 13:17:35     66s] Finished reading floorplan and netlist information.
[04/24 13:17:35     66s] Read in 6 layers, 3 routing layers, 0 overlap layer
[04/24 13:17:35     66s] Read in 39 macros, 32 used
[04/24 13:17:35     66s] Read in 6272 components
[04/24 13:17:35     66s]   6220 core components: 0 unplaced, 6220 placed, 0 fixed
[04/24 13:17:35     66s]   48 pad components: 0 unplaced, 48 placed, 0 fixed
[04/24 13:17:35     66s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[04/24 13:17:35     66s] Read in 9 logical pins
[04/24 13:17:35     66s] Read in 9 nets
[04/24 13:17:35     66s] Read in 2 special nets, 2 routed
[04/24 13:17:35     66s] Begin power routing ...
[04/24 13:17:35     66s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[04/24 13:17:35     66s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/24 13:17:35     66s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/24 13:17:35     66s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/24 13:17:35     66s] Type 'man IMPSR-1256' for more detail.
[04/24 13:17:35     66s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/24 13:17:35     66s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[04/24 13:17:35     66s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/24 13:17:35     66s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/24 13:17:35     66s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/24 13:17:35     66s] Type 'man IMPSR-1256' for more detail.
[04/24 13:17:35     66s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/24 13:17:35     66s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/24 13:17:35     66s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/24 13:17:35     66s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/24 13:17:35     66s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/24 13:17:35     66s] CPU time for FollowPin 0 seconds
[04/24 13:17:35     66s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/24 13:17:35     66s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/24 13:17:35     66s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/24 13:17:35     66s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/24 13:17:35     66s] CPU time for FollowPin 0 seconds
[04/24 13:17:35     66s]   Number of IO ports routed: 0
[04/24 13:17:35     66s]   Number of Block ports routed: 0
[04/24 13:17:35     66s]   Number of Stripe ports routed: 0
[04/24 13:17:35     66s]   Number of Core ports routed: 176
[04/24 13:17:35     66s]   Number of Pad ports routed: 0
[04/24 13:17:35     66s]   Number of Power Bump ports routed: 0
[04/24 13:17:35     66s]   Number of Followpin connections: 88
[04/24 13:17:35     66s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1747.00 megs.
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s]  Begin updating DB with routing results ...
[04/24 13:17:35     66s]  Updating DB with 4 via definition ...
[04/24 13:17:35     66s] 
sroute post-processing starts at Tue Apr 24 13:17:35 2018
The viaGen is rebuilding shadow vias for net gnd.
[04/24 13:17:35     66s] sroute post-processing ends at Tue Apr 24 13:17:35 2018

sroute post-processing starts at Tue Apr 24 13:17:35 2018
The viaGen is rebuilding shadow vias for net vdd.
[04/24 13:17:35     66s] sroute post-processing ends at Tue Apr 24 13:17:35 2018
sroute created 264 wires.
[04/24 13:17:35     66s] ViaGen created 176 vias and deleted 0 via to avoid violation.
[04/24 13:17:35     66s] +--------+----------------+----------------+
[04/24 13:17:35     66s] |  Layer |     Created    |     Deleted    |
[04/24 13:17:35     66s] +--------+----------------+----------------+
[04/24 13:17:35     66s] | metal1 |       264      |       NA       |
[04/24 13:17:35     66s] |   via  |       176      |        0       |
[04/24 13:17:35     66s] +--------+----------------+----------------+
[04/24 13:17:35     66s] #- End sroute (date=04/24 13:17:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=867.5M, current mem=867.5M)
[04/24 13:17:35     66s] <CMD> trialRoute
[04/24 13:17:35     66s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/24 13:17:35     66s] Set wireMPool w/ noThreadCheck
[04/24 13:17:35     66s] *** Starting trialRoute (mem=867.5M) ***
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Using hname+ instead name for net compare
[04/24 13:17:35     66s] There are 0 guide points passed to trialRoute for fixed pins.
[04/24 13:17:35     66s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/24 13:17:35     66s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/24 13:17:35     66s] **WARN: (IMPTR-7102):	There are 9 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/24 13:17:35     66s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/24 13:17:35     66s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 867.5M)
[04/24 13:17:35     66s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Nr of prerouted/Fixed nets = 0
[04/24 13:17:35     66s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/24 13:17:35     66s] routingBox: (1200 1500) (3322800 3310500)
[04/24 13:17:35     66s] coreBox:    (350400 351000) (2973600 2961000)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=868.5M):
[04/24 13:17:35     66s] Est net length = 8.835e+05um = 4.384e+05H + 4.451e+05V
[04/24 13:17:35     66s] Usage: (19.4%H 26.9%V) = (5.335e+05um 9.650e+05um) = (44319 32168)
[04/24 13:17:35     66s] Obstruct: 2706 = 1342 (5.7%H) + 1364 (5.8%V)
[04/24 13:17:35     66s] Overflow: 238 = 21 (0.09% H) + 217 (0.98% V)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=870.5M):
[04/24 13:17:35     66s] Usage: (19.3%H 26.9%V) = (5.314e+05um 9.650e+05um) = (44151 32168)
[04/24 13:17:35     66s] Overflow: 200 = 2 (0.01% H) + 198 (0.90% V)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=870.5M):
[04/24 13:17:35     66s] Usage: (19.3%H 26.9%V) = (5.304e+05um 9.649e+05um) = (44063 32164)
[04/24 13:17:35     66s] Overflow: 190 = 2 (0.01% H) + 188 (0.85% V)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=870.5M):
[04/24 13:17:35     66s] Usage: (19.3%H 26.9%V) = (5.307e+05um 9.656e+05um) = (44087 32186)
[04/24 13:17:35     66s] Overflow: 154 = 2 (0.01% H) + 152 (0.69% V)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1a-1d Overflow: 0.01% H + 0.69% V (0:00:00.1 870.5M)

[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=871.5M):
[04/24 13:17:35     66s] Usage: (19.2%H 26.9%V) = (5.302e+05um 9.671e+05um) = (44051 32237)
[04/24 13:17:35     66s] Overflow: 117 = 0 (0.00% H) + 117 (0.53% V)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=871.5M):
[04/24 13:17:35     66s] Usage: (19.3%H 27.0%V) = (5.314e+05um 9.685e+05um) = (44150 32284)
[04/24 13:17:35     66s] Overflow: 56 = 0 (0.00% H) + 56 (0.25% V)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Congestion distribution:
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Remain	cntH		cntV
[04/24 13:17:35     66s] --------------------------------------
[04/24 13:17:35     66s]  -1:	0	 0.00%	56	 0.25%
[04/24 13:17:35     66s] --------------------------------------
[04/24 13:17:35     66s]   0:	5	 0.02%	1037	 4.69%
[04/24 13:17:35     66s]   1:	35	 0.16%	2385	10.78%
[04/24 13:17:35     66s]   2:	251	 1.13%	4007	18.11%
[04/24 13:17:35     66s]   3:	356	 1.61%	4316	19.51%
[04/24 13:17:35     66s]   4:	681	 3.08%	2796	12.64%
[04/24 13:17:35     66s]   5:	20814	94.00%	7523	34.01%
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1e-1f Overflow: 0.00% H + 0.25% V (0:00:00.0 871.5M)

[04/24 13:17:35     66s] Global route (cpu=0.1s real=0.1s 871.5M)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] *** After '-updateRemainTrks' operation: 
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Usage: (19.3%H 27.0%V) = (5.314e+05um 9.685e+05um) = (44150 32284)
[04/24 13:17:35     66s] Overflow: 56 = 0 (0.00% H) + 56 (0.25% V)
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Phase 1l Overflow: 0.00% H + 0.25% V (0:00:00.0 871.5M)

[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Congestion distribution:
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Remain	cntH		cntV
[04/24 13:17:35     66s] --------------------------------------
[04/24 13:17:35     66s]  -1:	0	 0.00%	56	 0.25%
[04/24 13:17:35     66s] --------------------------------------
[04/24 13:17:35     66s]   0:	5	 0.02%	1037	 4.69%
[04/24 13:17:35     66s]   1:	35	 0.16%	2385	10.78%
[04/24 13:17:35     66s]   2:	251	 1.13%	4007	18.11%
[04/24 13:17:35     66s]   3:	356	 1.61%	4316	19.51%
[04/24 13:17:35     66s]   4:	681	 3.08%	2796	12.64%
[04/24 13:17:35     66s]   5:	20814	94.00%	7523	34.01%
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Starting trMTInitAdjWires in ST mode ...
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] *** Completed Phase 1 route (cpu=0:00:00.1 real=0:00:00.1 871.5M) ***
[04/24 13:17:35     66s] 
[04/24 13:17:35     66s] Using trMTFlushLazyWireDel= 1
[04/24 13:17:35     66s] Not using mpools for CRoute
[04/24 13:17:36     66s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/24 13:17:36     66s] Phase 2a (cpu=0:00:00.0 real=0:00:00.1 mem=871.5M)
[04/24 13:17:36     66s] Not using mpools for CRoute
[04/24 13:17:36     66s] Phase 2b (cpu=0:00:00.0 real=0:00:00.1 mem=871.5M)
[04/24 13:17:36     66s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/24 13:17:36     66s] Cleanup real= 0:00:00.0
[04/24 13:17:36     66s] Phase 2 total (cpu=0:00:00.1 real=0:00:00.1 mem=871.5M)
[04/24 13:17:36     66s] 
[04/24 13:17:36     66s] Total length: 9.126e+05um, number of vias: 38879
[04/24 13:17:36     66s] M1(H) length: 0.000e+00um, number of vias: 20058
[04/24 13:17:36     66s] M2(V) length: 4.824e+05um, number of vias: 18821
[04/24 13:17:36     66s] M3(H) length: 4.302e+05um
[04/24 13:17:36     66s] *** Completed Phase 2 route (cpu=0:00:00.1 real=0:00:00.1 871.5M) ***
[04/24 13:17:36     66s] 
[04/24 13:17:36     66s] Skipping QALenRecalc
[04/24 13:17:36     66s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/24 13:17:36     66s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/24 13:17:36     66s] *** Finished all Phases (cpu=0:00:00.3 mem=871.5M) ***
[04/24 13:17:36     66s] trMTFlushLazyWireDel was already disabled
[04/24 13:17:36     66s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/24 13:17:36     66s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/24 13:17:36     66s] **WARN: (IMPTR-7102):	There are 9 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
[04/24 13:17:36     66s] Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
[04/24 13:17:36     66s] Starting trMTRemoveAntenna in ST mode ...
[04/24 13:17:36     66s] Peak Memory Usage was 871.5M 
[04/24 13:17:36     66s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:00.3
[04/24 13:17:36     66s]   TrialRoute full (called once) runtime= 0:00:00.3
[04/24 13:17:36     66s]   GlbRouteEst (called 2x) runtime= 0:00:00.0
[04/24 13:17:36     66s] *** Finished trialRoute (cpu=0:00:00.3 mem=871.5M) ***
[04/24 13:17:36     66s] 
[04/24 13:17:36     66s] Set wireMPool w/ threadCheck
[04/24 13:17:36     66s] <CMD> timeDesign -preCTS
[04/24 13:17:36     66s] Start to check current routing status for nets...
[04/24 13:17:36     66s] Using hname+ instead name for net compare
[04/24 13:17:36     66s] All nets are already routed correctly.
[04/24 13:17:36     66s] End to check current routing status for nets (mem=871.5M)
[04/24 13:17:36     66s] Extraction called for design 'shabang' of instances=6272 and nets=6391 using extraction engine 'preRoute' .
[04/24 13:17:36     66s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 13:17:36     66s] Type 'man IMPEXT-3530' for more detail.
[04/24 13:17:36     66s] PreRoute RC Extraction called for design shabang.
[04/24 13:17:36     66s] RC Extraction called in multi-corner(1) mode.
[04/24 13:17:36     66s] RCMode: PreRoute
[04/24 13:17:36     66s]       RC Corner Indexes            0   
[04/24 13:17:36     66s] Capacitance Scaling Factor   : 1.00000 
[04/24 13:17:36     66s] Resistance Scaling Factor    : 1.00000 
[04/24 13:17:36     66s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 13:17:36     66s] Clock Res. Scaling Factor    : 1.00000 
[04/24 13:17:36     66s] Shrink Factor                : 1.00000
[04/24 13:17:36     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 13:17:36     66s] Using capacitance table file ...
[04/24 13:17:36     66s] Updating RC grid for preRoute extraction ...
[04/24 13:17:36     66s] Initializing multi-corner capacitance tables ... 
[04/24 13:17:36     66s] Initializing multi-corner resistance tables ...
[04/24 13:17:36     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 871.539M)
[04/24 13:17:36     66s] Effort level <high> specified for reg2reg path_group
[04/24 13:17:36     67s] #################################################################################
[04/24 13:17:36     67s] # Design Stage: PreRoute
[04/24 13:17:36     67s] # Design Name: shabang
[04/24 13:17:36     67s] # Design Mode: 90nm
[04/24 13:17:36     67s] # Analysis Mode: MMMC Non-OCV 
[04/24 13:17:36     67s] # Parasitics Mode: No SPEF/RCDB
[04/24 13:17:36     67s] # Signoff Settings: SI Off 
[04/24 13:17:36     67s] #################################################################################
[04/24 13:17:36     67s] AAE_INFO: 1 threads acquired from CTE.
[04/24 13:17:36     67s] Calculate delays in Single mode...
[04/24 13:17:36     67s] Topological Sorting (CPU = 0:00:00.0, MEM = 878.8M, InitMEM = 878.8M)
[04/24 13:17:36     67s] **WARN: (IMPESI-3014):	The RC network is incomplete for net w_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 13:17:36     67s] **WARN: (IMPESI-3014):	The RC network is incomplete for net r_clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 13:17:36     67s] **WARN: (IMPESI-3014):	The RC network is incomplete for net n_rst. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 13:17:36     67s] **WARN: (IMPESI-3014):	The RC network is incomplete for net tx_d_minus. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 13:17:37     68s] **WARN: (IMPESI-3014):	The RC network is incomplete for net is_txing. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 13:17:37     68s] Total number of fetched objects 6234
[04/24 13:17:37     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 13:17:37     68s] End delay calculation. (MEM=922.25 CPU=0:00:01.0 REAL=0:00:01.0)
[04/24 13:17:37     68s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 922.2M) ***
[04/24 13:17:37     68s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:08 mem=922.2M)
[04/24 13:17:37     68s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.455%
Routing Overflow: 0.00% H and 0.25% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/24 13:17:37     68s] Total CPU time: 1.7 sec
[04/24 13:17:37     68s] Total Real time: 1.0 sec
[04/24 13:17:37     68s] Total Memory Usage: 864.015625 Mbytes
[04/24 13:17:37     68s] <CMD> setOptMode -yieldEffort none
[04/24 13:17:37     68s] <CMD> setOptMode -highEffort
[04/24 13:17:37     68s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[04/24 13:17:37     68s] <CMD> setOptMode -maxDensity 0.95
[04/24 13:17:37     68s] <CMD> setOptMode -drcMargin 0.0
[04/24 13:17:37     68s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/24 13:17:37     68s] <CMD> setOptMode -noSimplifyNetlist
[04/24 13:17:37     68s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[04/24 13:17:37     68s] <CMD> optDesign -preCTS -drv
[04/24 13:17:37     68s] **WARN: (IMPOPT-576):	9 nets have unplaced terms. 
[04/24 13:17:37     68s] Type 'man IMPOPT-576' for more detail.
[04/24 13:17:37     68s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/24 13:17:37     68s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/24 13:17:37     68s] #spOpts: mergeVia=F 
[04/24 13:17:37     68s] Core basic site is core
[04/24 13:17:37     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 13:17:37     68s] #spOpts: mergeVia=F 
[04/24 13:17:37     68s] GigaOpt running with 1 threads.
[04/24 13:17:37     68s] Info: 1 threads available for lower-level modules during optimization.
[04/24 13:17:37     68s] #spOpts: mergeVia=F 
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	w_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	r_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	Ethernet_In : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	rx_d_plus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	rx_d_minus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	tx_d_plus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	tx_d_minus : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-665):	is_txing : Net has unplaced terms or is connected to uplaced instances in design. 
[04/24 13:17:38     68s] Type 'man IMPOPT-665' for more detail.
[04/24 13:17:38     68s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/24 13:17:38     68s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/24 13:17:38     68s] 			Cell PADVDD is dont_touch but not dont_use
[04/24 13:17:38     68s] 			Cell PADNC is dont_touch but not dont_use
[04/24 13:17:38     68s] 			Cell PADGND is dont_touch but not dont_use
[04/24 13:17:38     68s] 			Cell PADFC is dont_touch but not dont_use
[04/24 13:17:38     68s] 	...
[04/24 13:17:38     68s] 	Reporting only the 20 first cells found...
[04/24 13:17:38     68s] 
[04/24 13:17:38     68s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 904.0M, totSessionCpu=0:01:09 **
[04/24 13:17:38     68s] *** optDesign -preCTS ***
[04/24 13:17:38     68s] DRC Margin: user margin 0.0; extra margin 0.2
[04/24 13:17:38     68s] Setup Target Slack: user slack 0; extra slack 0.1
[04/24 13:17:38     68s] Hold Target Slack: user slack 0
[04/24 13:17:38     68s] 
[04/24 13:17:38     68s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[04/24 13:17:38     68s] Info: pop threads available for lower-level modules during optimization.
[04/24 13:17:38     68s] 
[04/24 13:21:58    100s] 
[04/24 13:21:58    100s] *** Memory Usage v#1 (Current mem = 1233.797M, initial mem = 166.582M) ***
[04/24 13:21:58    100s] 
[04/24 13:21:58    100s] *** Summary of all messages that are not suppressed in this session:
[04/24 13:21:58    100s] Severity  ID               Count  Summary                                  
[04/24 13:21:58    100s] WARNING   IMPLF-151           15  The viaRule '%s' has been defined, the c...
[04/24 13:21:58    100s] WARNING   IMPLF-58           120  MACRO '%s' has been found in the databas...
[04/24 13:21:58    100s] WARNING   IMPLF-61             2  %d duplicated MACRO definitions have bee...
[04/24 13:21:58    100s] ERROR     IMPLF-223            6  The LEF via '%s' has been defined and fo...
[04/24 13:21:58    100s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[04/24 13:21:58    100s] WARNING   IMPLF-119           30  LAYER '%s' has been found in the databas...
[04/24 13:21:58    100s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/24 13:21:58    100s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[04/24 13:21:58    100s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[04/24 13:21:58    100s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/24 13:21:58    100s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[04/24 13:21:58    100s] ERROR     IMPSYT-16038         1  The specified file '%s' could not be fou...
[04/24 13:21:58    100s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[04/24 13:21:58    100s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/24 13:21:58    100s] WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
[04/24 13:21:58    100s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[04/24 13:21:58    100s] WARNING   IMPPP-4022          12  Option "-%s" is obsolete and has been re...
[04/24 13:21:58    100s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[04/24 13:21:58    100s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[04/24 13:21:58    100s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[04/24 13:21:58    100s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[04/24 13:21:58    100s] WARNING   IMPSP-5140           1  Global net connect rules have not been c...
[04/24 13:21:58    100s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[04/24 13:21:58    100s] WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
[04/24 13:21:58    100s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/24 13:21:58    100s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[04/24 13:21:58    100s] WARNING   IMPOPT-665          18  %s : Net has unplaced terms or is connec...
[04/24 13:21:58    100s] WARNING   IMPOPT-6118          2  The following cells have a dont_touch pr...
[04/24 13:21:58    100s] WARNING   IMPTR-7102           2  There are %d unplaced pins or pins witho...
[04/24 13:21:58    100s] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[04/24 13:21:58    100s] ERROR     IMPIMEX-7008         1  No netlist files are found.              
[04/24 13:21:58    100s] *** Message Summary: 310 warning(s), 8 error(s)
[04/24 13:21:58    100s] 
[04/24 13:21:58    100s] --- Ending "Innovus" (totcpu=0:01:40, real=0:07:33, mem=1233.8M) ---
