{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665628682474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665628682474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 23:38:02 2022 " "Processing started: Wed Oct 12 23:38:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665628682474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665628682474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665628682474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665628682927 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665628682987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665628682992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoProcessador.v(7) " "Verilog HDL Declaration information at projetoProcessador.v(7): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665628682995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador.v 6 6 " "Found 6 design units, including 6 entities, in source file projetoprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682996 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682996 ""} { "Info" "ISGN_ENTITY_NAME" "3 pc_counter " "Found entity 3: pc_counter" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682996 ""} { "Info" "ISGN_ENTITY_NAME" "4 regInstr " "Found entity 4: regInstr" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682996 ""} { "Info" "ISGN_ENTITY_NAME" "5 regn " "Found entity 5: regn" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682996 ""} { "Info" "ISGN_ENTITY_NAME" "6 Alu " "Found entity 6: Alu" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665628682996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628682999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665628682999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665628683092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_in projetoProcessador.v(13) " "Verilog HDL or VHDL warning at projetoProcessador.v(13): object \"IR_in\" assigned a value but never read" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665628683094 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_and projetoProcessador.v(17) " "Verilog HDL or VHDL warning at projetoProcessador.v(17): object \"ALU_and\" assigned a value but never read" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665628683094 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(120) " "Verilog HDL Case Statement warning at projetoProcessador.v(120): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683096 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(146) " "Verilog HDL Case Statement warning at projetoProcessador.v(146): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 146 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683096 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(160) " "Verilog HDL Case Statement warning at projetoProcessador.v(160): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683096 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(117) " "Verilog HDL Case Statement warning at projetoProcessador.v(117): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683097 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(178) " "Verilog HDL Case Statement warning at projetoProcessador.v(178): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 178 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683097 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(198) " "Verilog HDL Case Statement warning at projetoProcessador.v(198): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 198 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683097 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(217) " "Verilog HDL Case Statement warning at projetoProcessador.v(217): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683098 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(231) " "Verilog HDL Case Statement warning at projetoProcessador.v(231): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 231 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683098 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(173) " "Verilog HDL Case Statement warning at projetoProcessador.v(173): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 173 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683098 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(252) " "Verilog HDL Case Statement warning at projetoProcessador.v(252): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 252 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665628683098 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665628683099 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665628683099 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_in projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"A_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665628683099 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endMem projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"endMem\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665628683099 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[0\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[0\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[1\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[1\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[2\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[2\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[3\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[3\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[4\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[4\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[5\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[5\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[6\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[6\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[7\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[7\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_in projetoProcessador.v(91) " "Inferred latch for \"A_in\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683104 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] projetoProcessador.v(91) " "Inferred latch for \"IR\[0\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] projetoProcessador.v(91) " "Inferred latch for \"IR\[1\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] projetoProcessador.v(91) " "Inferred latch for \"IR\[2\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] projetoProcessador.v(91) " "Inferred latch for \"IR\[3\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] projetoProcessador.v(91) " "Inferred latch for \"IR\[4\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] projetoProcessador.v(91) " "Inferred latch for \"IR\[5\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] projetoProcessador.v(91) " "Inferred latch for \"IR\[6\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] projetoProcessador.v(91) " "Inferred latch for \"IR\[7\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] projetoProcessador.v(91) " "Inferred latch for \"IR\[8\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] projetoProcessador.v(91) " "Inferred latch for \"IR\[9\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] projetoProcessador.v(91) " "Inferred latch for \"IR\[10\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] projetoProcessador.v(91) " "Inferred latch for \"IR\[11\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] projetoProcessador.v(91) " "Inferred latch for \"IR\[12\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683105 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] projetoProcessador.v(91) " "Inferred latch for \"IR\[13\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683106 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] projetoProcessador.v(91) " "Inferred latch for \"IR\[14\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683106 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] projetoProcessador.v(91) " "Inferred latch for \"IR\[15\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683106 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._DIN projetoProcessador.v(91) " "Inferred latch for \"Select._DIN\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683106 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._IR7_0_0 projetoProcessador.v(91) " "Inferred latch for \"Select._IR7_0_0\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683106 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._IR8_IR8_0 projetoProcessador.v(91) " "Inferred latch for \"Select._IR8_IR8_0\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683106 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._G projetoProcessador.v(91) " "Inferred latch for \"Select._G\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683106 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._PC projetoProcessador.v(91) " "Inferred latch for \"Select._PC\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683107 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R6 projetoProcessador.v(91) " "Inferred latch for \"Select._R6\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683107 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R5 projetoProcessador.v(91) " "Inferred latch for \"Select._R5\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683107 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R4 projetoProcessador.v(91) " "Inferred latch for \"Select._R4\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683107 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R3 projetoProcessador.v(91) " "Inferred latch for \"Select._R3\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683107 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R2 projetoProcessador.v(91) " "Inferred latch for \"Select._R2\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683108 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R1 projetoProcessador.v(91) " "Inferred latch for \"Select._R1\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683108 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R0 projetoProcessador.v(91) " "Inferred latch for \"Select._R0\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665628683108 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "projetoProcessador.v" "decX" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instr_memory.v 1 1 " "Using design file instr_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628683155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665628683155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:memInstr " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:memInstr\"" {  } { { "projetoProcessador.v" "memInstr" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "altsyncram_component" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:memInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file intr_memory.mif " "Parameter \"init_file\" = \"intr_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683208 ""}  } { { "instr_memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665628683208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk71 " "Found entity 1: altsyncram_vk71" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_vk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628683281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665628683281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk71 instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated " "Elaborating entity \"altsyncram_vk71\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memPrincipal " "Elaborating entity \"memory\" for hierarchy \"memory:memPrincipal\"" {  } { { "projetoProcessador.v" "memPrincipal" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memPrincipal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memPrincipal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memPrincipal\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memPrincipal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683297 ""}  } { { "memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665628683297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpe1 " "Found entity 1: altsyncram_kpe1" {  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628683362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665628683362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpe1 memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated " "Elaborating entity \"altsyncram_kpe1\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5a2 " "Found entity 1: altsyncram_m5a2" {  } { { "db/altsyncram_m5a2.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_m5a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665628683448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665628683448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5a2 memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_m5a2:altsyncram1 " "Elaborating entity \"altsyncram_m5a2\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_m5a2:altsyncram1\"" {  } { { "db/altsyncram_kpe1.tdf" "altsyncram1" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kpe1.tdf" "mgl_prim2" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628683973 ""}  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665628683973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628684028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "projetoProcessador.v" "reg_0" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628684038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:reg_7 " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:reg_7\"" {  } { { "projetoProcessador.v" "reg_7" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628684067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regInstr regInstr:registradorInstrucao " "Elaborating entity \"regInstr\" for hierarchy \"regInstr:registradorInstrucao\"" {  } { { "projetoProcessador.v" "registradorInstrucao" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628684076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 projetoProcessador.v(375) " "Verilog HDL assignment warning at projetoProcessador.v(375): truncated value with size 5 to match size of target (1)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665628684076 "|projetoProcessador|regInstr:registradorInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "projetoProcessador.v" "alu" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665628684086 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684126 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684128 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684129 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684130 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684131 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684132 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684134 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684135 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684136 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684138 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684139 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684141 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684143 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[15\] " "Net \"saidaALU\[15\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[15\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[14\] " "Net \"saidaALU\[14\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[14\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[13\] " "Net \"saidaALU\[13\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[13\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[12\] " "Net \"saidaALU\[12\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[12\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[11\] " "Net \"saidaALU\[11\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[11\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[10\] " "Net \"saidaALU\[10\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[10\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[9\] " "Net \"saidaALU\[9\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[9\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[8\] " "Net \"saidaALU\[8\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[8\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[7\] " "Net \"saidaALU\[7\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[7\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[6\] " "Net \"saidaALU\[6\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[6\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[5\] " "Net \"saidaALU\[5\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[5\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[4\] " "Net \"saidaALU\[4\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[4\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[3\] " "Net \"saidaALU\[3\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[3\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[2\] " "Net \"saidaALU\[2\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[2\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[1\] " "Net \"saidaALU\[1\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[1\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "saidaALU\[0\] " "Net \"saidaALU\[0\]\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "saidaALU\[0\]" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665628684144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665628685091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._DIN_834 " "Latch Select._DIN_834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685152 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._IR8_IR8_0_906 " "Latch Select._IR8_IR8_0_906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._PC_979 " "Latch Select._PC_979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._R6_1021 " "Latch Select._R6_1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._R5_1063 " "Latch Select._R5_1063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._R4_1105 " "Latch Select._R4_1105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._R3_1147 " "Latch Select._R3_1147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._R2_1189 " "Latch Select._R2_1189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._R1_1231 " "Latch Select._R1_1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685153 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._R0_1273 " "Latch Select._R0_1273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[0\] " "Latch endMem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[1\] " "Latch endMem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[2\] " "Latch endMem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[3\] " "Latch endMem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[4\] " "Latch endMem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[5\] " "Latch endMem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[6\] " "Latch endMem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[7\] " "Latch endMem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685154 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select._IR7_0_0_870 " "Latch Select._IR7_0_0_870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665628685155 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665628685155 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665628685448 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1665628685474 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1665628685475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665628685536 "|projetoProcessador|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665628685536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665628685793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665628686094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628686094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628686201 "|projetoProcessador|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628686201 "|projetoProcessador|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628686201 "|projetoProcessador|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628686201 "|projetoProcessador|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665628686201 "|projetoProcessador|DIN[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665628686201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "644 " "Implemented 644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665628686202 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665628686202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665628686202 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665628686202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665628686202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 305 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 305 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665628686243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 23:38:06 2022 " "Processing ended: Wed Oct 12 23:38:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665628686243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665628686243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665628686243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665628686243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665628687344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665628687345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 23:38:06 2022 " "Processing started: Wed Oct 12 23:38:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665628687345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665628687345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665628687346 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665628687460 ""}
{ "Info" "0" "" "Project  = projetoProcessador" {  } {  } 0 0 "Project  = projetoProcessador" 0 0 "Fitter" 0 0 1665628687461 ""}
{ "Info" "0" "" "Revision = projetoProcessador" {  } {  } 0 0 "Revision = projetoProcessador" 0 0 "Fitter" 0 0 1665628687461 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1665628687565 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoProcessador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"projetoProcessador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665628687577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665628687609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665628687609 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665628687667 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665628687676 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665628688219 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665628688219 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665628688219 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1556 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665628688222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1557 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665628688222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1558 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665628688222 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665628688222 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665628688225 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[0\] " "Pin DIN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIN[0] } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[1\] " "Pin DIN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIN[1] } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[2\] " "Pin DIN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIN[2] } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[3\] " "Pin DIN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIN[3] } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[4\] " "Pin DIN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIN[4] } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Done } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Pin Resetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Pin Run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Run } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665628688333 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1665628688333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1665628688463 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1665628688464 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1665628688464 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1665628688464 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1665628688464 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoProcessador.sdc " "Synopsys Design Constraints File file not found: 'projetoProcessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665628688468 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock " "Node: Clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665628688470 "|projetoProcessador|Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Tstep_Q.T2 " "Node: Tstep_Q.T2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665628688470 "|projetoProcessador|Tstep_Q.T2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IR\[0\] " "Node: IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665628688470 "|projetoProcessador|IR[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1665628688476 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1665628688476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1665628688476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1665628688476 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1665628688476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688516 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688516 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Tstep_Q.T2  " "Automatically promoted node Tstep_Q.T2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tstep_Q.T3 " "Destination node Tstep_Q.T3" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tstep_Q.T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_counter:reg_7\|saida_pc\[3\]~18 " "Destination node pc_counter:reg_7\|saida_pc\[3\]~18" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 360 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_counter:reg_7|saida_pc[3]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector34~0 " "Destination node Selector34~0" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector34~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tstep_Q.T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "endMem\[7\]~1  " "Automatically promoted node endMem\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { endMem[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector35~4  " "Automatically promoted node Selector35~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector35~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector34~9  " "Automatically promoted node Selector34~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector34~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Resetn (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node Resetn (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665628688517 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1454 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665628688519 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665628688519 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665628688520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665628688520 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 1298 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665628688521 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665628688521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665628688629 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665628688631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665628688631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665628688633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665628688634 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665628688635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665628688635 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665628688636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665628688637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1665628688638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665628688638 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 6 1 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 6 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1665628688640 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1665628688640 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665628688640 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665628688641 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1665628688641 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665628688641 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665628688659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665628690156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665628690384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665628690396 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665628690695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665628690695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665628690802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1665628691717 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665628691717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665628691969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1665628691972 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1665628691972 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665628691972 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1665628691997 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665628692001 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665628692018 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1665628692018 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665628692206 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665628692241 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665628692431 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665628692720 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665628692730 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1665628692821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/output_files/projetoProcessador.fit.smsg " "Generated suppressed messages file C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/output_files/projetoProcessador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665628692936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665628693195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 23:38:13 2022 " "Processing ended: Wed Oct 12 23:38:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665628693195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665628693195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665628693195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665628693195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665628694113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665628694113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 23:38:13 2022 " "Processing started: Wed Oct 12 23:38:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665628694113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665628694113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665628694113 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665628695373 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665628695434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665628695956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 23:38:15 2022 " "Processing ended: Wed Oct 12 23:38:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665628695956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665628695956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665628695956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665628695956 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665628696537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665628697042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 23:38:16 2022 " "Processing started: Wed Oct 12 23:38:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665628697043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665628697043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projetoProcessador -c projetoProcessador " "Command: quartus_sta projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665628697043 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1665628697160 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665628697375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1665628697406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1665628697406 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1665628697493 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697510 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697510 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1665628697510 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1665628697510 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoProcessador.sdc " "Synopsys Design Constraints File file not found: 'projetoProcessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1665628697513 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock " "Node: Clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1665628697514 "|projetoProcessador|Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Tstep_Q.T2 " "Node: Tstep_Q.T2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1665628697514 "|projetoProcessador|Tstep_Q.T2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IR\[0\] " "Node: IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1665628697515 "|projetoProcessador|IR[0]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1665628697518 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1665628697527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665628697547 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1665628697558 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1665628697559 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock " "Node: Clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1665628697582 "|projetoProcessador|Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Tstep_Q.T2 " "Node: Tstep_Q.T2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1665628697582 "|projetoProcessador|Tstep_Q.T2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IR\[0\] " "Node: IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1665628697582 "|projetoProcessador|IR[0]"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665628697597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665628697602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665628697602 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1665628697608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1665628697621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1665628697621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665628697673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 23:38:17 2022 " "Processing ended: Wed Oct 12 23:38:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665628697673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665628697673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665628697673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665628697673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665628698567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665628698568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 23:38:18 2022 " "Processing started: Wed Oct 12 23:38:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665628698568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665628698568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665628698568 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "projetoProcessador.vo\", \"projetoProcessador_fast.vo projetoProcessador_v.sdo projetoProcessador_v_fast.sdo C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/simulation/modelsim/ simulation " "Generated files \"projetoProcessador.vo\", \"projetoProcessador_fast.vo\", \"projetoProcessador_v.sdo\" and \"projetoProcessador_v_fast.sdo\" in directory \"C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1665628699233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665628699331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 23:38:19 2022 " "Processing ended: Wed Oct 12 23:38:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665628699331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665628699331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665628699331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665628699331 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 324 s " "Quartus II Full Compilation was successful. 0 errors, 324 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665628699913 ""}
