// Seed: 3466319590
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  wire id_3;
  wor id_4, id_5;
  assign module_1.type_10 = 0;
  logic [7:0] id_6, id_7, id_8, id_9;
  uwire id_10, id_11, id_12;
  wire id_13, id_14;
  always while ("") if (-1) if (id_12) if (1) $display(id_11);
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    id_14,
    input supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input tri id_7,
    output supply1 id_8,
    input wor id_9,
    output wire id_10,
    input wire id_11,
    input wire id_12
);
  assign id_3 = 1;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_4
  );
endmodule
