//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Sep 22 02:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_30
.address_size 64

	.file	1 "/tmp/tmpxft_0000106b_00000000-9_coalesced_normal_addition_benchmark.cpp3.i"
	.file	2 "/home/sahand/Documents/EPFL/3\303\250me Ann\303\251e Bachelor/Semester Project/Pollard-Rho-CUDA/src/coalesced_normal_addition_benchmark.cu"

.visible .entry _Z25coalesced_normal_additionPA65536_jS0_S0_(
	.param .u64 _Z25coalesced_normal_additionPA65536_jS0_S0__param_0,
	.param .u64 _Z25coalesced_normal_additionPA65536_jS0_S0__param_1,
	.param .u64 _Z25coalesced_normal_additionPA65536_jS0_S0__param_2
)
{



	// inline asm
	{   .reg .u32 %op1_i;   .reg .u32 %op2_i;   .reg .u32 %r_0;   .reg .u32 %r_1;   .reg .u32 %r_2;   .reg .u32 %r_3;   .reg .u32 %r_4;      ld.global .u32 %a, [dev_coalesced_a[0][tid]];   add.cc.u32  %0, %1, %2;}
	// inline asm
	.loc 2 151 2
	ret;
}


