#include <unistd.h>
#include <fcntl.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <errno.h>
#include <stdint.h>
#include <net/ethernet.h>

#include "main.h"
#include "driver.h"
#include "txinit.h"

static void ixgbe_setup_mtqc(struct ixgbe_handle *ih);
static void ixgbe_configure_tx_ring(struct ixgbe_handle *ih,
	uint8_t reg_idx, struct ixgbe_ring *ring);

void ixgbe_configure_tx(struct ixgbe_handle *ih)
{
        uint32_t dmatxctl;
        int i;

        ixgbe_setup_mtqc(ih);

	/* DMATXCTL.EN must be before Tx queues are enabled */
	dmatxctl = IXGBE_READ_REG(ih, IXGBE_DMATXCTL);
	dmatxctl |= IXGBE_DMATXCTL_TE;
	IXGBE_WRITE_REG(ih, IXGBE_DMATXCTL, dmatxctl);

        /* Setup the HW Tx Head and Tail descriptor pointers */
	for (i = 0; i < ih->num_queues; i++)
		ixgbe_configure_tx_ring(ih, i, &ih->tx_ring[i]);
	return;
}

static void ixgbe_setup_mtqc(struct ixgbe_handle *ih)
{
        uint32_t rttdcs, mtqc;

        /* disable the arbiter while setting MTQC */
        rttdcs = IXGBE_READ_REG(ih, IXGBE_RTTDCS);
        rttdcs |= IXGBE_RTTDCS_ARBDIS;
        IXGBE_WRITE_REG(ih, IXGBE_RTTDCS, rttdcs);

        /*
	 * set transmit pool layout:
	 * Though we don't support traffic class(TC)
	 */
	mtqc = IXGBE_MTQC_64Q_1PB;
        IXGBE_WRITE_REG(ih, IXGBE_MTQC, mtqc);

        /* re-enable the arbiter */
        rttdcs &= ~IXGBE_RTTDCS_ARBDIS;
        IXGBE_WRITE_REG(ih, IXGBE_RTTDCS, rttdcs);
	return;
}

static void ixgbe_configure_tx_ring(struct ixgbe_handle *ih,
	uint8_t reg_idx, struct ixgbe_ring *ring)
{
        u64 tdba = ring->dma;
        int wait_loop = 10;
        u32 txdctl = IXGBE_TXDCTL_ENABLE;
        u8 reg_idx = ring->reg_idx;

        /* disable queue to avoid issues while updating state */
        IXGBE_WRITE_REG(ih, IXGBE_TXDCTL(reg_idx), IXGBE_TXDCTL_SWFLSH);
        IXGBE_WRITE_FLUSH(ih);

        IXGBE_WRITE_REG(ih, IXGBE_TDBAL(reg_idx), tdba & DMA_BIT_MASK(32));
        IXGBE_WRITE_REG(ih, IXGBE_TDBAH(reg_idx), tdba >> 32);
        IXGBE_WRITE_REG(ih, IXGBE_TDLEN(reg_idx),
                        ring->count * sizeof(union ixgbe_adv_tx_desc));

        /* disable head writeback */
        IXGBE_WRITE_REG(ih, IXGBE_TDWBAH(reg_idx), 0);
        IXGBE_WRITE_REG(ih, IXGBE_TDWBAL(reg_idx), 0);

        /* reset head and tail pointers */
        IXGBE_WRITE_REG(ih, IXGBE_TDH(reg_idx), 0);
        IXGBE_WRITE_REG(ih, IXGBE_TDT(reg_idx), 0);

        ring->tail = ih->bar + IXGBE_TDT(reg_idx);

        /*
         * set WTHRESH to encourage burst writeback, it should not be set
         * higher than 1 when ITR is 0 as it could cause false TX hangs.
         *
         * In order to avoid issues WTHRESH + PTHRESH should always be equal
         * to or less than the number of on chip descriptors, which is
         * currently 40.
         */
        if(ih->num_interrupt_rate < 8)
                txdctl |= (1 << 16);    /* WTHRESH = 1 */
        else
                txdctl |= (8 << 16);    /* WTHRESH = 8 */

        /*
         * Setting PTHRESH to 32 both improves performance
         * and avoids a TX hang with DFP enabled
         */
        txdctl |= (1 << 8) |    /* HTHRESH = 1 */
                   32;          /* PTHRESH = 32 */

        /* enable queue */
        IXGBE_WRITE_REG(ih, IXGBE_TXDCTL(reg_idx), txdctl);

        /* poll to verify queue is enabled */
        do {
                msleep(1);
                txdctl = IXGBE_READ_REG(ih, IXGBE_TXDCTL(reg_idx));
        } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE));
        if (!wait_loop)
                printf("Could not enable Tx Queue %d\n", reg_idx);
	return;
}