-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bias_dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_dst_ce0 : OUT STD_LOGIC;
    bias_dst_we0 : OUT STD_LOGIC;
    bias_dst_d0 : OUT STD_LOGIC_VECTOR (287 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    bias_src : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal shl_ln_fu_188_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_reg_337 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_1_fu_197_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_1_reg_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_2_fu_206_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_2_reg_347 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_3_fu_215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_3_reg_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_4_fu_224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_4_reg_357 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_5_fu_233_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_5_reg_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_6_fu_242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_6_reg_367 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_7_fu_251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_7_reg_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_8_fu_260_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_8_reg_377 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_9_fu_269_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_9_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_s_fu_278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_s_reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_10_fu_287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_10_reg_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_11_fu_296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_11_reg_397 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_12_fu_305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_12_reg_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_13_fu_314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_13_reg_407 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_14_fu_323_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln137_14_reg_412 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_idle : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_ready : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_ce0 : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_we0 : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_d0 : STD_LOGIC_VECTOR (287 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln130_fu_94_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_fu_98_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_1_fu_104_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_2_fu_110_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_3_fu_116_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_4_fu_122_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_5_fu_128_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_6_fu_134_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln130_fu_140_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_7_fu_146_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_8_fu_152_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_9_fu_158_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_10_fu_164_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_11_fu_170_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_12_fu_176_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln130_13_fu_182_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        bias_src : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln137 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_8 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_9 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_10 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_12 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_13 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln137_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln130 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_dst_ce0 : OUT STD_LOGIC;
        bias_dst_we0 : OUT STD_LOGIC;
        bias_dst_d0 : OUT STD_LOGIC_VECTOR (287 downto 0) );
    end component;



begin
    grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 : component ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start,
        ap_done => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done,
        ap_idle => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_idle,
        ap_ready => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_ready,
        m_axi_weights_AWVALID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        bias_src => bias_src,
        zext_ln137 => shl_ln_reg_337,
        zext_ln137_1 => shl_ln137_1_reg_342,
        zext_ln137_2 => shl_ln137_2_reg_347,
        zext_ln137_3 => shl_ln137_3_reg_352,
        zext_ln137_4 => shl_ln137_4_reg_357,
        zext_ln137_5 => shl_ln137_5_reg_362,
        zext_ln137_6 => shl_ln137_6_reg_367,
        zext_ln137_7 => shl_ln137_7_reg_372,
        zext_ln137_8 => shl_ln137_8_reg_377,
        zext_ln137_9 => shl_ln137_9_reg_382,
        zext_ln137_10 => shl_ln137_s_reg_387,
        zext_ln137_11 => shl_ln137_10_reg_392,
        zext_ln137_12 => shl_ln137_11_reg_397,
        zext_ln137_13 => shl_ln137_12_reg_402,
        zext_ln137_14 => shl_ln137_13_reg_407,
        zext_ln130 => shl_ln137_14_reg_412,
        bias_dst_address0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_address0,
        bias_dst_ce0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_ce0,
        bias_dst_we0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_we0,
        bias_dst_d0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_ready = ap_const_logic_1)) then 
                    grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    shl_ln137_10_reg_392(7 downto 3) <= shl_ln137_10_fu_287_p3(7 downto 3);
                    shl_ln137_11_reg_397(7 downto 3) <= shl_ln137_11_fu_296_p3(7 downto 3);
                    shl_ln137_12_reg_402(7 downto 3) <= shl_ln137_12_fu_305_p3(7 downto 3);
                    shl_ln137_13_reg_407(7 downto 3) <= shl_ln137_13_fu_314_p3(7 downto 3);
                    shl_ln137_14_reg_412(7 downto 3) <= shl_ln137_14_fu_323_p3(7 downto 3);
                    shl_ln137_1_reg_342(7 downto 3) <= shl_ln137_1_fu_197_p3(7 downto 3);
                    shl_ln137_2_reg_347(7 downto 3) <= shl_ln137_2_fu_206_p3(7 downto 3);
                    shl_ln137_3_reg_352(7 downto 3) <= shl_ln137_3_fu_215_p3(7 downto 3);
                    shl_ln137_4_reg_357(7 downto 3) <= shl_ln137_4_fu_224_p3(7 downto 3);
                    shl_ln137_5_reg_362(7 downto 3) <= shl_ln137_5_fu_233_p3(7 downto 3);
                    shl_ln137_6_reg_367(7 downto 3) <= shl_ln137_6_fu_242_p3(7 downto 3);
                    shl_ln137_7_reg_372(7 downto 3) <= shl_ln137_7_fu_251_p3(7 downto 3);
                    shl_ln137_8_reg_377(7 downto 3) <= shl_ln137_8_fu_260_p3(7 downto 3);
                    shl_ln137_9_reg_382(7 downto 3) <= shl_ln137_9_fu_269_p3(7 downto 3);
                    shl_ln137_s_reg_387(7 downto 3) <= shl_ln137_s_fu_278_p3(7 downto 3);
                    shl_ln_reg_337(7 downto 3) <= shl_ln_fu_188_p3(7 downto 3);
            end if;
        end if;
    end process;
    shl_ln_reg_337(2 downto 0) <= "000";
    shl_ln137_1_reg_342(2 downto 0) <= "000";
    shl_ln137_2_reg_347(2 downto 0) <= "000";
    shl_ln137_3_reg_352(2 downto 0) <= "000";
    shl_ln137_4_reg_357(2 downto 0) <= "000";
    shl_ln137_5_reg_362(2 downto 0) <= "000";
    shl_ln137_6_reg_367(2 downto 0) <= "000";
    shl_ln137_7_reg_372(2 downto 0) <= "000";
    shl_ln137_8_reg_377(2 downto 0) <= "000";
    shl_ln137_9_reg_382(2 downto 0) <= "000";
    shl_ln137_s_reg_387(2 downto 0) <= "000";
    shl_ln137_10_reg_392(2 downto 0) <= "000";
    shl_ln137_11_reg_397(2 downto 0) <= "000";
    shl_ln137_12_reg_402(2 downto 0) <= "000";
    shl_ln137_13_reg_407(2 downto 0) <= "000";
    shl_ln137_14_reg_412(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln130_10_fu_164_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_18));
    add_ln130_11_fu_170_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_1A));
    add_ln130_12_fu_176_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_1C));
    add_ln130_13_fu_182_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_1E));
    add_ln130_1_fu_104_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_4));
    add_ln130_2_fu_110_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_6));
    add_ln130_3_fu_116_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_8));
    add_ln130_4_fu_122_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_A));
    add_ln130_5_fu_128_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_C));
    add_ln130_6_fu_134_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_E));
    add_ln130_7_fu_146_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_12));
    add_ln130_8_fu_152_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_14));
    add_ln130_9_fu_158_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_16));
    add_ln130_fu_98_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_94_p1) + unsigned(ap_const_lv5_2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done)
    begin
        if ((grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done, ap_CS_fsm_state2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_dst_address0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_address0;
    bias_dst_ce0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_ce0;
    bias_dst_d0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_d0;
    bias_dst_we0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_bias_dst_we0;
    grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_ap_start_reg;
    m_axi_weights_ARADDR <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARADDR;
    m_axi_weights_ARBURST <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARBURST;
    m_axi_weights_ARCACHE <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARCACHE;
    m_axi_weights_ARID <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARID;
    m_axi_weights_ARLEN <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARLEN;
    m_axi_weights_ARLOCK <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARLOCK;
    m_axi_weights_ARPROT <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARPROT;
    m_axi_weights_ARQOS <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARQOS;
    m_axi_weights_ARREGION <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARREGION;
    m_axi_weights_ARSIZE <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARSIZE;
    m_axi_weights_ARUSER <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARUSER;

    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARVALID <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_ARVALID;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_RREADY <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68_m_axi_weights_RREADY;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    shl_ln137_10_fu_287_p3 <= (add_ln130_9_fu_158_p2 & ap_const_lv3_0);
    shl_ln137_11_fu_296_p3 <= (add_ln130_10_fu_164_p2 & ap_const_lv3_0);
    shl_ln137_12_fu_305_p3 <= (add_ln130_11_fu_170_p2 & ap_const_lv3_0);
    shl_ln137_13_fu_314_p3 <= (add_ln130_12_fu_176_p2 & ap_const_lv3_0);
    shl_ln137_14_fu_323_p3 <= (add_ln130_13_fu_182_p2 & ap_const_lv3_0);
    shl_ln137_1_fu_197_p3 <= (add_ln130_fu_98_p2 & ap_const_lv3_0);
    shl_ln137_2_fu_206_p3 <= (add_ln130_1_fu_104_p2 & ap_const_lv3_0);
    shl_ln137_3_fu_215_p3 <= (add_ln130_2_fu_110_p2 & ap_const_lv3_0);
    shl_ln137_4_fu_224_p3 <= (add_ln130_3_fu_116_p2 & ap_const_lv3_0);
    shl_ln137_5_fu_233_p3 <= (add_ln130_4_fu_122_p2 & ap_const_lv3_0);
    shl_ln137_6_fu_242_p3 <= (add_ln130_5_fu_128_p2 & ap_const_lv3_0);
    shl_ln137_7_fu_251_p3 <= (add_ln130_6_fu_134_p2 & ap_const_lv3_0);
    shl_ln137_8_fu_260_p3 <= (xor_ln130_fu_140_p2 & ap_const_lv3_0);
    shl_ln137_9_fu_269_p3 <= (add_ln130_7_fu_146_p2 & ap_const_lv3_0);
    shl_ln137_s_fu_278_p3 <= (add_ln130_8_fu_152_p2 & ap_const_lv3_0);
    shl_ln_fu_188_p3 <= (trunc_ln130_fu_94_p1 & ap_const_lv3_0);
    trunc_ln130_fu_94_p1 <= bias_src(5 - 1 downto 0);
    xor_ln130_fu_140_p2 <= (trunc_ln130_fu_94_p1 xor ap_const_lv5_10);
end behav;
