

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplingf1ad30b852078960a9dbd86436544186  /home/pars/Documents/sim_5/mst_topo
Extracting PTX file and ptxas options    1: mst_topo.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_5/mst_topo
self exe links to: /home/pars/Documents/sim_5/mst_topo
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_5/mst_topo
Running md5sum using "md5sum /home/pars/Documents/sim_5/mst_topo "
self exe links to: /home/pars/Documents/sim_5/mst_topo
Extracting specific PTX file named mst_topo.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x56224f46367c, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "g_mutex" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x195 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x2c to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x40 to 0x44
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x44 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x4c to 0x54
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x54 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x60 to 0x68
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x68 to 0x6c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x90 to 0x94
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z5dinitiPjS_S_PbS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 12 bytes
GPGPU-Sim PTX: finished loading globals (33 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' : regs=23, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' : regs=22, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z5dinitiPjS_S_PbS_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ : hostFun 0x0x56224f46235a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ : hostFun 0x0x56224f462063, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ : hostFun 0x0x56224f461de5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ : hostFun 0x0x56224f461b67, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z5dinitiPjS_S_PbS_ : hostFun 0x0x56224f4618f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x56224f461719, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x56224f4615b3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f4760a8; deviceAddress = g_mutex; deviceName = g_mutex
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_mutex hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f4672d1; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f46740c; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f46740d; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f46740e; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f46740f; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f467410; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f467411; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f467412; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f467413; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f467414; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56224f467415; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E hostVar to name mapping
Minimum Spanning Tree by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/great-britain_osm.mtx
Before cleaning, the original num_vertices 7733822 num_edges 8156517
Sorting the neighbor lists... Done
Removing self loops... 0 selfloops are removed
Removing redundent edges... 0 redundent edges are removed
num_vertices 7733822 num_edges 16313034
	runtime [read_graph] = 16685.794000 ms.
Calculating degree... Done
Found 1 devices
  Device[0]: GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
  Compute capability: 7.5
  Warp size: 32
  Total # SM: 30
  Total # CUDA cores: 1920
  Total amount of shared memory per block: 49152 bytes
  Total # registers per block: 65536
  Total amount of constant memory: 1073741824 bytes
  Total global memory: 2.0 GB
  Memory Clock Rate: 0.00 GHz
  Memory Bus Width: 0 bits
  Peak Memory Bandwidth: 0.00 GB/s

GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x56224f4760a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x56224f4760a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x56224f4760a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 4 bytes  to  symbol g_mutex+0 @0x100 ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc10ec00c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec000..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebff8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56224f461719 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b8 (mst_topo.1.sm_75.ptx:237) @%p1 bra $L__BB1_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mst_topo.1.sm_75.ptx:249) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z7dinitcsjPjS_' to stream 0, gridDim= (7553,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7dinitcsjPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 253194
gpu_sim_insn = 131479474
gpu_ipc =     519.2835
gpu_tot_sim_cycle = 253194
gpu_tot_sim_insn = 131479474
gpu_tot_ipc =     519.2835
gpu_tot_issued_cta = 7553
gpu_occupancy = 86.3348% 
gpu_tot_occupancy = 86.3348% 
max_total_param_size = 0
gpu_stall_dramfull = 1628549
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6363
partiton_level_parallism_total  =       7.6363
partiton_level_parallism_util =      10.3872
partiton_level_parallism_util_total  =      10.3872
L2_BW  =     333.5520 GB/Sec
L2_BW_total  =     333.5520 GB/Sec
gpu_total_sim_rate=60422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64768, Miss = 64768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86721
	L1D_cache_core[1]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86378
	L1D_cache_core[2]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86210
	L1D_cache_core[3]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86023
	L1D_cache_core[4]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86375
	L1D_cache_core[5]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86375
	L1D_cache_core[6]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86361
	L1D_cache_core[7]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86381
	L1D_cache_core[8]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86033
	L1D_cache_core[9]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86376
	L1D_cache_core[10]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86360
	L1D_cache_core[11]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86026
	L1D_cache_core[12]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86029
	L1D_cache_core[13]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86364
	L1D_cache_core[14]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86379
	L1D_cache_core[15]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86377
	L1D_cache_core[16]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86371
	L1D_cache_core[17]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86037
	L1D_cache_core[18]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86371
	L1D_cache_core[19]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86369
	L1D_cache_core[20]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86374
	L1D_cache_core[21]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86018
	L1D_cache_core[22]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86366
	L1D_cache_core[23]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86376
	L1D_cache_core[24]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86035
	L1D_cache_core[25]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86368
	L1D_cache_core[26]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86372
	L1D_cache_core[27]: Access = 64256, Miss = 64256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86029
	L1D_cache_core[28]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86373
	L1D_cache_core[29]: Access = 64512, Miss = 64512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86371
	L1D_total_cache_accesses = 1933456
	L1D_total_cache_misses = 1933456
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2588598
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2588598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1450092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1933456

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2588598
ctas_completed 7553, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 
gpgpu_n_tot_thrd_icount = 139213312
gpgpu_n_tot_w_icount = 4350416
gpgpu_n_stall_shd_mem = 642018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1933456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 15467644
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23202816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 642018
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5675006	W0_Idle:19382110	W0_Scoreboard:341516	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:8	W31:0	W32:4350408
single_issue_nums: WS0:1087608	WS1:1087608	WS2:1087600	WS3:1087600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77338240 {40:1933456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15467648 {8:1933456,}
maxmflatency = 789 
max_icnt2mem_latency = 552 
maxmrqlatency = 2014 
max_icnt2sh_latency = 296 
averagemflatency = 458 
avg_icnt2mem_latency = 131 
avg_mrq_latency = 396 
avg_icnt2sh_latency = 8 
mrq_lat_table:36530 	498 	527 	4452 	6741 	16692 	36622 	68713 	140007 	129921 	15588 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54558 	1200628 	678270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	224367 	713330 	950656 	44639 	464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1182671 	411070 	164497 	66253 	45874 	45291 	17720 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	240 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17506     17450     15537     15538     15976     16184     15851     15814     16084     15986     15795     15853     16722     16730     16412     16423 
dram[1]:     17458     17445     15535     15422     16183     16274     15911     15995     15991     16006     15813     15806     16725     16741     16443     16339 
dram[2]:     17467     17477     15412     15413     16320     16125     16000     15832     15976     15977     15793     15797     16737     16727     16423     16423 
dram[3]:     17475     17479     15414     15517     16111     16287     15838     16065     15940     15994     15801     15809     16743     16727     16434     16431 
dram[4]:     17483     17486     15520     15520     16218     16219     15998     16068     15929     15930     15831     15829     16731     16715     16432     16433 
dram[5]:     17480     17483     15523     15427     16216     16231     15983     15980     15940     15924     15828     15820     16720     16682     16423     16423 
dram[6]:     17511     17469     15413     15416     16225     16178     15966     15855     15985     15989     15819     15859     16685     16692     16445     16558 
dram[7]:     17471     17479     15422     15429     16213     16189     15969     15863     16026     15998     15803     15807     16696     16723     16394     16396 
dram[8]:     17483     17501     15428     15517     16194     16121     15812     15799     16114     16112     15824     15826     16726     16741     16400     16406 
dram[9]:     17500     17500     15419     15523     16215     16210     15837     15971     16122     16118     15822     15836     16738     16710     16430     16435 
dram[10]:     17509     17512     15524     15526     16208     15965     15940     15840     15966     16084     15835     15834     16715     16700     16430     16429 
dram[11]:     17511     17510     15523     15533     15984     16163     15849     15853     16071     15978     15842     15847     16717     16732     16415     16418 
average row accesses per activate:
dram[0]: 15.402597 15.800000 15.513158 15.539474 14.442424 15.075950 15.275641 15.480519 15.516340 15.428572 15.422078 15.422078 14.900000 14.993711 15.269231 15.354838 
dram[1]: 15.701986 15.695364 15.324676 14.955696 15.088608 15.082278 14.807453 15.088608 15.037974 15.230769 15.127389 15.211538 14.807453 15.380645 15.250000 15.341935 
dram[2]: 15.290322 15.605263 14.555555 15.050956 14.893750 15.165606 15.082278 15.184713 15.721854 15.721854 15.108280 15.211538 15.380645 14.900000 15.275641 15.088608 
dram[3]: 15.322580 15.205129 14.880503 15.350649 14.993711 14.887500 15.549020 15.250000 15.409091 15.625000 15.503268 15.503268 14.807453 14.900000 14.906250 15.094936 
dram[4]: 15.503268 15.503268 15.038217 14.943038 14.178572 14.349398 15.056962 14.987421 15.529411 15.735100 15.211538 15.309677 14.807453 14.716049 15.282051 15.480519 
dram[5]: 15.503268 15.708610 15.642385 15.070064 14.881250 15.171974 15.088608 14.900000 15.529411 15.631579 14.937107 15.335484 15.282051 15.581699 15.728477 15.618421 
dram[6]: 15.605263 15.496732 15.532895 15.153846 14.436363 15.165606 15.184713 15.282051 15.329032 15.133758 15.316129 15.296774 14.807453 15.282051 15.549020 15.146497 
dram[7]: 15.598684 15.389610 15.121795 15.044586 14.355422 14.900000 15.282051 15.088608 15.329032 15.428572 15.409091 15.012658 14.900000 14.361445 15.454545 15.549020 
dram[8]: 15.598684 15.496732 15.212903 15.539474 14.881250 14.881250 14.900000 15.184713 15.435065 15.529411 15.121019 15.025316 14.716049 14.807453 15.474026 15.367742 
dram[9]: 15.198718 15.813334 15.370130 15.383117 14.349398 14.601227 15.088608 14.993711 15.735100 15.529411 15.516340 15.509804 14.257485 15.282051 15.224359 15.522876 
dram[10]: 15.820000 15.813334 15.629139 15.642385 14.703704 15.275641 15.184713 15.282051 15.428572 15.840000 15.133758 15.329032 14.993711 15.380645 15.435065 15.441559 
dram[11]: 15.682119 15.496732 15.519737 15.245161 15.568627 15.269231 15.893333 15.480519 15.946309 15.428572 15.335484 15.341935 15.184713 15.184713 15.535948 15.435065 
average row locality = 456291/29936 = 15.242217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      9500      9504      9476      9476      9536      9536      9536      9536      9500      9504      9552      9548      9536      9536      9536      9540 
dram[1]:      9500      9500      9476      9476      9540      9536      9536      9536      9504      9504      9552      9548      9536      9536      9536      9536 
dram[2]:      9500      9500      9476      9476      9536      9536      9536      9536      9504      9504      9548      9548      9536      9536      9536      9536 
dram[3]:      9508      9508      9480      9480      9536      9536      9536      9536      9504      9504      9548      9552      9536      9536      9540      9540 
dram[4]:      9504      9504      9480      9480      9540      9536      9536      9536      9504      9504      9544      9548      9536      9536      9536      9536 
dram[5]:      9496      9508      9480      9480      9536      9536      9536      9536      9504      9504      9548      9544      9536      9536      9536      9536 
dram[6]:      9496      9492      9480      9480      9536      9536      9536      9536      9504      9504      9548      9548      9536      9536      9536      9536 
dram[7]:      9496      9492      9480      9480      9536      9536      9536      9536      9504      9504      9548      9548      9536      9536      9536      9536 
dram[8]:      9488      9500      9480      9480      9536      9536      9536      9536      9508      9504      9560      9552      9536      9536      9536      9536 
dram[9]:      9500      9504      9480      9480      9536      9536      9536      9536      9504      9504      9548      9540      9536      9536      9536      9536 
dram[10]:      9504      9500      9480      9480      9536      9536      9536      9536      9504      9504      9548      9556      9536      9536      9536      9536 
dram[11]:      9500      9504      9480      9480      9536      9536      9536      9536      9504      9504      9540      9544      9536      9536      9536      9536 
total dram writes = 1828236
bank skew: 9560/9476 = 1.01
chip skew: 152380/152340 = 1.00
average mf latency per bank:
dram[0]:        563       535       557       529       561       532       562       534       563       536       564       535       561       535       560       533
dram[1]:        510       529       506       526       508       528       510       530       510       533       510       530       509       531       510       530
dram[2]:        460       454       460       455       461       456       460       453       464       456       460       456       462       456       461       456
dram[3]:        439       434       440       434       439       438       440       436       442       436       441       438       443       437       441       436
dram[4]:        461       452       460       451       461       452       460       453       461       454       463       455       463       454       460       452
dram[5]:        571       542       573       544       572       542       571       542       571       541       572       542       574       544       572       542
dram[6]:        553       564       554       565       554       565       556       567       554       565       555       564       556       564       553       563
dram[7]:        387       385       387       384       388       386       390       387       385       385       387       387       387       385       385       384
dram[8]:        419       422       417       422       416       421       421       423       417       422       417       423       417       423       416       421
dram[9]:        543       547       545       549       544       548       545       550       547       550       547       550       546       550       544       550
dram[10]:        527       508       524       506       523       508       526       508       528       512       529       510       528       508       526       507
dram[11]:        410       398       409       395       412       396       412       397       413       398       414       400       412       399       410       396
maximum mf latency per bank:
dram[0]:        769       737       761       729       767       742       758       746       757       732       766       738       762       769       767       733
dram[1]:        716       738       695       726       725       737       736       759       737       760       723       737       697       722       707       730
dram[2]:        721       705       674       709       754       712       762       736       736       740       755       711       721       742       710       705
dram[3]:        635       646       671       670       728       722       747       753       756       753       713       716       744       744       634       643
dram[4]:        747       743       731       731       741       740       753       753       749       753       756       735       746       751       745       740
dram[5]:        789       738       787       732       754       736       753       763       768       764       781       748       789       756       786       751
dram[6]:        777       766       727       765       779       776       759       769       764       773       777       764       735       757       778       778
dram[7]:        707       712       736       746       735       723       749       726       750       745       712       727       727       735       731       727
dram[8]:        605       619       617       617       713       709       724       730       744       743       705       712       727       742       606       623
dram[9]:        731       746       757       737       754       750       740       752       767       776       724       725       745       742       768       774
dram[10]:        718       702       733       711       725       724       743       754       744       755       711       730       732       764       736       704
dram[11]:        762       754       732       720       759       745       771       750       759       751       730       727       778       747       748       729

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 253123 -   mf: uid=5200509, sid4294967295:w4294967295, part=0, addr=0xcb5be480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253027), 
Ready @ 253134 -   mf: uid=5200934, sid4294967295:w4294967295, part=0, addr=0xcb5be400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253038), 
Ready @ 253138 -   mf: uid=5200576, sid4294967295:w4294967295, part=0, addr=0xcb5fa480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253042), 
Ready @ 253151 -   mf: uid=5200975, sid4294967295:w4294967295, part=0, addr=0xcb5bf000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253055), 
Ready @ 253152 -   mf: uid=5200655, sid4294967295:w4294967295, part=0, addr=0xcb5bfc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253056), 
Ready @ 253163 -   mf: uid=5201005, sid4294967295:w4294967295, part=0, addr=0xcd357800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253067), 
Ready @ 253165 -   mf: uid=5200710, sid4294967295:w4294967295, part=0, addr=0xcb5bf080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253069), 
Ready @ 253176 -   mf: uid=5201032, sid4294967295:w4294967295, part=0, addr=0xcb5bfc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253080), 
Ready @ 253177 -   mf: uid=5200780, sid4294967295:w4294967295, part=0, addr=0xcd357880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253081), 
Ready @ 253187 -   mf: uid=5201072, sid4294967295:w4294967295, part=0, addr=0xcb5c0800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253091), 
Ready @ 253188 -   mf: uid=5200835, sid4294967295:w4294967295, part=0, addr=0xcb5c0880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253092), 
Ready @ 253190 -   mf: uid=5201086, sid4294967295:w4294967295, part=0, addr=0xcd37f400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253094), 
Ready @ 253191 -   mf: uid=5200887, sid4294967295:w4294967295, part=0, addr=0xcd359080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253095), 
Ready @ 253193 -   mf: uid=5201106, sid4294967295:w4294967295, part=0, addr=0xcb5fa400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253097), 
Ready @ 253195 -   mf: uid=5200949, sid4294967295:w4294967295, part=0, addr=0xcb5ff880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253099), 
Ready @ 253205 -   mf: uid=5201144, sid4294967295:w4294967295, part=0, addr=0xcd359000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253109), 
Ready @ 253216 -   mf: uid=5200983, sid4294967295:w4294967295, part=0, addr=0xcd358480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253120), 
Ready @ 253227 -   mf: uid=5201244, sid4294967295:w4294967295, part=0, addr=0xcd356000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253131), 
Ready @ 253229 -   mf: uid=5201022, sid4294967295:w4294967295, part=0, addr=0xcb5c1480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253133), 
Ready @ 253240 -   mf: uid=5201333, sid4294967295:w4294967295, part=0, addr=0xcb5c1400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253144), 
Ready @ 253241 -   mf: uid=5201107, sid4294967295:w4294967295, part=0, addr=0xcb601080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253145), 
Ready @ 253252 -   mf: uid=5201413, sid4294967295:w4294967295, part=0, addr=0xcb5ff800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253156), 
Ready @ 253254 -   mf: uid=5201231, sid4294967295:w4294967295, part=0, addr=0xcd353080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253158), 
Ready @ 253265 -   mf: uid=5201568, sid4294967295:w4294967295, part=0, addr=0xcd353000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253169), 
Ready @ 253266 -   mf: uid=5201466, sid4294967295:w4294967295, part=0, addr=0xcb5f9880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253170), 
Ready @ 253267 -   mf: uid=5201700, sid4294967295:w4294967295, part=0, addr=0xcd37dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253171), 
Ready @ 253277 -   mf: uid=5201762, sid4294967295:w4294967295, part=0, addr=0xcd37f480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253181), 
Ready @ 253279 -   mf: uid=5201846, sid4294967295:w4294967295, part=0, addr=0xcb5fe000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253183), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492534 n_act=2486 n_pre=2470 n_ref_event=0 n_req=38088 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152056 bw_util=0.9367
n_activity=608556 dram_eff=0.9995
bk0: 0a 233443i bk1: 0a 219456i bk2: 0a 206566i bk3: 0a 199134i bk4: 0a 236065i bk5: 0a 226643i bk6: 0a 204914i bk7: 0a 196352i bk8: 0a 238732i bk9: 0a 224226i bk10: 0a 204706i bk11: 0a 199447i bk12: 0a 241538i bk13: 0a 229268i bk14: 0a 204614i bk15: 0a 196460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934620
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934620
Bank_Level_Parallism = 11.448309
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 8.268241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.936729 
total_CMD = 649306 
util_bw = 608221 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 40910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 103 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492534 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152056 
n_act = 2486 
n_pre = 2470 
n_ref = 0 
n_req = 38088 
total_req = 152056 

Dual Bus Interface Util: 
issued_total_row = 4956 
issued_total_col = 152056 
Row_Bus_Util =  0.007633 
CoL_Bus_Util = 0.234182 
Either_Row_CoL_Bus_Util = 0.241445 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.001531 
queue_avg = 59.596512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5965
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 253088 -   mf: uid=5199898, sid4294967295:w4294967295, part=1, addr=0xcb5bd980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252992), 
Ready @ 253099 -   mf: uid=5199980, sid4294967295:w4294967295, part=1, addr=0xcd37a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253003), 
Ready @ 253110 -   mf: uid=5199931, sid4294967295:w4294967295, part=1, addr=0xcb5fe180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253014), 
Ready @ 253121 -   mf: uid=5200021, sid4294967295:w4294967295, part=1, addr=0xcb5be500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253025), 
Ready @ 253122 -   mf: uid=5199969, sid4294967295:w4294967295, part=1, addr=0xcd37a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253026), 
Ready @ 253133 -   mf: uid=5200075, sid4294967295:w4294967295, part=1, addr=0xcb5bfd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253037), 
Ready @ 253144 -   mf: uid=5199982, sid4294967295:w4294967295, part=1, addr=0xcd37d180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253048), 
Ready @ 253155 -   mf: uid=5200248, sid4294967295:w4294967295, part=1, addr=0xcb5f8100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253059), 
Ready @ 253163 -   mf: uid=5200014, sid4294967295:w4294967295, part=1, addr=0xcb5be580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253067), 
Ready @ 253174 -   mf: uid=5200313, sid4294967295:w4294967295, part=1, addr=0xcb5fa500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253078), 
Ready @ 253179 -   mf: uid=5200294, sid4294967295:w4294967295, part=1, addr=0xcb600580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253083), 
Ready @ 253183 -   mf: uid=5200426, sid4294967295:w4294967295, part=1, addr=0xcb5bf100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253087), 
Ready @ 253185 -   mf: uid=5200407, sid4294967295:w4294967295, part=1, addr=0xcb5bfd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253089), 
Ready @ 253186 -   mf: uid=5200586, sid4294967295:w4294967295, part=1, addr=0xcb5c1500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253090), 
Ready @ 253199 -   mf: uid=5200608, sid4294967295:w4294967295, part=1, addr=0xcb5bf180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253103), 
Ready @ 253200 -   mf: uid=5200723, sid4294967295:w4294967295, part=1, addr=0xcb5c0900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253104), 
Ready @ 253211 -   mf: uid=5200724, sid4294967295:w4294967295, part=1, addr=0xcb5f8180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253115), 
Ready @ 253213 -   mf: uid=5200794, sid4294967295:w4294967295, part=1, addr=0xcd37e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253117), 
Ready @ 253214 -   mf: uid=5200781, sid4294967295:w4294967295, part=1, addr=0xcb5fa580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253118), 
Ready @ 253216 -   mf: uid=5200888, sid4294967295:w4294967295, part=1, addr=0xcb5ff900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253120), 
Ready @ 253218 -   mf: uid=5200836, sid4294967295:w4294967295, part=1, addr=0xcd356d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253122), 
Ready @ 253228 -   mf: uid=5200950, sid4294967295:w4294967295, part=1, addr=0xcd353100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253132), 
Ready @ 253230 -   mf: uid=5201040, sid4294967295:w4294967295, part=1, addr=0xcb5c0980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253134), 
Ready @ 253232 -   mf: uid=5201023, sid4294967295:w4294967295, part=1, addr=0xcb601100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253136), 
Ready @ 253235 -   mf: uid=5201095, sid4294967295:w4294967295, part=1, addr=0xcb5c1580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253139), 
Ready @ 253242 -   mf: uid=5201100, sid4294967295:w4294967295, part=1, addr=0xcd37f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253146), 
Ready @ 253250 -   mf: uid=5201198, sid4294967295:w4294967295, part=1, addr=0xcd358580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253154), 
Ready @ 253261 -   mf: uid=5201145, sid4294967295:w4294967295, part=1, addr=0xcd376500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253165), 
Ready @ 253272 -   mf: uid=5201273, sid4294967295:w4294967295, part=1, addr=0xcd35b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253176), 
Ready @ 253285 -   mf: uid=5201197, sid4294967295:w4294967295, part=1, addr=0xcb5fb100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
Ready @ 253285 -   mf: uid=5201397, sid4294967295:w4294967295, part=1, addr=0xcd359180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
Ready @ 253285 -   mf: uid=5201334, sid4294967295:w4294967295, part=1, addr=0xcd37c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492508 n_act=2501 n_pre=2486 n_ref_event=0 n_req=38088 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152064 bw_util=0.9368
n_activity=608618 dram_eff=0.9994
bk0: 0a 237257i bk1: 0a 229322i bk2: 0a 211087i bk3: 0a 204892i bk4: 0a 238561i bk5: 0a 229870i bk6: 0a 203447i bk7: 0a 201761i bk8: 0a 230075i bk9: 0a 228976i bk10: 0a 202604i bk11: 0a 200262i bk12: 0a 236341i bk13: 0a 232691i bk14: 0a 204781i bk15: 0a 198481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934173
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934173
Bank_Level_Parallism = 11.399735
Bank_Level_Parallism_Col = 11.230317
Bank_Level_Parallism_Ready = 8.236094
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994145 

BW Util details:
bwutil = 0.936779 
total_CMD = 649306 
util_bw = 608254 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 40899 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492508 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152064 
n_act = 2501 
n_pre = 2486 
n_ref = 0 
n_req = 38088 
total_req = 152064 

Dual Bus Interface Util: 
issued_total_row = 4987 
issued_total_col = 152064 
Row_Bus_Util =  0.007681 
CoL_Bus_Util = 0.234195 
Either_Row_CoL_Bus_Util = 0.241486 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.001614 
queue_avg = 59.595592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 43): 
Ready @ 253017 -   mf: uid=5199793, sid4294967295:w4294967295, part=2, addr=0xcb5bda80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252921), 
Ready @ 253022 -   mf: uid=5199787, sid4294967295:w4294967295, part=2, addr=0xcd356200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252926), 
Ready @ 253033 -   mf: uid=5199805, sid4294967295:w4294967295, part=2, addr=0xcd37c680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252937), 
Ready @ 253035 -   mf: uid=5199795, sid4294967295:w4294967295, part=2, addr=0xcb5bda00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252939), 
Ready @ 253047 -   mf: uid=5199822, sid4294967295:w4294967295, part=2, addr=0xcb600680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252951), 
Ready @ 253049 -   mf: uid=5199811, sid4294967295:w4294967295, part=2, addr=0xcb5ffa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252953), 
Ready @ 253050 -   mf: uid=5199837, sid4294967295:w4294967295, part=2, addr=0xcb5be680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252954), 
Ready @ 253058 -   mf: uid=5199831, sid4294967295:w4294967295, part=2, addr=0xcb5bfe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252962), 
Ready @ 253066 -   mf: uid=5199846, sid4294967295:w4294967295, part=2, addr=0xcb5bfe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252970), 
Ready @ 253078 -   mf: uid=5199845, sid4294967295:w4294967295, part=2, addr=0xcb5c1600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252982), 
Ready @ 253080 -   mf: uid=5199857, sid4294967295:w4294967295, part=2, addr=0xcb5c0a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252984), 
Ready @ 253080 -   mf: uid=5199853, sid4294967295:w4294967295, part=2, addr=0xcb5c0a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252984), 
Ready @ 253083 -   mf: uid=5199877, sid4294967295:w4294967295, part=2, addr=0xcb601e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252987), 
Ready @ 253097 -   mf: uid=5199864, sid4294967295:w4294967295, part=2, addr=0xcd37a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253001), 
Ready @ 253097 -   mf: uid=5199901, sid4294967295:w4294967295, part=2, addr=0xcd356e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253001), 
Ready @ 253105 -   mf: uid=5199882, sid4294967295:w4294967295, part=2, addr=0xcb5be600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253009), 
Ready @ 253110 -   mf: uid=5199924, sid4294967295:w4294967295, part=2, addr=0xcd358680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253014), 
Ready @ 253113 -   mf: uid=5199895, sid4294967295:w4294967295, part=2, addr=0xcb601e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253017), 
Ready @ 253124 -   mf: uid=5199949, sid4294967295:w4294967295, part=2, addr=0xcd37de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253028), 
Ready @ 253134 -   mf: uid=5199938, sid4294967295:w4294967295, part=2, addr=0xcb600600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253038), 
Ready @ 253145 -   mf: uid=5199970, sid4294967295:w4294967295, part=2, addr=0xcb5c1680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253049), 
Ready @ 253146 -   mf: uid=5199983, sid4294967295:w4294967295, part=2, addr=0xcb5fe200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253050), 
Ready @ 253152 -   mf: uid=5200002, sid4294967295:w4294967295, part=2, addr=0xcb5fee80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253056), 
Ready @ 253156 -   mf: uid=5200015, sid4294967295:w4294967295, part=2, addr=0xcd358600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253060), 
Ready @ 253164 -   mf: uid=5200052, sid4294967295:w4294967295, part=2, addr=0xcd359280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253068), 
Ready @ 253166 -   mf: uid=5200210, sid4294967295:w4294967295, part=2, addr=0xcb5fa600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253070), 
Ready @ 253166 -   mf: uid=5200362, sid4294967295:w4294967295, part=2, addr=0xcd35b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253070), 
Ready @ 253167 -   mf: uid=5200448, sid4294967295:w4294967295, part=2, addr=0xcd37ea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253071), 
Ready @ 253169 -   mf: uid=5200449, sid4294967295:w4294967295, part=2, addr=0xcb5fe280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253073), 
Ready @ 253175 -   mf: uid=5200621, sid4294967295:w4294967295, part=2, addr=0xcd37de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253079), 
Ready @ 253180 -   mf: uid=5200725, sid4294967295:w4294967295, part=2, addr=0xcd37ea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253084), 
Ready @ 253186 -   mf: uid=5200810, sid4294967295:w4294967295, part=2, addr=0xcd35b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253090), 
Ready @ 253197 -   mf: uid=5200837, sid4294967295:w4294967295, part=2, addr=0xcd35aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253101), 
Ready @ 253205 -   mf: uid=5200941, sid4294967295:w4294967295, part=2, addr=0xcd35aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253109), 
Ready @ 253216 -   mf: uid=5200951, sid4294967295:w4294967295, part=2, addr=0xcd356280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253120), 
Ready @ 253217 -   mf: uid=5200991, sid4294967295:w4294967295, part=2, addr=0xcb5f8200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253121), 
Ready @ 253228 -   mf: uid=5200992, sid4294967295:w4294967295, part=2, addr=0xcd359e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253132), 
Ready @ 253239 -   mf: uid=5201024, sid4294967295:w4294967295, part=2, addr=0xcd37f600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253143), 
Ready @ 253250 -   mf: uid=5201063, sid4294967295:w4294967295, part=2, addr=0xcd375a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253154), 
Ready @ 253255 -   mf: uid=5201096, sid4294967295:w4294967295, part=2, addr=0xcd359e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253159), 
Ready @ 253265 -   mf: uid=5201123, sid4294967295:w4294967295, part=2, addr=0xcd350e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253169), 
Ready @ 253276 -   mf: uid=5201146, sid4294967295:w4294967295, part=2, addr=0xcb5fb200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253180), 
Ready @ 253278 -   mf: uid=5201174, sid4294967295:w4294967295, part=2, addr=0xcd374e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253182), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492507 n_act=2502 n_pre=2486 n_ref_event=0 n_req=38086 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152064 bw_util=0.9368
n_activity=608573 dram_eff=0.9995
bk0: 0a 240901i bk1: 0a 229779i bk2: 0a 216994i bk3: 0a 211326i bk4: 0a 250551i bk5: 0a 237190i bk6: 0a 216172i bk7: 0a 203904i bk8: 0a 243079i bk9: 0a 238342i bk10: 0a 216892i bk11: 0a 202939i bk12: 0a 247077i bk13: 0a 232864i bk14: 0a 211425i bk15: 0a 206842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934196
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934196
Bank_Level_Parallism = 11.210196
Bank_Level_Parallism_Col = 11.039090
Bank_Level_Parallism_Ready = 8.088094
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994692 

BW Util details:
bwutil = 0.936779 
total_CMD = 649306 
util_bw = 608255 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 40906 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 55 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492507 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152064 
n_act = 2502 
n_pre = 2486 
n_ref = 0 
n_req = 38086 
total_req = 152064 

Dual Bus Interface Util: 
issued_total_row = 4988 
issued_total_col = 152064 
Row_Bus_Util =  0.007682 
CoL_Bus_Util = 0.234195 
Either_Row_CoL_Bus_Util = 0.241487 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.001614 
queue_avg = 59.599018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 43): 
Ready @ 253027 -   mf: uid=5199899, sid4294967295:w4294967295, part=3, addr=0xcb5be700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252931), 
Ready @ 253038 -   mf: uid=5200036, sid4294967295:w4294967295, part=3, addr=0xcb5bff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252942), 
Ready @ 253040 -   mf: uid=5199918, sid4294967295:w4294967295, part=3, addr=0xcb5bf300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252944), 
Ready @ 253044 -   mf: uid=5200111, sid4294967295:w4294967295, part=3, addr=0xcd358780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252948), 
Ready @ 253048 -   mf: uid=5199950, sid4294967295:w4294967295, part=3, addr=0xcd37d300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252952), 
Ready @ 253049 -   mf: uid=5200211, sid4294967295:w4294967295, part=3, addr=0xcb5fef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252953), 
Ready @ 253060 -   mf: uid=5199964, sid4294967295:w4294967295, part=3, addr=0xcb600700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252964), 
Ready @ 253062 -   mf: uid=5200279, sid4294967295:w4294967295, part=3, addr=0xcd350380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252966), 
Ready @ 253072 -   mf: uid=5199981, sid4294967295:w4294967295, part=3, addr=0xcb5bff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252976), 
Ready @ 253083 -   mf: uid=5200345, sid4294967295:w4294967295, part=3, addr=0xcd359380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252987), 
Ready @ 253094 -   mf: uid=5200022, sid4294967295:w4294967295, part=3, addr=0xcd358700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252998), 
Ready @ 253105 -   mf: uid=5200427, sid4294967295:w4294967295, part=3, addr=0xcd374380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253009), 
Ready @ 253116 -   mf: uid=5200157, sid4294967295:w4294967295, part=3, addr=0xcd350300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253020), 
Ready @ 253127 -   mf: uid=5200510, sid4294967295:w4294967295, part=3, addr=0xcd356380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253031), 
Ready @ 253138 -   mf: uid=5200231, sid4294967295:w4294967295, part=3, addr=0xcd359300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253042), 
Ready @ 253149 -   mf: uid=5200562, sid4294967295:w4294967295, part=3, addr=0xcb5fe380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253053), 
Ready @ 253160 -   mf: uid=5200295, sid4294967295:w4294967295, part=3, addr=0xcb5fef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253064), 
Ready @ 253171 -   mf: uid=5200609, sid4294967295:w4294967295, part=3, addr=0xcb5bdb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253075), 
Ready @ 253182 -   mf: uid=5200363, sid4294967295:w4294967295, part=3, addr=0xcd374300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253086), 
Ready @ 253186 -   mf: uid=5200668, sid4294967295:w4294967295, part=3, addr=0xcb600780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253090), 
Ready @ 253197 -   mf: uid=5200450, sid4294967295:w4294967295, part=3, addr=0xcd35b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253101), 
Ready @ 253199 -   mf: uid=5200740, sid4294967295:w4294967295, part=3, addr=0xcb5fa780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253103), 
Ready @ 253210 -   mf: uid=5200526, sid4294967295:w4294967295, part=3, addr=0xcd356300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253114), 
Ready @ 253211 -   mf: uid=5200795, sid4294967295:w4294967295, part=3, addr=0xcb601f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253115), 
Ready @ 253216 -   mf: uid=5200598, sid4294967295:w4294967295, part=3, addr=0xcd37df00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253120), 
Ready @ 253218 -   mf: uid=5200854, sid4294967295:w4294967295, part=3, addr=0xcb5c1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253122), 
Ready @ 253218 -   mf: uid=5200838, sid4294967295:w4294967295, part=3, addr=0xcb5fe300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253122), 
Ready @ 253219 -   mf: uid=5200976, sid4294967295:w4294967295, part=3, addr=0xcd359f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253123), 
Ready @ 253221 -   mf: uid=5201041, sid4294967295:w4294967295, part=3, addr=0xcb5c1700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253125), 
Ready @ 253222 -   mf: uid=5201054, sid4294967295:w4294967295, part=3, addr=0xcd350f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253126), 
Ready @ 253224 -   mf: uid=5201114, sid4294967295:w4294967295, part=3, addr=0xcd35ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253128), 
Ready @ 253225 -   mf: uid=5201147, sid4294967295:w4294967295, part=3, addr=0xcb5fb380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253129), 
Ready @ 253227 -   mf: uid=5201157, sid4294967295:w4294967295, part=3, addr=0xcd359f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253131), 
Ready @ 253228 -   mf: uid=5201200, sid4294967295:w4294967295, part=3, addr=0xcd353f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253132), 
Ready @ 253236 -   mf: uid=5201216, sid4294967295:w4294967295, part=3, addr=0xcb5fa700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253140), 
Ready @ 253238 -   mf: uid=5201291, sid4294967295:w4294967295, part=3, addr=0xcd376780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253142), 
Ready @ 253249 -   mf: uid=5201536, sid4294967295:w4294967295, part=3, addr=0xcd37eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253153), 
Ready @ 253257 -   mf: uid=5201490, sid4294967295:w4294967295, part=3, addr=0xcd374f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253161), 
Ready @ 253269 -   mf: uid=5201731, sid4294967295:w4294967295, part=3, addr=0xcb5fb300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253173), 
Ready @ 253274 -   mf: uid=5201848, sid4294967295:w4294967295, part=3, addr=0xcd352780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253178), 
Ready @ 253281 -   mf: uid=5201885, sid4294967295:w4294967295, part=3, addr=0xcb5f9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253185), 
Ready @ 253286 -   mf: uid=5202195, sid4294967295:w4294967295, part=3, addr=0xcb601380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253190), 
Ready @ 253287 -   mf: uid=5202216, sid4294967295:w4294967295, part=3, addr=0xcd374f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253191), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492496 n_act=2501 n_pre=2486 n_ref_event=0 n_req=38095 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152076 bw_util=0.9369
n_activity=608700 dram_eff=0.9993
bk0: 0a 234016i bk1: 0a 220899i bk2: 0a 214095i bk3: 0a 203374i bk4: 0a 245461i bk5: 0a 231330i bk6: 0a 206748i bk7: 0a 198678i bk8: 0a 236575i bk9: 0a 228698i bk10: 0a 218720i bk11: 0a 215409i bk12: 0a 249795i bk13: 0a 233765i bk14: 0a 208398i bk15: 0a 200107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934185
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934185
Bank_Level_Parallism = 11.306930
Bank_Level_Parallism_Col = 11.135921
Bank_Level_Parallism_Ready = 8.157856
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.991464 

BW Util details:
bwutil = 0.936853 
total_CMD = 649306 
util_bw = 608302 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 40782 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 92 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492496 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152076 
n_act = 2501 
n_pre = 2486 
n_ref = 0 
n_req = 38095 
total_req = 152076 

Dual Bus Interface Util: 
issued_total_row = 4987 
issued_total_col = 152076 
Row_Bus_Util =  0.007681 
CoL_Bus_Util = 0.234213 
Either_Row_CoL_Bus_Util = 0.241504 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.001613 
queue_avg = 59.584148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5841
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 45): 
Ready @ 252991 -   mf: uid=5199804, sid4294967295:w4294967295, part=4, addr=0xcb5bf480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252895), 
Ready @ 253002 -   mf: uid=5199812, sid4294967295:w4294967295, part=4, addr=0xcb5bf400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252906), 
Ready @ 253012 -   mf: uid=5199815, sid4294967295:w4294967295, part=4, addr=0xcb5f9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252916), 
Ready @ 253023 -   mf: uid=5199825, sid4294967295:w4294967295, part=4, addr=0xcb5be800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252927), 
Ready @ 253024 -   mf: uid=5199828, sid4294967295:w4294967295, part=4, addr=0xcb5ff080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252928), 
Ready @ 253034 -   mf: uid=5199838, sid4294967295:w4294967295, part=4, addr=0xcb5c0000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252938), 
Ready @ 253036 -   mf: uid=5199840, sid4294967295:w4294967295, part=4, addr=0xcb5c0080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252940), 
Ready @ 253047 -   mf: uid=5199848, sid4294967295:w4294967295, part=4, addr=0xcd37bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252951), 
Ready @ 253048 -   mf: uid=5199858, sid4294967295:w4294967295, part=4, addr=0xcd357c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252952), 
Ready @ 253059 -   mf: uid=5199862, sid4294967295:w4294967295, part=4, addr=0xcb5ffc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252963), 
Ready @ 253061 -   mf: uid=5199868, sid4294967295:w4294967295, part=4, addr=0xcd37f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252965), 
Ready @ 253072 -   mf: uid=5199873, sid4294967295:w4294967295, part=4, addr=0xcb5ff000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252976), 
Ready @ 253073 -   mf: uid=5199878, sid4294967295:w4294967295, part=4, addr=0xcb5ffc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252977), 
Ready @ 253084 -   mf: uid=5199885, sid4294967295:w4294967295, part=4, addr=0xcb5c0c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252988), 
Ready @ 253086 -   mf: uid=5199887, sid4294967295:w4294967295, part=4, addr=0xcd350480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252990), 
Ready @ 253097 -   mf: uid=5199896, sid4294967295:w4294967295, part=4, addr=0xcd350400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253001), 
Ready @ 253098 -   mf: uid=5199902, sid4294967295:w4294967295, part=4, addr=0xcb5f9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253002), 
Ready @ 253100 -   mf: uid=5199909, sid4294967295:w4294967295, part=4, addr=0xcd359400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253004), 
Ready @ 253101 -   mf: uid=5199925, sid4294967295:w4294967295, part=4, addr=0xcb5c0c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253005), 
Ready @ 253103 -   mf: uid=5199944, sid4294967295:w4294967295, part=4, addr=0xcb5f9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253007), 
Ready @ 253114 -   mf: uid=5199977, sid4294967295:w4294967295, part=4, addr=0xcb5fa880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253018), 
Ready @ 253115 -   mf: uid=5199976, sid4294967295:w4294967295, part=4, addr=0xcb5fe400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253019), 
Ready @ 253126 -   mf: uid=5200007, sid4294967295:w4294967295, part=4, addr=0xcd359480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253030), 
Ready @ 253128 -   mf: uid=5199992, sid4294967295:w4294967295, part=4, addr=0xcb5bdc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253032), 
Ready @ 253139 -   mf: uid=5200076, sid4294967295:w4294967295, part=4, addr=0xcb5bdc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253043), 
Ready @ 253140 -   mf: uid=5200158, sid4294967295:w4294967295, part=4, addr=0xcb5fa800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253044), 
Ready @ 253151 -   mf: uid=5200192, sid4294967295:w4294967295, part=4, addr=0xcb5c1880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253055), 
Ready @ 253153 -   mf: uid=5200330, sid4294967295:w4294967295, part=4, addr=0xcb5c1800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253057), 
Ready @ 253164 -   mf: uid=5200385, sid4294967295:w4294967295, part=4, addr=0xcb600880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253068), 
Ready @ 253165 -   mf: uid=5200552, sid4294967295:w4294967295, part=4, addr=0xcd356400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253069), 
Ready @ 253176 -   mf: uid=5200563, sid4294967295:w4294967295, part=4, addr=0xcd37d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253080), 
Ready @ 253178 -   mf: uid=5200741, sid4294967295:w4294967295, part=4, addr=0xcd35b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253082), 
Ready @ 253189 -   mf: uid=5200899, sid4294967295:w4294967295, part=4, addr=0xcb5fc080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253093), 
Ready @ 253190 -   mf: uid=5200993, sid4294967295:w4294967295, part=4, addr=0xcd37d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253094), 
Ready @ 253201 -   mf: uid=5201009, sid4294967295:w4294967295, part=4, addr=0xcd356480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253105), 
Ready @ 253203 -   mf: uid=5201042, sid4294967295:w4294967295, part=4, addr=0xcd352800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253107), 
Ready @ 253214 -   mf: uid=5201088, sid4294967295:w4294967295, part=4, addr=0xcd37ec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253118), 
Ready @ 253215 -   mf: uid=5201087, sid4294967295:w4294967295, part=4, addr=0xcd351000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253119), 
Ready @ 253226 -   mf: uid=5201167, sid4294967295:w4294967295, part=4, addr=0xcb601480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253130), 
Ready @ 253239 -   mf: uid=5201335, sid4294967295:w4294967295, part=4, addr=0xcd37ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253143), 
Ready @ 253240 -   mf: uid=5201359, sid4294967295:w4294967295, part=4, addr=0xcb5fb480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253144), 
Ready @ 253251 -   mf: uid=5201764, sid4294967295:w4294967295, part=4, addr=0xcd375000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253155), 
Ready @ 253262 -   mf: uid=5201701, sid4294967295:w4294967295, part=4, addr=0xcd355880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253166), 
Ready @ 253273 -   mf: uid=5201861, sid4294967295:w4294967295, part=4, addr=0xcb5fb400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253177), 
Ready @ 253287 -   mf: uid=5202852, sid4294967295:w4294967295, part=4, addr=0xcd357080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253191), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492462 n_act=2520 n_pre=2504 n_ref_event=0 n_req=38090 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152067 bw_util=0.9368
n_activity=608539 dram_eff=0.9996
bk0: 0a 235486i bk1: 0a 227455i bk2: 0a 213288i bk3: 0a 205162i bk4: 0a 240675i bk5: 0a 223323i bk6: 0a 203022i bk7: 0a 199116i bk8: 0a 231785i bk9: 0a 224240i bk10: 0a 208523i bk11: 0a 201994i bk12: 0a 235707i bk13: 0a 230741i bk14: 0a 205121i bk15: 0a 201338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933730
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.933730
Bank_Level_Parallism = 11.406634
Bank_Level_Parallism_Col = 11.235013
Bank_Level_Parallism_Ready = 8.237615
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994572 

BW Util details:
bwutil = 0.936797 
total_CMD = 649306 
util_bw = 608268 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 40922 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 76 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492462 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152067 
n_act = 2520 
n_pre = 2504 
n_ref = 0 
n_req = 38090 
total_req = 152067 

Dual Bus Interface Util: 
issued_total_row = 5024 
issued_total_col = 152067 
Row_Bus_Util =  0.007737 
CoL_Bus_Util = 0.234199 
Either_Row_CoL_Bus_Util = 0.241556 
Issued_on_Two_Bus_Simul_Util = 0.000380 
issued_two_Eff = 0.001575 
queue_avg = 59.596916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5969
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 253135 -   mf: uid=5200364, sid4294967295:w4294967295, part=5, addr=0xcb5f8580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253039), 
Ready @ 253146 -   mf: uid=5199951, sid4294967295:w4294967295, part=5, addr=0xcb5e1d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253050), 
Ready @ 253147 -   mf: uid=5200527, sid4294967295:w4294967295, part=5, addr=0xcb5ff180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253051), 
Ready @ 253158 -   mf: uid=5200994, sid4294967295:w4294967295, part=5, addr=0xcb5f9d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253062), 
Ready @ 253160 -   mf: uid=5200610, sid4294967295:w4294967295, part=5, addr=0xcb5bf580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253064), 
Ready @ 253171 -   mf: uid=5201043, sid4294967295:w4294967295, part=5, addr=0xcb5be900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253075), 
Ready @ 253175 -   mf: uid=5200656, sid4294967295:w4294967295, part=5, addr=0xcb5f9d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253079), 
Ready @ 253183 -   mf: uid=5201077, sid4294967295:w4294967295, part=5, addr=0xcb5bf500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253087), 
Ready @ 253186 -   mf: uid=5200754, sid4294967295:w4294967295, part=5, addr=0xcb5c0d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253090), 
Ready @ 253188 -   mf: uid=5201090, sid4294967295:w4294967295, part=5, addr=0xcb5f8500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253092), 
Ready @ 253199 -   mf: uid=5200811, sid4294967295:w4294967295, part=5, addr=0xcb5ffd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253103), 
Ready @ 253203 -   mf: uid=5201133, sid4294967295:w4294967295, part=5, addr=0xcb5ff100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253107), 
Ready @ 253211 -   mf: uid=5200867, sid4294967295:w4294967295, part=5, addr=0xcd37f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253115), 
Ready @ 253213 -   mf: uid=5201217, sid4294967295:w4294967295, part=5, addr=0xcb5ffd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253117), 
Ready @ 253214 -   mf: uid=5200911, sid4294967295:w4294967295, part=5, addr=0xcd37d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253118), 
Ready @ 253227 -   mf: uid=5201275, sid4294967295:w4294967295, part=5, addr=0xcd37f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253131), 
Ready @ 253230 -   mf: uid=5201025, sid4294967295:w4294967295, part=5, addr=0xcd37bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253134), 
Ready @ 253232 -   mf: uid=5201360, sid4294967295:w4294967295, part=5, addr=0xcb5c0d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253136), 
Ready @ 253242 -   mf: uid=5201083, sid4294967295:w4294967295, part=5, addr=0xcd357d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253146), 
Ready @ 253244 -   mf: uid=5201441, sid4294967295:w4294967295, part=5, addr=0xcb5bdd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253148), 
Ready @ 253255 -   mf: uid=5201218, sid4294967295:w4294967295, part=5, addr=0xcb5f9180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253159), 
Ready @ 253266 -   mf: uid=5201640, sid4294967295:w4294967295, part=5, addr=0xcd375d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253170), 
Ready @ 253267 -   mf: uid=5201361, sid4294967295:w4294967295, part=5, addr=0xcd35b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253171), 
Ready @ 253278 -   mf: uid=5201828, sid4294967295:w4294967295, part=5, addr=0xcb5f9100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253182), 
Ready @ 253280 -   mf: uid=5201442, sid4294967295:w4294967295, part=5, addr=0xcb5fa980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253184), 
Ready @ 253283 -   mf: uid=5201909, sid4294967295:w4294967295, part=5, addr=0xcb600900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253187), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492552 n_act=2478 n_pre=2462 n_ref_event=0 n_req=38088 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152066 bw_util=0.9368
n_activity=608591 dram_eff=0.9995
bk0: 0a 228125i bk1: 0a 224859i bk2: 0a 214101i bk3: 0a 202270i bk4: 0a 250009i bk5: 0a 235634i bk6: 0a 210447i bk7: 0a 200532i bk8: 0a 241652i bk9: 0a 228279i bk10: 0a 207857i bk11: 0a 201481i bk12: 0a 241517i bk13: 0a 226626i bk14: 0a 201274i bk15: 0a 194124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934831
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934831
Bank_Level_Parallism = 11.370376
Bank_Level_Parallism_Col = 11.203437
Bank_Level_Parallism_Ready = 8.213209
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.993895 

BW Util details:
bwutil = 0.936791 
total_CMD = 649306 
util_bw = 608262 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 40880 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 77 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152066 
n_act = 2478 
n_pre = 2462 
n_ref = 0 
n_req = 38088 
total_req = 152066 

Dual Bus Interface Util: 
issued_total_row = 4940 
issued_total_col = 152066 
Row_Bus_Util =  0.007608 
CoL_Bus_Util = 0.234198 
Either_Row_CoL_Bus_Util = 0.241418 
Issued_on_Two_Bus_Simul_Util = 0.000388 
issued_two_Eff = 0.001608 
queue_avg = 59.594288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5943
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 31): 
Ready @ 253068 -   mf: uid=5199799, sid4294967295:w4294967295, part=6, addr=0xcd35f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252972), 
Ready @ 253070 -   mf: uid=5200249, sid4294967295:w4294967295, part=6, addr=0xcb5bde00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252974), 
Ready @ 253081 -   mf: uid=5200490, sid4294967295:w4294967295, part=6, addr=0xcb5bde80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252985), 
Ready @ 253092 -   mf: uid=5200331, sid4294967295:w4294967295, part=6, addr=0xcb5bd200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252996), 
Ready @ 253104 -   mf: uid=5200564, sid4294967295:w4294967295, part=6, addr=0xcb5bd280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253008), 
Ready @ 253115 -   mf: uid=5200408, sid4294967295:w4294967295, part=6, addr=0xcb5bea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253019), 
Ready @ 253117 -   mf: uid=5200611, sid4294967295:w4294967295, part=6, addr=0xcd356680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253021), 
Ready @ 253127 -   mf: uid=5200587, sid4294967295:w4294967295, part=6, addr=0xcb5f8600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253031), 
Ready @ 253128 -   mf: uid=5200670, sid4294967295:w4294967295, part=6, addr=0xcb5bea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253032), 
Ready @ 253138 -   mf: uid=5200669, sid4294967295:w4294967295, part=6, addr=0xcb5ffe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253042), 
Ready @ 253140 -   mf: uid=5200840, sid4294967295:w4294967295, part=6, addr=0xcb5f8680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253044), 
Ready @ 253151 -   mf: uid=5200767, sid4294967295:w4294967295, part=6, addr=0xcb5bf600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253055), 
Ready @ 253152 -   mf: uid=5200890, sid4294967295:w4294967295, part=6, addr=0xcd37d680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253056), 
Ready @ 253163 -   mf: uid=5200839, sid4294967295:w4294967295, part=6, addr=0xcb5c0200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253067), 
Ready @ 253165 -   mf: uid=5200960, sid4294967295:w4294967295, part=6, addr=0xcb5ffe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253069), 
Ready @ 253168 -   mf: uid=5200889, sid4294967295:w4294967295, part=6, addr=0xcd37fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253072), 
Ready @ 253170 -   mf: uid=5201000, sid4294967295:w4294967295, part=6, addr=0xcb5bf680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253074), 
Ready @ 253180 -   mf: uid=5200952, sid4294967295:w4294967295, part=6, addr=0xcd37be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253084), 
Ready @ 253182 -   mf: uid=5201055, sid4294967295:w4294967295, part=6, addr=0xcb5fb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253086), 
Ready @ 253193 -   mf: uid=5200999, sid4294967295:w4294967295, part=6, addr=0xcd35ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253097), 
Ready @ 253204 -   mf: uid=5201089, sid4294967295:w4294967295, part=6, addr=0xcd376a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253108), 
Ready @ 253215 -   mf: uid=5201026, sid4294967295:w4294967295, part=6, addr=0xcd376a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253119), 
Ready @ 253216 -   mf: uid=5201115, sid4294967295:w4294967295, part=6, addr=0xcb5c0280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253120), 
Ready @ 253227 -   mf: uid=5201064, sid4294967295:w4294967295, part=6, addr=0xcd356600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253131), 
Ready @ 253238 -   mf: uid=5201168, sid4294967295:w4294967295, part=6, addr=0xcb5fe680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253142), 
Ready @ 253251 -   mf: uid=5201085, sid4294967295:w4294967295, part=6, addr=0xcd353600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253155), 
Ready @ 253262 -   mf: uid=5201336, sid4294967295:w4294967295, part=6, addr=0xcd37fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253166), 
Ready @ 253263 -   mf: uid=5201098, sid4294967295:w4294967295, part=6, addr=0xcd37a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253167), 
Ready @ 253274 -   mf: uid=5201417, sid4294967295:w4294967295, part=6, addr=0xcd37be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253178), 
Ready @ 253285 -   mf: uid=5201184, sid4294967295:w4294967295, part=6, addr=0xcb5f9200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
Ready @ 253287 -   mf: uid=5201606, sid4294967295:w4294967295, part=6, addr=0xcd35ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253191), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492511 n_act=2497 n_pre=2481 n_ref_event=0 n_req=38085 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152061 bw_util=0.9368
n_activity=608575 dram_eff=0.9995
bk0: 0a 238593i bk1: 0a 230578i bk2: 0a 206372i bk3: 0a 202747i bk4: 0a 240439i bk5: 0a 229028i bk6: 0a 207732i bk7: 0a 202461i bk8: 0a 241976i bk9: 0a 232067i bk10: 0a 210718i bk11: 0a 205822i bk12: 0a 239920i bk13: 0a 229436i bk14: 0a 209237i bk15: 0a 201725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934326
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934326
Bank_Level_Parallism = 11.336824
Bank_Level_Parallism_Col = 11.165174
Bank_Level_Parallism_Ready = 8.186688
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994477 

BW Util details:
bwutil = 0.936760 
total_CMD = 649306 
util_bw = 608241 
Wasted_Col = 156 
Wasted_Row = 7 
Idle = 40902 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 90 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492511 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152061 
n_act = 2497 
n_pre = 2481 
n_ref = 0 
n_req = 38085 
total_req = 152061 

Dual Bus Interface Util: 
issued_total_row = 4978 
issued_total_col = 152061 
Row_Bus_Util =  0.007667 
CoL_Bus_Util = 0.234190 
Either_Row_CoL_Bus_Util = 0.241481 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.001556 
queue_avg = 59.599617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5996
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 62): 
Ready @ 252865 -   mf: uid=5198100, sid4294967295:w4294967295, part=7, addr=0xcb5bd380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252769), 
Ready @ 252873 -   mf: uid=5199691, sid4294967295:w4294967295, part=7, addr=0xcd356700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252777), 
Ready @ 252886 -   mf: uid=5199283, sid4294967295:w4294967295, part=7, addr=0xcb5bdf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252790), 
Ready @ 252890 -   mf: uid=5199741, sid4294967295:w4294967295, part=7, addr=0xcb5beb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252794), 
Ready @ 252901 -   mf: uid=5199747, sid4294967295:w4294967295, part=7, addr=0xcb5beb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252805), 
Ready @ 252903 -   mf: uid=5199778, sid4294967295:w4294967295, part=7, addr=0xcd37d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252807), 
Ready @ 252914 -   mf: uid=5199782, sid4294967295:w4294967295, part=7, addr=0xcd37d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252818), 
Ready @ 252925 -   mf: uid=5199791, sid4294967295:w4294967295, part=7, addr=0xcd37cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252829), 
Ready @ 252926 -   mf: uid=5199800, sid4294967295:w4294967295, part=7, addr=0xcd357380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252830), 
Ready @ 252928 -   mf: uid=5199801, sid4294967295:w4294967295, part=7, addr=0xcb5fb700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252832), 
Ready @ 252939 -   mf: uid=5199808, sid4294967295:w4294967295, part=7, addr=0xcb5fb780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252843), 
Ready @ 252950 -   mf: uid=5199809, sid4294967295:w4294967295, part=7, addr=0xcd357300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252854), 
Ready @ 252961 -   mf: uid=5199826, sid4294967295:w4294967295, part=7, addr=0xcb5bf780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252865), 
Ready @ 252962 -   mf: uid=5199833, sid4294967295:w4294967295, part=7, addr=0xcb5f8700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252866), 
Ready @ 252973 -   mf: uid=5199836, sid4294967295:w4294967295, part=7, addr=0xcd37cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252877), 
Ready @ 252975 -   mf: uid=5199842, sid4294967295:w4294967295, part=7, addr=0xcb5bf700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252879), 
Ready @ 252975 -   mf: uid=5199843, sid4294967295:w4294967295, part=7, addr=0xcb5c0380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252879), 
Ready @ 252978 -   mf: uid=5199859, sid4294967295:w4294967295, part=7, addr=0xcb5c0300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252882), 
Ready @ 252981 -   mf: uid=5199851, sid4294967295:w4294967295, part=7, addr=0xcb5fe780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252885), 
Ready @ 252996 -   mf: uid=5199870, sid4294967295:w4294967295, part=7, addr=0xcb5fe700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252900), 
Ready @ 253000 -   mf: uid=5199871, sid4294967295:w4294967295, part=7, addr=0xcb5c1b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252904), 
Ready @ 253004 -   mf: uid=5199883, sid4294967295:w4294967295, part=7, addr=0xcb5c1b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252908), 
Ready @ 253015 -   mf: uid=5199879, sid4294967295:w4294967295, part=7, addr=0xcd356780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252919), 
Ready @ 253020 -   mf: uid=5199890, sid4294967295:w4294967295, part=7, addr=0xcb5bd300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252924), 
Ready @ 253031 -   mf: uid=5199889, sid4294967295:w4294967295, part=7, addr=0xcd37fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252935), 
Ready @ 253032 -   mf: uid=5199910, sid4294967295:w4294967295, part=7, addr=0xcd37fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252936), 
Ready @ 253034 -   mf: uid=5199903, sid4294967295:w4294967295, part=7, addr=0xcd350780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252938), 
Ready @ 253045 -   mf: uid=5199939, sid4294967295:w4294967295, part=7, addr=0xcd350700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252949), 
Ready @ 253056 -   mf: uid=5199933, sid4294967295:w4294967295, part=7, addr=0xcb5f8780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252960), 
Ready @ 253060 -   mf: uid=5199962, sid4294967295:w4294967295, part=7, addr=0xcd37bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252964), 
Ready @ 253068 -   mf: uid=5199963, sid4294967295:w4294967295, part=7, addr=0xcd37ef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252972), 
Ready @ 253073 -   mf: uid=5199972, sid4294967295:w4294967295, part=7, addr=0xcd37ef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252977), 
Ready @ 253081 -   mf: uid=5199973, sid4294967295:w4294967295, part=7, addr=0xcd361b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252985), 
Ready @ 253092 -   mf: uid=5199984, sid4294967295:w4294967295, part=7, addr=0xcd361b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252996), 
Ready @ 253093 -   mf: uid=5199985, sid4294967295:w4294967295, part=7, addr=0xcd37e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252997), 
Ready @ 253102 -   mf: uid=5200023, sid4294967295:w4294967295, part=7, addr=0xcd353700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253006), 
Ready @ 253104 -   mf: uid=5200024, sid4294967295:w4294967295, part=7, addr=0xcd352b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253008), 
Ready @ 253107 -   mf: uid=5200133, sid4294967295:w4294967295, part=7, addr=0xcb5f9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253011), 
Ready @ 253117 -   mf: uid=5200092, sid4294967295:w4294967295, part=7, addr=0xcb5f9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253021), 
Ready @ 253118 -   mf: uid=5200212, sid4294967295:w4294967295, part=7, addr=0xcd354f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253022), 
Ready @ 253129 -   mf: uid=5200232, sid4294967295:w4294967295, part=7, addr=0xcd374780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253033), 
Ready @ 253131 -   mf: uid=5200314, sid4294967295:w4294967295, part=7, addr=0xcd374700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253035), 
Ready @ 253138 -   mf: uid=5200296, sid4294967295:w4294967295, part=7, addr=0xcb600b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253042), 
Ready @ 253146 -   mf: uid=5200470, sid4294967295:w4294967295, part=7, addr=0xcd351300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253050), 
Ready @ 253151 -   mf: uid=5200386, sid4294967295:w4294967295, part=7, addr=0xcb5ff380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253055), 
Ready @ 253152 -   mf: uid=5200553, sid4294967295:w4294967295, part=7, addr=0xcb5fab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253056), 
Ready @ 253154 -   mf: uid=5200542, sid4294967295:w4294967295, part=7, addr=0xcd351380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253058), 
Ready @ 253162 -   mf: uid=5201044, sid4294967295:w4294967295, part=7, addr=0xcd357f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253066), 
Ready @ 253166 -   mf: uid=5200588, sid4294967295:w4294967295, part=7, addr=0xcd354f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253070), 
Ready @ 253168 -   mf: uid=5201078, sid4294967295:w4294967295, part=7, addr=0xcd358b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253072), 
Ready @ 253179 -   mf: uid=5200643, sid4294967295:w4294967295, part=7, addr=0xcd37bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253083), 
Ready @ 253180 -   mf: uid=5201091, sid4294967295:w4294967295, part=7, addr=0xcb5c0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253084), 
Ready @ 253191 -   mf: uid=5200726, sid4294967295:w4294967295, part=7, addr=0xcd375f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253095), 
Ready @ 253202 -   mf: uid=5201108, sid4294967295:w4294967295, part=7, addr=0xcb5ff300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253106), 
Ready @ 253213 -   mf: uid=5201185, sid4294967295:w4294967295, part=7, addr=0xcb5c0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253117), 
Ready @ 253224 -   mf: uid=5201169, sid4294967295:w4294967295, part=7, addr=0xcd355b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253128), 
Ready @ 253235 -   mf: uid=5201246, sid4294967295:w4294967295, part=7, addr=0xcd35af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253139), 
Ready @ 253246 -   mf: uid=5201245, sid4294967295:w4294967295, part=7, addr=0xcd352b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253150), 
Ready @ 253258 -   mf: uid=5201311, sid4294967295:w4294967295, part=7, addr=0xcd358b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253162), 
Ready @ 253266 -   mf: uid=5201337, sid4294967295:w4294967295, part=7, addr=0xcd37a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253170), 
Ready @ 253271 -   mf: uid=5201419, sid4294967295:w4294967295, part=7, addr=0xcd37a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253175), 
Ready @ 253285 -   mf: uid=5201418, sid4294967295:w4294967295, part=7, addr=0xcd359700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492511 n_act=2513 n_pre=2497 n_ref_event=0 n_req=38085 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152066 bw_util=0.9368
n_activity=608615 dram_eff=0.9994
bk0: 0a 229601i bk1: 0a 224054i bk2: 0a 213195i bk3: 0a 209890i bk4: 0a 237965i bk5: 0a 228262i bk6: 0a 207784i bk7: 0a 200044i bk8: 0a 235780i bk9: 0a 227380i bk10: 0a 206100i bk11: 0a 202178i bk12: 0a 234067i bk13: 0a 226260i bk14: 0a 204822i bk15: 0a 199363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933905
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.933905
Bank_Level_Parallism = 11.406034
Bank_Level_Parallism_Col = 11.232365
Bank_Level_Parallism_Ready = 8.233606
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.993930 

BW Util details:
bwutil = 0.936791 
total_CMD = 649306 
util_bw = 608261 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 40877 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 65 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492511 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152066 
n_act = 2513 
n_pre = 2497 
n_ref = 0 
n_req = 38085 
total_req = 152066 

Dual Bus Interface Util: 
issued_total_row = 5010 
issued_total_col = 152066 
Row_Bus_Util =  0.007716 
CoL_Bus_Util = 0.234198 
Either_Row_CoL_Bus_Util = 0.241481 
Issued_on_Two_Bus_Simul_Util = 0.000433 
issued_two_Eff = 0.001792 
queue_avg = 59.595123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5951
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 47): 
Ready @ 253007 -   mf: uid=5199783, sid4294967295:w4294967295, part=8, addr=0xcb5bec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252911), 
Ready @ 253009 -   mf: uid=5199786, sid4294967295:w4294967295, part=8, addr=0xcb5bec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252913), 
Ready @ 253020 -   mf: uid=5199790, sid4294967295:w4294967295, part=8, addr=0xcd37d800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252924), 
Ready @ 253021 -   mf: uid=5199794, sid4294967295:w4294967295, part=8, addr=0xcd357480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252925), 
Ready @ 253032 -   mf: uid=5199803, sid4294967295:w4294967295, part=8, addr=0xcd357400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252936), 
Ready @ 253034 -   mf: uid=5199817, sid4294967295:w4294967295, part=8, addr=0xcb5c1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252938), 
Ready @ 253045 -   mf: uid=5199816, sid4294967295:w4294967295, part=8, addr=0xcb5fb800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252949), 
Ready @ 253046 -   mf: uid=5199827, sid4294967295:w4294967295, part=8, addr=0xcd37d880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252950), 
Ready @ 253048 -   mf: uid=5199830, sid4294967295:w4294967295, part=8, addr=0xcb5c1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252952), 
Ready @ 253059 -   mf: uid=5199844, sid4294967295:w4294967295, part=8, addr=0xcd37a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252963), 
Ready @ 253060 -   mf: uid=5199849, sid4294967295:w4294967295, part=8, addr=0xcb5bf800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252964), 
Ready @ 253073 -   mf: uid=5199852, sid4294967295:w4294967295, part=8, addr=0xcb5c0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252977), 
Ready @ 253074 -   mf: uid=5199860, sid4294967295:w4294967295, part=8, addr=0xcb5ff400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252978), 
Ready @ 253085 -   mf: uid=5199865, sid4294967295:w4294967295, part=8, addr=0xcb5fb880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252989), 
Ready @ 253087 -   mf: uid=5199872, sid4294967295:w4294967295, part=8, addr=0xcb5fe800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252991), 
Ready @ 253095 -   mf: uid=5199875, sid4294967295:w4294967295, part=8, addr=0xcb5c1c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252999), 
Ready @ 253096 -   mf: uid=5199884, sid4294967295:w4294967295, part=8, addr=0xcb5c1c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253000), 
Ready @ 253098 -   mf: uid=5199892, sid4294967295:w4294967295, part=8, addr=0xcb5fe880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253002), 
Ready @ 253099 -   mf: uid=5199891, sid4294967295:w4294967295, part=8, addr=0xcb5fa000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253003), 
Ready @ 253110 -   mf: uid=5199911, sid4294967295:w4294967295, part=8, addr=0xcd356880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253014), 
Ready @ 253123 -   mf: uid=5199904, sid4294967295:w4294967295, part=8, addr=0xcb5c0400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253027), 
Ready @ 253124 -   mf: uid=5199953, sid4294967295:w4294967295, part=8, addr=0xcd375480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253028), 
Ready @ 253126 -   mf: uid=5199952, sid4294967295:w4294967295, part=8, addr=0xcd37cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253030), 
Ready @ 253137 -   mf: uid=5199965, sid4294967295:w4294967295, part=8, addr=0xcd352c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253041), 
Ready @ 253138 -   mf: uid=5199971, sid4294967295:w4294967295, part=8, addr=0xcd350800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253042), 
Ready @ 253149 -   mf: uid=5200008, sid4294967295:w4294967295, part=8, addr=0xcd37cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253053), 
Ready @ 253160 -   mf: uid=5200178, sid4294967295:w4294967295, part=8, addr=0xcd352c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253064), 
Ready @ 253171 -   mf: uid=5200315, sid4294967295:w4294967295, part=8, addr=0xcb5bf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253075), 
Ready @ 253182 -   mf: uid=5200528, sid4294967295:w4294967295, part=8, addr=0xcd375400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253086), 
Ready @ 253193 -   mf: uid=5200644, sid4294967295:w4294967295, part=8, addr=0xcb5fa080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253097), 
Ready @ 253204 -   mf: uid=5200900, sid4294967295:w4294967295, part=8, addr=0xcd361c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253108), 
Ready @ 253215 -   mf: uid=5200953, sid4294967295:w4294967295, part=8, addr=0xcd37f080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253119), 
Ready @ 253227 -   mf: uid=5201006, sid4294967295:w4294967295, part=8, addr=0xcd37f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253131), 
Ready @ 253238 -   mf: uid=5201056, sid4294967295:w4294967295, part=8, addr=0xcd37e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253142), 
Ready @ 253240 -   mf: uid=5201045, sid4294967295:w4294967295, part=8, addr=0xcd37fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253144), 
Ready @ 253251 -   mf: uid=5201097, sid4294967295:w4294967295, part=8, addr=0xcd37fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253155), 
Ready @ 253252 -   mf: uid=5201092, sid4294967295:w4294967295, part=8, addr=0xcd35b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253156), 
Ready @ 253263 -   mf: uid=5201148, sid4294967295:w4294967295, part=8, addr=0xcd35a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253167), 
Ready @ 253265 -   mf: uid=5201109, sid4294967295:w4294967295, part=8, addr=0xcb601800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253169), 
Ready @ 253266 -   mf: uid=5201248, sid4294967295:w4294967295, part=8, addr=0xcb600c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253170), 
Ready @ 253268 -   mf: uid=5201247, sid4294967295:w4294967295, part=8, addr=0xcd351400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253172), 
Ready @ 253279 -   mf: uid=5201338, sid4294967295:w4294967295, part=8, addr=0xcd37c080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253183), 
Ready @ 253280 -   mf: uid=5201312, sid4294967295:w4294967295, part=8, addr=0xcb600c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253184), 
Ready @ 253282 -   mf: uid=5201569, sid4294967295:w4294967295, part=8, addr=0xcb5ff480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253186), 
Ready @ 253283 -   mf: uid=5201537, sid4294967295:w4294967295, part=8, addr=0xcd37c000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253187), 
Ready @ 253285 -   mf: uid=5202435, sid4294967295:w4294967295, part=8, addr=0xcd35b080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
Ready @ 253285 -   mf: uid=5202508, sid4294967295:w4294967295, part=8, addr=0xcd358c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492490 n_act=2502 n_pre=2487 n_ref_event=0 n_req=38090 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152069 bw_util=0.9368
n_activity=608677 dram_eff=0.9993
bk0: 0a 232086i bk1: 0a 223508i bk2: 0a 208729i bk3: 0a 201705i bk4: 0a 239380i bk5: 0a 222472i bk6: 0a 202389i bk7: 0a 201935i bk8: 0a 237198i bk9: 0a 229408i bk10: 0a 206192i bk11: 0a 202858i bk12: 0a 234791i bk13: 0a 227031i bk14: 0a 203743i bk15: 0a 199296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934177
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934177
Bank_Level_Parallism = 11.427820
Bank_Level_Parallism_Col = 11.254927
Bank_Level_Parallism_Ready = 8.251120
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994474 

BW Util details:
bwutil = 0.936809 
total_CMD = 649306 
util_bw = 608273 
Wasted_Col = 190 
Wasted_Row = 24 
Idle = 40819 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 97 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492490 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152069 
n_act = 2502 
n_pre = 2487 
n_ref = 0 
n_req = 38090 
total_req = 152069 

Dual Bus Interface Util: 
issued_total_row = 4989 
issued_total_col = 152069 
Row_Bus_Util =  0.007684 
CoL_Bus_Util = 0.234202 
Either_Row_CoL_Bus_Util = 0.241513 
Issued_on_Two_Bus_Simul_Util = 0.000373 
issued_two_Eff = 0.001543 
queue_avg = 59.584393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 253094 -   mf: uid=5200511, sid4294967295:w4294967295, part=9, addr=0xcd361d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252998), 
Ready @ 253104 -   mf: uid=5200409, sid4294967295:w4294967295, part=9, addr=0xcb5be100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253008), 
Ready @ 253106 -   mf: uid=5200565, sid4294967295:w4294967295, part=9, addr=0xcb5be180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253010), 
Ready @ 253117 -   mf: uid=5200529, sid4294967295:w4294967295, part=9, addr=0xcb5bf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253021), 
Ready @ 253118 -   mf: uid=5200632, sid4294967295:w4294967295, part=9, addr=0xcb5bf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253022), 
Ready @ 253129 -   mf: uid=5200631, sid4294967295:w4294967295, part=9, addr=0xcb5bed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253033), 
Ready @ 253131 -   mf: uid=5200755, sid4294967295:w4294967295, part=9, addr=0xcb5bed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253035), 
Ready @ 253137 -   mf: uid=5200697, sid4294967295:w4294967295, part=9, addr=0xcb5c1100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253041), 
Ready @ 253148 -   mf: uid=5200824, sid4294967295:w4294967295, part=9, addr=0xcb5c1180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253052), 
Ready @ 253150 -   mf: uid=5200796, sid4294967295:w4294967295, part=9, addr=0xcd37a900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253054), 
Ready @ 253161 -   mf: uid=5200913, sid4294967295:w4294967295, part=9, addr=0xcd37a980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253065), 
Ready @ 253162 -   mf: uid=5200868, sid4294967295:w4294967295, part=9, addr=0xcb5fe900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253066), 
Ready @ 253175 -   mf: uid=5200954, sid4294967295:w4294967295, part=9, addr=0xcd357580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253079), 
Ready @ 253186 -   mf: uid=5200912, sid4294967295:w4294967295, part=9, addr=0xcd375500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253090), 
Ready @ 253198 -   mf: uid=5200984, sid4294967295:w4294967295, part=9, addr=0xcd375580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253102), 
Ready @ 253200 -   mf: uid=5200969, sid4294967295:w4294967295, part=9, addr=0xcb5c0500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253104), 
Ready @ 253211 -   mf: uid=5201046, sid4294967295:w4294967295, part=9, addr=0xcb600180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253115), 
Ready @ 253212 -   mf: uid=5201065, sid4294967295:w4294967295, part=9, addr=0xcd37d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253116), 
Ready @ 253223 -   mf: uid=5201099, sid4294967295:w4294967295, part=9, addr=0xcd37d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253127), 
Ready @ 253234 -   mf: uid=5201101, sid4294967295:w4294967295, part=9, addr=0xcd37cd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253138), 
Ready @ 253245 -   mf: uid=5201124, sid4294967295:w4294967295, part=9, addr=0xcb5fe980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253149), 
Ready @ 253256 -   mf: uid=5201134, sid4294967295:w4294967295, part=9, addr=0xcd356900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253160), 
Ready @ 253260 -   mf: uid=5201175, sid4294967295:w4294967295, part=9, addr=0xcd359980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253164), 
Ready @ 253262 -   mf: uid=5201201, sid4294967295:w4294967295, part=9, addr=0xcb5c1d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253166), 
Ready @ 253273 -   mf: uid=5201363, sid4294967295:w4294967295, part=9, addr=0xcb5c1d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253177), 
Ready @ 253274 -   mf: uid=5201362, sid4294967295:w4294967295, part=9, addr=0xcb5fa100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253178), 
Ready @ 253285 -   mf: uid=5201814, sid4294967295:w4294967295, part=9, addr=0xcd356980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253189), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492532 n_act=2502 n_pre=2486 n_ref_event=0 n_req=38087 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152065 bw_util=0.9368
n_activity=608602 dram_eff=0.9994
bk0: 0a 242990i bk1: 0a 230645i bk2: 0a 211352i bk3: 0a 205820i bk4: 0a 241571i bk5: 0a 231948i bk6: 0a 205249i bk7: 0a 197426i bk8: 0a 232554i bk9: 0a 225635i bk10: 0a 205429i bk11: 0a 202125i bk12: 0a 238638i bk13: 0a 231535i bk14: 0a 210654i bk15: 0a 204033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934198
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.934198
Bank_Level_Parallism = 11.354386
Bank_Level_Parallism_Col = 11.184003
Bank_Level_Parallism_Ready = 8.195169
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994645 

BW Util details:
bwutil = 0.936785 
total_CMD = 649306 
util_bw = 608260 
Wasted_Col = 167 
Wasted_Row = 39 
Idle = 40840 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152065 
n_act = 2502 
n_pre = 2486 
n_ref = 0 
n_req = 38087 
total_req = 152065 

Dual Bus Interface Util: 
issued_total_row = 4988 
issued_total_col = 152065 
Row_Bus_Util =  0.007682 
CoL_Bus_Util = 0.234196 
Either_Row_CoL_Bus_Util = 0.241449 
Issued_on_Two_Bus_Simul_Util = 0.000430 
issued_two_Eff = 0.001780 
queue_avg = 59.590500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5905
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 253104 -   mf: uid=5199966, sid4294967295:w4294967295, part=10, addr=0xcb5c1280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253008), 
Ready @ 253115 -   mf: uid=5200134, sid4294967295:w4294967295, part=10, addr=0xcb5bfa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253019), 
Ready @ 253117 -   mf: uid=5199994, sid4294967295:w4294967295, part=10, addr=0xcd358280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253021), 
Ready @ 253129 -   mf: uid=5200233, sid4294967295:w4294967295, part=10, addr=0xcb5bee00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253033), 
Ready @ 253140 -   mf: uid=5200025, sid4294967295:w4294967295, part=10, addr=0xcd357680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253044), 
Ready @ 253142 -   mf: uid=5200428, sid4294967295:w4294967295, part=10, addr=0xcb5c1200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253046), 
Ready @ 253143 -   mf: uid=5200077, sid4294967295:w4294967295, part=10, addr=0xcd37fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253047), 
Ready @ 253154 -   mf: uid=5200566, sid4294967295:w4294967295, part=10, addr=0xcd37fe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253058), 
Ready @ 253165 -   mf: uid=5200159, sid4294967295:w4294967295, part=10, addr=0xcd37da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253069), 
Ready @ 253176 -   mf: uid=5200657, sid4294967295:w4294967295, part=10, addr=0xcd358200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253080), 
Ready @ 253177 -   mf: uid=5200264, sid4294967295:w4294967295, part=10, addr=0xcd37aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253081), 
Ready @ 253187 -   mf: uid=5200727, sid4294967295:w4294967295, part=10, addr=0xcd375600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253091), 
Ready @ 253189 -   mf: uid=5200554, sid4294967295:w4294967295, part=10, addr=0xcd361e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253093), 
Ready @ 253200 -   mf: uid=5200797, sid4294967295:w4294967295, part=10, addr=0xcd37aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253104), 
Ready @ 253201 -   mf: uid=5200671, sid4294967295:w4294967295, part=10, addr=0xcb5f8a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253105), 
Ready @ 253204 -   mf: uid=5200855, sid4294967295:w4294967295, part=10, addr=0xcd37da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253108), 
Ready @ 253215 -   mf: uid=5200961, sid4294967295:w4294967295, part=10, addr=0xcb5c1e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253119), 
Ready @ 253217 -   mf: uid=5201047, sid4294967295:w4294967295, part=10, addr=0xcb5fea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253121), 
Ready @ 253228 -   mf: uid=5201102, sid4294967295:w4294967295, part=10, addr=0xcd359a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253132), 
Ready @ 253229 -   mf: uid=5201202, sid4294967295:w4294967295, part=10, addr=0xcd356a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253133), 
Ready @ 253240 -   mf: uid=5201420, sid4294967295:w4294967295, part=10, addr=0xcb5fea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253144), 
Ready @ 253242 -   mf: uid=5201733, sid4294967295:w4294967295, part=10, addr=0xcb5c1e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253146), 
Ready @ 253245 -   mf: uid=5201765, sid4294967295:w4294967295, part=10, addr=0xcb5f9680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253149), 
Ready @ 253246 -   mf: uid=5202058, sid4294967295:w4294967295, part=10, addr=0xcb5f9600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253150), 
Ready @ 253248 -   mf: uid=5202059, sid4294967295:w4294967295, part=10, addr=0xcd356a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253152), 
Ready @ 253260 -   mf: uid=5202272, sid4294967295:w4294967295, part=10, addr=0xcb5fae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253164), 
Ready @ 253270 -   mf: uid=5202273, sid4294967295:w4294967295, part=10, addr=0xcb5fae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253174), 
Ready @ 253271 -   mf: uid=5202367, sid4294967295:w4294967295, part=10, addr=0xcb600200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253175), 
Ready @ 253282 -   mf: uid=5202394, sid4294967295:w4294967295, part=10, addr=0xcd35be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253186), 
Ready @ 253284 -   mf: uid=5202477, sid4294967295:w4294967295, part=10, addr=0xcb601a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253188), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492562 n_act=2471 n_pre=2455 n_ref_event=0 n_req=38091 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152068 bw_util=0.9368
n_activity=608548 dram_eff=0.9995
bk0: 0a 233438i bk1: 0a 224842i bk2: 0a 209039i bk3: 0a 204900i bk4: 0a 243230i bk5: 0a 231872i bk6: 0a 205625i bk7: 0a 203131i bk8: 0a 242733i bk9: 0a 230526i bk10: 0a 210629i bk11: 0a 208030i bk12: 0a 239434i bk13: 0a 226559i bk14: 0a 204508i bk15: 0a 198864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935020
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.935020
Bank_Level_Parallism = 11.356575
Bank_Level_Parallism_Col = 11.188519
Bank_Level_Parallism_Ready = 8.196636
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994602 

BW Util details:
bwutil = 0.936803 
total_CMD = 649306 
util_bw = 608272 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 40900 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152068 
n_act = 2471 
n_pre = 2455 
n_ref = 0 
n_req = 38091 
total_req = 152068 

Dual Bus Interface Util: 
issued_total_row = 4926 
issued_total_col = 152068 
Row_Bus_Util =  0.007587 
CoL_Bus_Util = 0.234201 
Either_Row_CoL_Bus_Util = 0.241402 
Issued_on_Two_Bus_Simul_Util = 0.000385 
issued_two_Eff = 0.001595 
queue_avg = 59.573292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5733
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 56): 
Ready @ 252908 -   mf: uid=5198859, sid4294967295:w4294967295, part=11, addr=0xcb5bd700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252812), 
Ready @ 252919 -   mf: uid=5199775, sid4294967295:w4294967295, part=11, addr=0xcb5bef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252823), 
Ready @ 252930 -   mf: uid=5199753, sid4294967295:w4294967295, part=11, addr=0xcb5bef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252834), 
Ready @ 252932 -   mf: uid=5199814, sid4294967295:w4294967295, part=11, addr=0xcd357780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252836), 
Ready @ 252939 -   mf: uid=5199764, sid4294967295:w4294967295, part=11, addr=0xcb5c0700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252843), 
Ready @ 252941 -   mf: uid=5199824, sid4294967295:w4294967295, part=11, addr=0xcb5bfb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252845), 
Ready @ 252952 -   mf: uid=5199810, sid4294967295:w4294967295, part=11, addr=0xcd357700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252856), 
Ready @ 252963 -   mf: uid=5199835, sid4294967295:w4294967295, part=11, addr=0xcd358380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252867), 
Ready @ 252975 -   mf: uid=5199821, sid4294967295:w4294967295, part=11, addr=0xcb5bfb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252879), 
Ready @ 252986 -   mf: uid=5199841, sid4294967295:w4294967295, part=11, addr=0xcd37db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252890), 
Ready @ 252987 -   mf: uid=5199832, sid4294967295:w4294967295, part=11, addr=0xcd358300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252891), 
Ready @ 252988 -   mf: uid=5199856, sid4294967295:w4294967295, part=11, addr=0xcb5ff780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252892), 
Ready @ 252999 -   mf: uid=5199839, sid4294967295:w4294967295, part=11, addr=0xcd37db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252903), 
Ready @ 253000 -   mf: uid=5199867, sid4294967295:w4294967295, part=11, addr=0xcd358f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252904), 
Ready @ 253011 -   mf: uid=5199855, sid4294967295:w4294967295, part=11, addr=0xcd358f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252915), 
Ready @ 253013 -   mf: uid=5199876, sid4294967295:w4294967295, part=11, addr=0xcd37ff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252917), 
Ready @ 253025 -   mf: uid=5199866, sid4294967295:w4294967295, part=11, addr=0xcb5ff700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252929), 
Ready @ 253027 -   mf: uid=5199893, sid4294967295:w4294967295, part=11, addr=0xcd361f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252931), 
Ready @ 253033 -   mf: uid=5199881, sid4294967295:w4294967295, part=11, addr=0xcd361f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252937), 
Ready @ 253035 -   mf: uid=5199926, sid4294967295:w4294967295, part=11, addr=0xcb5c1380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252939), 
Ready @ 253046 -   mf: uid=5199888, sid4294967295:w4294967295, part=11, addr=0xcb5c1300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252950), 
Ready @ 253049 -   mf: uid=5199954, sid4294967295:w4294967295, part=11, addr=0xcd359b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252953), 
Ready @ 253060 -   mf: uid=5199900, sid4294967295:w4294967295, part=11, addr=0xcb5fbb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252964), 
Ready @ 253064 -   mf: uid=5199968, sid4294967295:w4294967295, part=11, addr=0xcd37c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252968), 
Ready @ 253075 -   mf: uid=5199919, sid4294967295:w4294967295, part=11, addr=0xcb5feb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252979), 
Ready @ 253077 -   mf: uid=5199979, sid4294967295:w4294967295, part=11, addr=0xcb5fbb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252981), 
Ready @ 253078 -   mf: uid=5199967, sid4294967295:w4294967295, part=11, addr=0xcd374b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252982), 
Ready @ 253089 -   mf: uid=5199996, sid4294967295:w4294967295, part=11, addr=0xcb5feb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (252993), 
Ready @ 253100 -   mf: uid=5199978, sid4294967295:w4294967295, part=11, addr=0xcd359b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253004), 
Ready @ 253111 -   mf: uid=5200026, sid4294967295:w4294967295, part=11, addr=0xcb5c1f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253015), 
Ready @ 253122 -   mf: uid=5199995, sid4294967295:w4294967295, part=11, addr=0xcb5faf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253026), 
Ready @ 253133 -   mf: uid=5200078, sid4294967295:w4294967295, part=11, addr=0xcd374b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253037), 
Ready @ 253144 -   mf: uid=5200038, sid4294967295:w4294967295, part=11, addr=0xcb5c1f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253048), 
Ready @ 253156 -   mf: uid=5200160, sid4294967295:w4294967295, part=11, addr=0xcb5faf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253060), 
Ready @ 253159 -   mf: uid=5200093, sid4294967295:w4294967295, part=11, addr=0xcd37ff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253063), 
Ready @ 253167 -   mf: uid=5200298, sid4294967295:w4294967295, part=11, addr=0xcb5be380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253071), 
Ready @ 253172 -   mf: uid=5200234, sid4294967295:w4294967295, part=11, addr=0xcb601b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253076), 
Ready @ 253180 -   mf: uid=5200429, sid4294967295:w4294967295, part=11, addr=0xcd352f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253084), 
Ready @ 253184 -   mf: uid=5200297, sid4294967295:w4294967295, part=11, addr=0xcb600300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253088), 
Ready @ 253192 -   mf: uid=5200543, sid4294967295:w4294967295, part=11, addr=0xcb5f8b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253096), 
Ready @ 253200 -   mf: uid=5200387, sid4294967295:w4294967295, part=11, addr=0xcd353b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253104), 
Ready @ 253205 -   mf: uid=5200589, sid4294967295:w4294967295, part=11, addr=0xcd353b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253109), 
Ready @ 253206 -   mf: uid=5200491, sid4294967295:w4294967295, part=11, addr=0xcb5be300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253110), 
Ready @ 253208 -   mf: uid=5200684, sid4294967295:w4294967295, part=11, addr=0xcd37e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253112), 
Ready @ 253209 -   mf: uid=5200812, sid4294967295:w4294967295, part=11, addr=0xcb5f8b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253113), 
Ready @ 253211 -   mf: uid=5200914, sid4294967295:w4294967295, part=11, addr=0xcb600380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253115), 
Ready @ 253212 -   mf: uid=5201014, sid4294967295:w4294967295, part=11, addr=0xcd37f300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253116), 
Ready @ 253214 -   mf: uid=5201094, sid4294967295:w4294967295, part=11, addr=0xcd37f380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253118), 
Ready @ 253225 -   mf: uid=5201093, sid4294967295:w4294967295, part=11, addr=0xcd376f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253129), 
Ready @ 253236 -   mf: uid=5201135, sid4294967295:w4294967295, part=11, addr=0xcb600f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253140), 
Ready @ 253247 -   mf: uid=5201158, sid4294967295:w4294967295, part=11, addr=0xcd37b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253151), 
Ready @ 253248 -   mf: uid=5201203, sid4294967295:w4294967295, part=11, addr=0xcd37b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253152), 
Ready @ 253259 -   mf: uid=5201815, sid4294967295:w4294967295, part=11, addr=0xcd355300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253163), 
Ready @ 253261 -   mf: uid=5201862, sid4294967295:w4294967295, part=11, addr=0xcd355380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253165), 
Ready @ 253272 -   mf: uid=5202079, sid4294967295:w4294967295, part=11, addr=0xcd350b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253176), 
Ready @ 253284 -   mf: uid=5202342, sid4294967295:w4294967295, part=11, addr=0xcd35bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (253188), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=649306 n_nop=492598 n_act=2458 n_pre=2442 n_ref_event=0 n_req=38086 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=152061 bw_util=0.9368
n_activity=608529 dram_eff=0.9995
bk0: 0a 236540i bk1: 0a 220891i bk2: 0a 211388i bk3: 0a 202447i bk4: 0a 248229i bk5: 0a 232830i bk6: 0a 206985i bk7: 0a 198849i bk8: 0a 243125i bk9: 0a 232333i bk10: 0a 207296i bk11: 0a 200346i bk12: 0a 239507i bk13: 0a 231269i bk14: 0a 210522i bk15: 0a 201047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935353
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.935353
Bank_Level_Parallism = 11.346560
Bank_Level_Parallism_Col = 11.179517
Bank_Level_Parallism_Ready = 8.193131
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.994832 

BW Util details:
bwutil = 0.936760 
total_CMD = 649306 
util_bw = 608243 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 40914 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 649306 
n_nop = 492598 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 152061 
n_act = 2458 
n_pre = 2442 
n_ref = 0 
n_req = 38086 
total_req = 152061 

Dual Bus Interface Util: 
issued_total_row = 4900 
issued_total_col = 152061 
Row_Bus_Util =  0.007547 
CoL_Bus_Util = 0.234190 
Either_Row_CoL_Bus_Util = 0.241347 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.001614 
queue_avg = 59.579861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.5799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 80564, Miss = 80564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 80564, Miss = 80564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 80564, Miss = 80564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 80564, Miss = 80564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 80560, Miss = 80560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1933456
L2_total_cache_misses = 1933456
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1450092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1933456
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1933456
icnt_total_pkts_simt_to_mem=1933456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1933456
Req_Network_cycles = 253194
Req_Network_injected_packets_per_cycle =       7.6363 
Req_Network_conflicts_per_cycle =       2.4009
Req_Network_conflicts_per_cycle_util =       3.4158
Req_Bank_Level_Parallism =      10.8639
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.8076
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      10.6152

Reply_Network_injected_packets_num = 1933456
Reply_Network_cycles = 253194
Reply_Network_injected_packets_per_cycle =        7.6363
Reply_Network_conflicts_per_cycle =        3.9247
Reply_Network_conflicts_per_cycle_util =       4.0238
Reply_Bank_Level_Parallism =       7.8291
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.1520
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2545
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 16 sec (2176 sec)
gpgpu_simulation_rate = 60422 (inst/sec)
gpgpu_simulation_rate = 116 (cycle/sec)
gpgpu_silicon_slowdown = 11767241x
Setup global barrier, max_blocks=1
Finding mst...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc10ec04c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec020..

GPGPU-Sim PTX: cudaLaunch for 0x0x56224f4618f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: reconvergence points for _Z5dinitiPjS_S_PbS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x360 (mst_topo.1.sm_75.ptx:279) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x400 (mst_topo.1.sm_75.ptx:302) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z5dinitiPjS_S_PbS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'.
GPGPU-Sim PTX: pushing kernel '_Z5dinitiPjS_S_PbS_' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
Destroy streams for kernel 2: size 0
kernel_name = _Z5dinitiPjS_S_PbS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 538367
gpu_sim_insn = 239751004
gpu_ipc =     445.3300
gpu_tot_sim_cycle = 791561
gpu_tot_sim_insn = 371230478
gpu_tot_ipc =     468.9853
gpu_tot_issued_cta = 37764
gpu_occupancy = 97.4981% 
gpu_tot_occupancy = 93.9566% 
max_total_param_size = 0
gpu_stall_dramfull = 10276903
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6316
partiton_level_parallism_total  =       7.6331
partiton_level_parallism_util =       7.7661
partiton_level_parallism_util_total  =       8.4483
L2_BW  =     333.3477 GB/Sec
L2_BW_total  =     333.4130 GB/Sec
gpu_total_sim_rate=57626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 199544, Miss = 199544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264254
	L1D_cache_core[1]: Access = 203232, Miss = 203232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266740
	L1D_cache_core[2]: Access = 200536, Miss = 200536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 261552
	L1D_cache_core[3]: Access = 201072, Miss = 201072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 263851
	L1D_cache_core[4]: Access = 201872, Miss = 201872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264562
	L1D_cache_core[5]: Access = 204456, Miss = 204456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265623
	L1D_cache_core[6]: Access = 200376, Miss = 200376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265094
	L1D_cache_core[7]: Access = 197792, Miss = 197792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260772
	L1D_cache_core[8]: Access = 199848, Miss = 199848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264940
	L1D_cache_core[9]: Access = 204184, Miss = 204184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265629
	L1D_cache_core[10]: Access = 201600, Miss = 201600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264058
	L1D_cache_core[11]: Access = 203656, Miss = 203656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265736
	L1D_cache_core[12]: Access = 203384, Miss = 203384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265333
	L1D_cache_core[13]: Access = 205272, Miss = 205272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266157
	L1D_cache_core[14]: Access = 201736, Miss = 201736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264025
	L1D_cache_core[15]: Access = 199424, Miss = 199424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264599
	L1D_cache_core[16]: Access = 202144, Miss = 202144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266451
	L1D_cache_core[17]: Access = 202976, Miss = 202976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266122
	L1D_cache_core[18]: Access = 199152, Miss = 199152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 262835
	L1D_cache_core[19]: Access = 200240, Miss = 200240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 261875
	L1D_cache_core[20]: Access = 198472, Miss = 198472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 262284
	L1D_cache_core[21]: Access = 201378, Miss = 201378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 263866
	L1D_cache_core[22]: Access = 199560, Miss = 199560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264581
	L1D_cache_core[23]: Access = 205136, Miss = 205136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266614
	L1D_cache_core[24]: Access = 203248, Miss = 203248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265819
	L1D_cache_core[25]: Access = 199696, Miss = 199696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264232
	L1D_cache_core[26]: Access = 202824, Miss = 202824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265637
	L1D_cache_core[27]: Access = 200528, Miss = 200528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265741
	L1D_cache_core[28]: Access = 200648, Miss = 200648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 263235
	L1D_cache_core[29]: Access = 198064, Miss = 198064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260719
	L1D_total_cache_accesses = 6042050
	L1D_total_cache_misses = 6042050
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7932936
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1510513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7932936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4531537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6042050

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7932936
ctas_completed 37764, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
12394, 12394, 12394, 12394, 12394, 12394, 12394, 12394, 12554, 12554, 12554, 12554, 12554, 12554, 12554, 12554, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 12490, 
gpgpu_n_tot_thrd_icount = 386698176
gpgpu_n_tot_w_icount = 12084318
gpgpu_n_stall_shd_mem = 1467359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 6042050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 54136754
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69606912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1467359
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13000849	W0_Idle:63632643	W0_Scoreboard:4990854	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:27	W31:0	W32:12084291
single_issue_nums: WS0:3021093	WS1:3021093	WS2:3021066	WS3:3021066	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241682000 {40:6042050,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48336400 {8:6042050,}
maxmflatency = 2152 
max_icnt2mem_latency = 1810 
maxmrqlatency = 2768 
max_icnt2sh_latency = 384 
averagemflatency = 1278 
avg_icnt2mem_latency = 823 
avg_mrq_latency = 398 
avg_icnt2sh_latency = 19 
mrq_lat_table:206254 	3209 	3244 	26572 	36120 	82964 	140844 	206869 	318379 	318432 	140079 	432 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55769 	1215798 	715452 	4054644 	387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	228486 	721365 	965819 	64024 	1145585 	2916771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2443106 	1081014 	762707 	633827 	570980 	410947 	134186 	5283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	243 	12 	527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17506     17450     15537     15538     15976     16184     15851     15814     16084     15986     15795     15853     16722     16730     16412     16423 
dram[1]:     17458     17445     15535     15422     16183     16274     15911     15995     15991     16006     15813     15806     16725     16741     16443     16339 
dram[2]:     17467     17477     15412     15413     16320     16125     16000     15832     15976     15977     15793     15797     16737     16727     16423     16423 
dram[3]:     17475     17479     15414     15517     16111     16287     15838     16065     15940     15994     15801     15809     16743     16727     16434     16431 
dram[4]:     17483     17486     15520     15520     16218     16219     15998     16068     15929     15930     15831     15829     16731     16715     16432     16433 
dram[5]:     17480     17483     15523     15427     16216     16231     15983     15980     15940     15924     15828     15820     16720     16682     16423     16423 
dram[6]:     17511     17469     15413     15416     16225     16178     15966     15855     15985     15989     15819     15859     16685     16692     16445     16558 
dram[7]:     17471     17479     15422     15429     16213     16189     15969     15863     16026     15998     15803     15807     16696     16723     16394     16396 
dram[8]:     17483     17501     15428     15517     16194     16121     15812     15799     16114     16112     15824     15826     16726     16741     16400     16406 
dram[9]:     17500     17500     15419     15523     16215     16210     15837     15971     16122     16118     15822     15836     16738     16710     16430     16435 
dram[10]:     17509     17512     15524     15526     16208     15965     15940     15840     15966     16084     15835     15834     16715     16700     16430     16429 
dram[11]:     17511     17510     15523     15533     15984     16163     15849     15853     16071     15978     15842     15847     16717     16732     16415     16418 
average row accesses per activate:
dram[0]:  9.533909  9.503075 10.689321 10.991441  8.948956  8.980209 10.719054 11.171015  8.960511  8.814857 11.321637 11.540983  9.187426  9.188612 10.654745 10.863955 
dram[1]:  9.834605  9.865900 11.187228 11.454680  9.606476  9.350303 10.873060 11.336764  9.249400  9.360436 11.454142 11.840979  9.482252  9.733668 10.497290 10.525815 
dram[2]:  9.882353 10.061198 10.733983 11.090648  9.739899  9.607721 10.982906 11.203488  9.454657  9.407317 11.645113 11.877300  9.709273  9.672909 10.909859 10.893108 
dram[3]:  9.610697  9.811944 10.853521 11.154848  8.897347  8.897347 11.109510 11.141619  8.507167  8.620111 11.388235 11.438700  9.231228  9.101058 10.654745 10.524457 
dram[4]:  9.618159  9.695107 10.444445 11.100864  9.138625  8.804794 10.856339 11.218341  8.748300  8.582870 11.540983 11.272198  9.540641  9.434835 10.551771 10.817039 
dram[5]: 10.196570 10.057292 11.011429 11.073276  9.149467  9.052817 10.997147 11.092087  9.254196  9.389295 11.680242 11.489614  9.672909  9.732412 10.743412 10.863955 
dram[6]:  9.847134  9.928020 11.057389 11.025751  9.487085  9.440637 10.994294 11.266082  9.274038  9.365292 11.472592 11.627627  9.562963  9.694618 10.701657 10.657496 
dram[7]:  9.363636  9.283654 10.633103 10.731197  8.879171  8.867816 11.169565 11.251095  8.651345  8.809361 11.288630 11.472592  9.297719  9.433618 10.599179 10.701657 
dram[8]:  9.363636  9.452876 10.702778 10.977208  8.879171  8.668539 10.900990 11.154848  8.759364  8.573334 11.388235 11.305109  9.220238  9.343788 10.613699 11.084406 
dram[9]: 10.033766  9.900000 11.187228 11.299120  9.173603  9.229665 11.027182 11.202035  9.377886  9.401949 11.523809 11.645113  9.513514  9.585396 10.701657 10.973088 
dram[10]:  9.608209  9.835669 11.470238 11.347570  8.961673  9.099056 11.073276 11.286969  9.379101  9.134912 11.239477 11.523809  9.443902  9.478580 10.912676 10.958982 
dram[11]:  9.474265  9.406821 10.656984 10.988587  9.229665  9.207637 11.135839 11.350515  8.899654  8.818286 11.405007 11.558209  9.156029  9.232420 10.670799 10.926658 
average row locality = 1483398/146564 = 10.121162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:     30992     31000     30860     30860     30856     30856     30844     30836     30860     30856     30976     30976     30980     30984     30984     30984 
dram[1]:     30996     30992     30864     30868     30856     30856     30848     30848     30856     30852     30972     30976     30988     30992     30988     30988 
dram[2]:     30992     30988     30864     30868     30856     30860     30848     30848     30860     30856     30976     30976     30992     30992     30984     30980 
dram[3]:     30988     30984     30856     30856     30856     30856     30840     30840     30864     30868     30976     30976     30988     30988     30984     30984 
dram[4]:     30996     31000     30860     30856     30860     30856     30836     30836     30872     30864     30976     30976     30988     30984     30980     30980 
dram[5]:     30996     30996     30860     30860     30852     30852     30836     30840     30876     30876     30976     30976     30992     30992     30984     30984 
dram[6]:     30988     30980     30852     30852     30852     30852     30840     30844     30876     30880     30976     30976     30984     30984     30992     30992 
dram[7]:     30984     30980     30852     30856     30864     30864     30840     30844     30872     30868     30976     30976     30980     30980     30992     30992 
dram[8]:     30980     30984     30852     30852     30868     30864     30840     30836     30868     30868     30976     30976     30980     30984     30992     30992 
dram[9]:     30984     30980     30852     30852     30860     30864     30844     30844     30880     30876     30976     30976     30976     30980     30992     30988 
dram[10]:     30980     30984     30848     30852     30864     30864     30844     30844     30876     30876     30976     30976     30980     30976     30992     30992 
dram[11]:     30984     30984     30852     30852     30864     30864     30836     30836     30868     30868     30976     30976     30988     30984     30988     30988 
total dram writes = 5936664
bank skew: 31000/30836 = 1.01
chip skew: 494748/494704 = 1.00
average mf latency per bank:
dram[0]:       1392      1387      1398      1394      1397      1392      1398      1395      1397      1393      1390      1385      1392      1389      1390      1387
dram[1]:       1172      1181      1178      1187      1175      1184      1177      1186      1176      1187      1169      1178      1173      1183      1171      1180
dram[2]:       1240      1241      1247      1248      1243      1244      1245      1246      1245      1245      1236      1238      1241      1242      1239      1241
dram[3]:       1206      1200      1213      1206      1209      1204      1212      1207      1210      1203      1203      1197      1208      1201      1205      1199
dram[4]:       1094      1141      1100      1148      1097      1145      1098      1148      1097      1147      1092      1140      1095      1143      1093      1142
dram[5]:       1335      1330      1344      1338      1340      1333      1342      1337      1340      1334      1332      1325      1337      1332      1334      1329
dram[6]:       1388      1387      1395      1394      1391      1389      1395      1393      1391      1389      1383      1382      1389      1387      1385      1383
dram[7]:       1331      1337      1340      1346      1334      1339      1337      1345      1335      1342      1326      1332      1333      1341      1329      1334
dram[8]:       1369      1372      1376      1378      1371      1374      1376      1379      1371      1374      1364      1368      1370      1372      1364      1367
dram[9]:       1362      1367      1371      1377      1367      1373      1369      1374      1368      1373      1361      1365      1364      1370      1362      1368
dram[10]:       1356      1344      1363      1350      1359      1347      1361      1351      1360      1347      1353      1342      1357      1345      1354      1341
dram[11]:       1309      1322      1316      1328      1315      1325      1316      1328      1314      1325      1308      1319      1312      1324      1309      1319
maximum mf latency per bank:
dram[0]:       2074      2071      2072      2096      2075      2061      2078      2084      2037      2044      2078      2071      2067      2101      2026      2039
dram[1]:       1729      1725      1751      1709      1694      1696      1737      1731      1739      1704      1706      1720      1738      1729      1721      1715
dram[2]:       1856      1871      1844      1853      1831      1846      1867      1875      1846      1841      1827      1834      1848      1859      1838      1839
dram[3]:       1819      1819      1857      1859      1817      1871      1861      1846      1849      1835      1810      1841      1824      1861      1815      1871
dram[4]:       1684      1722      1676      1742      1691      1757      1678      1731      1683      1764      1685      1732      1654      1735      1690      1747
dram[5]:       1917      1937      1927      1930      1922      1937      1930      1934      1922      1913      1911      1902      1930      1940      1907      1909
dram[6]:       2009      2003      2010      1997      2074      2034      2006      2016      2048      1999      2024      2012      2020      2010      2081      2041
dram[7]:       2091      2043      2093      2068      2059      2036      2099      2084      2120      2068      2091      2046      2101      2095      2047      2030
dram[8]:       2093      2109      2094      2062      2148      2089      2085      2096      2104      2061      2144      2098      2108      2082      2152      2084
dram[9]:       2055      2060      2055      2056      2080      2059      2071      2071      2033      2026      2074      2067      2051      2058      2079      2038
dram[10]:       1982      1998      1998      2034      2025      1976      2001      2004      1991      1988      2023      1949      2002      2007      2025      1973
dram[11]:       1984      1987      2046      2064      2014      2016      2051      2071      2036      2054      1995      1984      2049      2066      2014      2030

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 791480 -   mf: uid=15035888, sid4294967295:w4294967295, part=0, addr=0xd5191400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791384), 
Ready @ 791491 -   mf: uid=15035891, sid4294967295:w4294967295, part=0, addr=0xd5195c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791395), 
Ready @ 791502 -   mf: uid=15035903, sid4294967295:w4294967295, part=0, addr=0xcf1ca400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791406), 
Ready @ 791513 -   mf: uid=15035932, sid4294967295:w4294967295, part=0, addr=0xcf1ca480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791417), 
Ready @ 791515 -   mf: uid=15035939, sid4294967295:w4294967295, part=0, addr=0xd0f28400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791419), 
Ready @ 791526 -   mf: uid=15035962, sid4294967295:w4294967295, part=0, addr=0xd0f28480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791430), 
Ready @ 791536 -   mf: uid=15035970, sid4294967295:w4294967295, part=0, addr=0xd0f29000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791440), 
Ready @ 791537 -   mf: uid=15035989, sid4294967295:w4294967295, part=0, addr=0xcf1a9480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791441), 
Ready @ 791537 -   mf: uid=15036001, sid4294967295:w4294967295, part=0, addr=0xd518fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791441), 
Ready @ 791538 -   mf: uid=15036013, sid4294967295:w4294967295, part=0, addr=0xd518fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791442), 
Ready @ 791543 -   mf: uid=15036029, sid4294967295:w4294967295, part=0, addr=0xcf1b2400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791447), 
Ready @ 791546 -   mf: uid=15036036, sid4294967295:w4294967295, part=0, addr=0xcf1b2480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791450), 
Ready @ 791550 -   mf: uid=15036052, sid4294967295:w4294967295, part=0, addr=0xd2cb3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791454), 
Ready @ 791551 -   mf: uid=15036059, sid4294967295:w4294967295, part=0, addr=0xcf1b6080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791455), 
Ready @ 791557 -   mf: uid=15036074, sid4294967295:w4294967295, part=0, addr=0xd519bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791461), 
Ready @ 791558 -   mf: uid=15036078, sid4294967295:w4294967295, part=0, addr=0xd519bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791462), 
Ready @ 791560 -   mf: uid=15036085, sid4294967295:w4294967295, part=0, addr=0xd5192000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791464), 
Ready @ 791561 -   mf: uid=15036101, sid4294967295:w4294967295, part=0, addr=0xd5192080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791465), 
Ready @ 791562 -   mf: uid=15036113, sid4294967295:w4294967295, part=0, addr=0xd0f27800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791466), 
Ready @ 791577 -   mf: uid=15036135, sid4294967295:w4294967295, part=0, addr=0xd0f27880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791481), 
Ready @ 791588 -   mf: uid=15036145, sid4294967295:w4294967295, part=0, addr=0xcf1b9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791492), 
Ready @ 791599 -   mf: uid=15036147, sid4294967295:w4294967295, part=0, addr=0xcf1b9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791503), 
Ready @ 791610 -   mf: uid=15036156, sid4294967295:w4294967295, part=0, addr=0xd5197400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791514), 
Ready @ 791621 -   mf: uid=15036170, sid4294967295:w4294967295, part=0, addr=0xd518f080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791525), 
Ready @ 791635 -   mf: uid=15036181, sid4294967295:w4294967295, part=0, addr=0xd518f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791539), 
Ready @ 791636 -   mf: uid=15036189, sid4294967295:w4294967295, part=0, addr=0xd5197480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791540), 
Ready @ 791647 -   mf: uid=15036208, sid4294967295:w4294967295, part=0, addr=0xcf1b1800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791551), 
Ready @ 791649 -   mf: uid=15036235, sid4294967295:w4294967295, part=0, addr=0xcf1b1880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791553), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513118 n_act=12393 n_pre=12377 n_ref_event=0 n_req=123676 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494426 bw_util=0.9743
n_activity=1978275 dram_eff=0.9997
bk0: 0a 756676i bk1: 0a 712832i bk2: 0a 738016i bk3: 0a 708422i bk4: 0a 758195i bk5: 0a 728941i bk6: 0a 746026i bk7: 0a 710112i bk8: 0a 763243i bk9: 0a 720124i bk10: 0a 736019i bk11: 0a 706068i bk12: 0a 779521i bk13: 0a 737391i bk14: 0a 727428i bk15: 0a 685559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899743
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899743
Bank_Level_Parallism = 10.558550
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.445485
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.974272 
total_CMD = 2029929 
util_bw = 1977701 
Wasted_Col = 354 
Wasted_Row = 24 
Idle = 51850 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 147 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 356 
rwq = 0 
CCDLc_limit_alone = 356 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494426 
n_act = 12393 
n_pre = 12377 
n_ref = 0 
n_req = 123676 
total_req = 494426 

Dual Bus Interface Util: 
issued_total_row = 24770 
issued_total_col = 494426 
Row_Bus_Util =  0.012202 
CoL_Bus_Util = 0.243568 
Either_Row_CoL_Bus_Util = 0.254596 
Issued_on_Two_Bus_Simul_Util = 0.001175 
issued_two_Eff = 0.004615 
queue_avg = 62.166557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 63): 
Ready @ 791289 -   mf: uid=15035521, sid4294967295:w4294967295, part=1, addr=0xd518fd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791193), 
Ready @ 791294 -   mf: uid=15035540, sid4294967295:w4294967295, part=1, addr=0xcf1b2580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791198), 
Ready @ 791301 -   mf: uid=15035545, sid4294967295:w4294967295, part=1, addr=0xcf1b2500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791205), 
Ready @ 791306 -   mf: uid=15035551, sid4294967295:w4294967295, part=1, addr=0xcf1b6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791210), 
Ready @ 791314 -   mf: uid=15035584, sid4294967295:w4294967295, part=1, addr=0xcf1ca500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791218), 
Ready @ 791326 -   mf: uid=15035592, sid4294967295:w4294967295, part=1, addr=0xcf1ba980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791230), 
Ready @ 791331 -   mf: uid=15035591, sid4294967295:w4294967295, part=1, addr=0xcf1ba900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791235), 
Ready @ 791339 -   mf: uid=15035604, sid4294967295:w4294967295, part=1, addr=0xd2cc4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791243), 
Ready @ 791339 -   mf: uid=15035613, sid4294967295:w4294967295, part=1, addr=0xd5192100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791243), 
Ready @ 791343 -   mf: uid=15035620, sid4294967295:w4294967295, part=1, addr=0xd5192180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791247), 
Ready @ 791345 -   mf: uid=15035627, sid4294967295:w4294967295, part=1, addr=0xcf1b9d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791249), 
Ready @ 791345 -   mf: uid=15035655, sid4294967295:w4294967295, part=1, addr=0xcf1b9d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791249), 
Ready @ 791348 -   mf: uid=15035647, sid4294967295:w4294967295, part=1, addr=0xd518f100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791252), 
Ready @ 791356 -   mf: uid=15035664, sid4294967295:w4294967295, part=1, addr=0xcf1b6180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791260), 
Ready @ 791356 -   mf: uid=15035680, sid4294967295:w4294967295, part=1, addr=0xcf1b6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791260), 
Ready @ 791357 -   mf: uid=15035697, sid4294967295:w4294967295, part=1, addr=0xd518f180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791261), 
Ready @ 791376 -   mf: uid=15035709, sid4294967295:w4294967295, part=1, addr=0xcf1b1900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791280), 
Ready @ 791381 -   mf: uid=15035721, sid4294967295:w4294967295, part=1, addr=0xcf1b1980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791285), 
Ready @ 791389 -   mf: uid=15035735, sid4294967295:w4294967295, part=1, addr=0xd5196900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791293), 
Ready @ 791393 -   mf: uid=15035744, sid4294967295:w4294967295, part=1, addr=0xd5196980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791297), 
Ready @ 791401 -   mf: uid=15035751, sid4294967295:w4294967295, part=1, addr=0xd34a8500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791305), 
Ready @ 791406 -   mf: uid=15035762, sid4294967295:w4294967295, part=1, addr=0xd34a8580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791310), 
Ready @ 791414 -   mf: uid=15035775, sid4294967295:w4294967295, part=1, addr=0xd0f27900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791318), 
Ready @ 791418 -   mf: uid=15035800, sid4294967295:w4294967295, part=1, addr=0xd0f27980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791322), 
Ready @ 791421 -   mf: uid=15035802, sid4294967295:w4294967295, part=1, addr=0xd5190900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791325), 
Ready @ 791426 -   mf: uid=15035814, sid4294967295:w4294967295, part=1, addr=0xd5190980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791330), 
Ready @ 791437 -   mf: uid=15035813, sid4294967295:w4294967295, part=1, addr=0xd5192d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791341), 
Ready @ 791439 -   mf: uid=15035826, sid4294967295:w4294967295, part=1, addr=0xd5192d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791343), 
Ready @ 791450 -   mf: uid=15035837, sid4294967295:w4294967295, part=1, addr=0xd0f26d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791354), 
Ready @ 791460 -   mf: uid=15035839, sid4294967295:w4294967295, part=1, addr=0xd0f26d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791364), 
Ready @ 791471 -   mf: uid=15035858, sid4294967295:w4294967295, part=1, addr=0xd518d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791375), 
Ready @ 791482 -   mf: uid=15035866, sid4294967295:w4294967295, part=1, addr=0xd518d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791386), 
Ready @ 791483 -   mf: uid=15035869, sid4294967295:w4294967295, part=1, addr=0xcf1b0100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791387), 
Ready @ 791493 -   mf: uid=15035896, sid4294967295:w4294967295, part=1, addr=0xcf1b0180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791397), 
Ready @ 791495 -   mf: uid=15035902, sid4294967295:w4294967295, part=1, addr=0xcf1b9100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791399), 
Ready @ 791495 -   mf: uid=15035919, sid4294967295:w4294967295, part=1, addr=0xd518e580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791399), 
Ready @ 791506 -   mf: uid=15035915, sid4294967295:w4294967295, part=1, addr=0xd518e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791410), 
Ready @ 791507 -   mf: uid=15035927, sid4294967295:w4294967295, part=1, addr=0xcf1b9180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791411), 
Ready @ 791518 -   mf: uid=15035945, sid4294967295:w4294967295, part=1, addr=0xcf1b0d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791422), 
Ready @ 791523 -   mf: uid=15035954, sid4294967295:w4294967295, part=1, addr=0xd5193980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791427), 
Ready @ 791531 -   mf: uid=15035981, sid4294967295:w4294967295, part=1, addr=0xd5193900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791435), 
Ready @ 791531 -   mf: uid=15035990, sid4294967295:w4294967295, part=1, addr=0xd0f38d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791435), 
Ready @ 791532 -   mf: uid=15036002, sid4294967295:w4294967295, part=1, addr=0xd0f38d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791436), 
Ready @ 791534 -   mf: uid=15036030, sid4294967295:w4294967295, part=1, addr=0xd0f26180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791438), 
Ready @ 791534 -   mf: uid=15036098, sid4294967295:w4294967295, part=1, addr=0xd519d500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791438), 
Ready @ 791545 -   mf: uid=15036068, sid4294967295:w4294967295, part=1, addr=0xd519d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791546 -   mf: uid=15036106, sid4294967295:w4294967295, part=1, addr=0xd0f26100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791450), 
Ready @ 791547 -   mf: uid=15036076, sid4294967295:w4294967295, part=1, addr=0xd518cd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791451), 
Ready @ 791548 -   mf: uid=15036111, sid4294967295:w4294967295, part=1, addr=0xd518cd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791452), 
Ready @ 791562 -   mf: uid=15036123, sid4294967295:w4294967295, part=1, addr=0xcf1b5580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791466), 
Ready @ 791562 -   mf: uid=15036122, sid4294967295:w4294967295, part=1, addr=0xcf1b5500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791466), 
Ready @ 791573 -   mf: uid=15036150, sid4294967295:w4294967295, part=1, addr=0xcf1b0d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791477), 
Ready @ 791574 -   mf: uid=15036169, sid4294967295:w4294967295, part=1, addr=0xd2cd3900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791478), 
Ready @ 791585 -   mf: uid=15036182, sid4294967295:w4294967295, part=1, addr=0xd2cd3980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791489), 
Ready @ 791587 -   mf: uid=15036179, sid4294967295:w4294967295, part=1, addr=0xcf1b3d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791491), 
Ready @ 791601 -   mf: uid=15036193, sid4294967295:w4294967295, part=1, addr=0xcf1b3d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791505), 
Ready @ 791609 -   mf: uid=15036191, sid4294967295:w4294967295, part=1, addr=0xd5194500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791513), 
Ready @ 791613 -   mf: uid=15036198, sid4294967295:w4294967295, part=1, addr=0xd2cccd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791517), 
Ready @ 791620 -   mf: uid=15036196, sid4294967295:w4294967295, part=1, addr=0xd2cccd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791524), 
Ready @ 791629 -   mf: uid=15036211, sid4294967295:w4294967295, part=1, addr=0xd5194580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791533), 
Ready @ 791632 -   mf: uid=15036209, sid4294967295:w4294967295, part=1, addr=0xd519bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791536), 
Ready @ 791640 -   mf: uid=15036216, sid4294967295:w4294967295, part=1, addr=0xd519bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791544), 
Ready @ 791648 -   mf: uid=15036215, sid4294967295:w4294967295, part=1, addr=0xd519a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791552), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513794 n_act=12023 n_pre=12007 n_ref_event=0 n_req=123685 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494454 bw_util=0.9743
n_activity=1978358 dram_eff=0.9997
bk0: 0a 770479i bk1: 0a 738624i bk2: 0a 749969i bk3: 0a 710705i bk4: 0a 785419i bk5: 0a 752411i bk6: 0a 744362i bk7: 0a 713625i bk8: 0a 774109i bk9: 0a 738814i bk10: 0a 740210i bk11: 0a 702168i bk12: 0a 777350i bk13: 0a 743409i bk14: 0a 725051i bk15: 0a 693300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902743
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.902743
Bank_Level_Parallism = 10.484640
Bank_Level_Parallism_Col = 10.192001
Bank_Level_Parallism_Ready = 7.401638
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.988898 

BW Util details:
bwutil = 0.974328 
total_CMD = 2029929 
util_bw = 1977816 
Wasted_Col = 313 
Wasted_Row = 0 
Idle = 51800 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 105 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 337 
rwq = 0 
CCDLc_limit_alone = 337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494454 
n_act = 12023 
n_pre = 12007 
n_ref = 0 
n_req = 123685 
total_req = 494454 

Dual Bus Interface Util: 
issued_total_row = 24030 
issued_total_col = 494454 
Row_Bus_Util =  0.011838 
CoL_Bus_Util = 0.243582 
Either_Row_CoL_Bus_Util = 0.254263 
Issued_on_Two_Bus_Simul_Util = 0.001157 
issued_two_Eff = 0.004551 
queue_avg = 62.167068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 46): 
Ready @ 791367 -   mf: uid=15035685, sid4294967295:w4294967295, part=2, addr=0xd0f28680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791271), 
Ready @ 791368 -   mf: uid=15035715, sid4294967295:w4294967295, part=2, addr=0xd5191600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791272), 
Ready @ 791388 -   mf: uid=15035728, sid4294967295:w4294967295, part=2, addr=0xd2cb4280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791292), 
Ready @ 791390 -   mf: uid=15035730, sid4294967295:w4294967295, part=2, addr=0xcf1b2600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791294), 
Ready @ 791401 -   mf: uid=15035736, sid4294967295:w4294967295, part=2, addr=0xcf1b2680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791305), 
Ready @ 791402 -   mf: uid=15035765, sid4294967295:w4294967295, part=2, addr=0xd2cb4200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791306), 
Ready @ 791413 -   mf: uid=15035778, sid4294967295:w4294967295, part=2, addr=0xcf1b6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791317), 
Ready @ 791415 -   mf: uid=15035779, sid4294967295:w4294967295, part=2, addr=0xcf1b6e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791319), 
Ready @ 791426 -   mf: uid=15035818, sid4294967295:w4294967295, part=2, addr=0xd518fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791330), 
Ready @ 791437 -   mf: uid=15035831, sid4294967295:w4294967295, part=2, addr=0xcf1b6200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791341), 
Ready @ 791448 -   mf: uid=15035840, sid4294967295:w4294967295, part=2, addr=0xcf1baa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791352), 
Ready @ 791455 -   mf: uid=15035855, sid4294967295:w4294967295, part=2, addr=0xd518fe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791359), 
Ready @ 791463 -   mf: uid=15035850, sid4294967295:w4294967295, part=2, addr=0xd2cc4a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791367), 
Ready @ 791468 -   mf: uid=15035892, sid4294967295:w4294967295, part=2, addr=0xcf1baa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791372), 
Ready @ 791468 -   mf: uid=15035879, sid4294967295:w4294967295, part=2, addr=0xd5192280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791372), 
Ready @ 791469 -   mf: uid=15035899, sid4294967295:w4294967295, part=2, addr=0xd5192200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791373), 
Ready @ 791469 -   mf: uid=15035913, sid4294967295:w4294967295, part=2, addr=0xcf1b9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791373), 
Ready @ 791471 -   mf: uid=15035912, sid4294967295:w4294967295, part=2, addr=0xd2cc4a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791375), 
Ready @ 791482 -   mf: uid=15035925, sid4294967295:w4294967295, part=2, addr=0xcf1b6280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791386), 
Ready @ 791483 -   mf: uid=15035960, sid4294967295:w4294967295, part=2, addr=0xcf1b1a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791387), 
Ready @ 791494 -   mf: uid=15035950, sid4294967295:w4294967295, part=2, addr=0xcf1b1a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791398), 
Ready @ 791496 -   mf: uid=15035975, sid4294967295:w4294967295, part=2, addr=0xd5196a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791400), 
Ready @ 791496 -   mf: uid=15035971, sid4294967295:w4294967295, part=2, addr=0xd5196a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791400), 
Ready @ 791505 -   mf: uid=15035991, sid4294967295:w4294967295, part=2, addr=0xd34a8600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791409), 
Ready @ 791507 -   mf: uid=15035984, sid4294967295:w4294967295, part=2, addr=0xd34a8680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791411), 
Ready @ 791507 -   mf: uid=15036009, sid4294967295:w4294967295, part=2, addr=0xd0f27a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791411), 
Ready @ 791518 -   mf: uid=15036014, sid4294967295:w4294967295, part=2, addr=0xd0f27a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791422), 
Ready @ 791529 -   mf: uid=15036023, sid4294967295:w4294967295, part=2, addr=0xd518f200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791433), 
Ready @ 791540 -   mf: uid=15036025, sid4294967295:w4294967295, part=2, addr=0xd518f280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791444), 
Ready @ 791550 -   mf: uid=15036037, sid4294967295:w4294967295, part=2, addr=0xd5192e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791454), 
Ready @ 791561 -   mf: uid=15036042, sid4294967295:w4294967295, part=2, addr=0xd5192e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791465), 
Ready @ 791563 -   mf: uid=15036050, sid4294967295:w4294967295, part=2, addr=0xd0f26e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791467), 
Ready @ 791574 -   mf: uid=15036058, sid4294967295:w4294967295, part=2, addr=0xd0f26e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791478), 
Ready @ 791585 -   mf: uid=15036086, sid4294967295:w4294967295, part=2, addr=0xd518e600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791489), 
Ready @ 791596 -   mf: uid=15036102, sid4294967295:w4294967295, part=2, addr=0xd518e680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791500), 
Ready @ 791597 -   mf: uid=15036119, sid4294967295:w4294967295, part=2, addr=0xcf1b0200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791501), 
Ready @ 791608 -   mf: uid=15036138, sid4294967295:w4294967295, part=2, addr=0xcf1b0280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791512), 
Ready @ 791610 -   mf: uid=15036161, sid4294967295:w4294967295, part=2, addr=0xcf1b9200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791514), 
Ready @ 791614 -   mf: uid=15036177, sid4294967295:w4294967295, part=2, addr=0xcf1b9280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791518), 
Ready @ 791627 -   mf: uid=15036188, sid4294967295:w4294967295, part=2, addr=0xd5193a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791531), 
Ready @ 791630 -   mf: uid=15036206, sid4294967295:w4294967295, part=2, addr=0xcf1b0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791534), 
Ready @ 791641 -   mf: uid=15036222, sid4294967295:w4294967295, part=2, addr=0xd0f26200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791545), 
Ready @ 791643 -   mf: uid=15036223, sid4294967295:w4294967295, part=2, addr=0xd5193a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791547), 
Ready @ 791646 -   mf: uid=15036240, sid4294967295:w4294967295, part=2, addr=0xd519d600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791550), 
Ready @ 791650 -   mf: uid=15036237, sid4294967295:w4294967295, part=2, addr=0xd0f26280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791554), 
Ready @ 791652 -   mf: uid=15036246, sid4294967295:w4294967295, part=2, addr=0xd518ce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791556), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1514004 n_act=11921 n_pre=11905 n_ref_event=0 n_req=123685 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494457 bw_util=0.9743
n_activity=1978332 dram_eff=0.9997
bk0: 0a 782580i bk1: 0a 738678i bk2: 0a 754863i bk3: 0a 725245i bk4: 0a 801002i bk5: 0a 765535i bk6: 0a 750789i bk7: 0a 717733i bk8: 0a 781469i bk9: 0a 748709i bk10: 0a 753789i bk11: 0a 716416i bk12: 0a 797480i bk13: 0a 757781i bk14: 0a 742687i bk15: 0a 715366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903568
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.903568
Bank_Level_Parallism = 10.388672
Bank_Level_Parallism_Col = 10.098331
Bank_Level_Parallism_Ready = 7.331634
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989364 

BW Util details:
bwutil = 0.974334 
total_CMD = 2029929 
util_bw = 1977825 
Wasted_Col = 316 
Wasted_Row = 0 
Idle = 51788 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 97 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1514004 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494457 
n_act = 11921 
n_pre = 11905 
n_ref = 0 
n_req = 123685 
total_req = 494457 

Dual Bus Interface Util: 
issued_total_row = 23826 
issued_total_col = 494457 
Row_Bus_Util =  0.011737 
CoL_Bus_Util = 0.243583 
Either_Row_CoL_Bus_Util = 0.254159 
Issued_on_Two_Bus_Simul_Util = 0.001162 
issued_two_Eff = 0.004570 
queue_avg = 62.168800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1688
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 64): 
Ready @ 791263 -   mf: uid=15035505, sid4294967295:w4294967295, part=3, addr=0xd0f29380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791167), 
Ready @ 791276 -   mf: uid=15035514, sid4294967295:w4294967295, part=3, addr=0xcf1bab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791180), 
Ready @ 791277 -   mf: uid=15035524, sid4294967295:w4294967295, part=3, addr=0xcf1b6380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791181), 
Ready @ 791285 -   mf: uid=15035532, sid4294967295:w4294967295, part=3, addr=0xd519a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791189), 
Ready @ 791290 -   mf: uid=15035552, sid4294967295:w4294967295, part=3, addr=0xcf1aeb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791194), 
Ready @ 791297 -   mf: uid=15035556, sid4294967295:w4294967295, part=3, addr=0xcf1aeb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791201), 
Ready @ 791302 -   mf: uid=15035571, sid4294967295:w4294967295, part=3, addr=0xcf1b9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791206), 
Ready @ 791310 -   mf: uid=15035596, sid4294967295:w4294967295, part=3, addr=0xcf1b9300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791214), 
Ready @ 791315 -   mf: uid=15035622, sid4294967295:w4294967295, part=3, addr=0xd0f29f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791219), 
Ready @ 791316 -   mf: uid=15035634, sid4294967295:w4294967295, part=3, addr=0xd2cc4b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791220), 
Ready @ 791327 -   mf: uid=15035646, sid4294967295:w4294967295, part=3, addr=0xd5191780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791231), 
Ready @ 791329 -   mf: uid=15035667, sid4294967295:w4294967295, part=3, addr=0xd0f29f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791233), 
Ready @ 791340 -   mf: uid=15035693, sid4294967295:w4294967295, part=3, addr=0xd0f28780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791244), 
Ready @ 791341 -   mf: uid=15035692, sid4294967295:w4294967295, part=3, addr=0xd5191700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791245), 
Ready @ 791352 -   mf: uid=15035713, sid4294967295:w4294967295, part=3, addr=0xcf1adf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791256), 
Ready @ 791354 -   mf: uid=15035722, sid4294967295:w4294967295, part=3, addr=0xd0f28700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791258), 
Ready @ 791364 -   mf: uid=15035723, sid4294967295:w4294967295, part=3, addr=0xcf1b2780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791268), 
Ready @ 791366 -   mf: uid=15035738, sid4294967295:w4294967295, part=3, addr=0xcf1adf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791270), 
Ready @ 791377 -   mf: uid=15035745, sid4294967295:w4294967295, part=3, addr=0xd2cc4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791281), 
Ready @ 791379 -   mf: uid=15035756, sid4294967295:w4294967295, part=3, addr=0xcf1b2700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791283), 
Ready @ 791389 -   mf: uid=15035771, sid4294967295:w4294967295, part=3, addr=0xcf1b9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791293), 
Ready @ 791391 -   mf: uid=15035786, sid4294967295:w4294967295, part=3, addr=0xd2cb4300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791295), 
Ready @ 791402 -   mf: uid=15035776, sid4294967295:w4294967295, part=3, addr=0xd5195f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791306), 
Ready @ 791403 -   mf: uid=15035796, sid4294967295:w4294967295, part=3, addr=0xcf1b9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791307), 
Ready @ 791414 -   mf: uid=15035787, sid4294967295:w4294967295, part=3, addr=0xd2cb4380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791318), 
Ready @ 791415 -   mf: uid=15035806, sid4294967295:w4294967295, part=3, addr=0xd5195f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791319), 
Ready @ 791427 -   mf: uid=15035797, sid4294967295:w4294967295, part=3, addr=0xd5196b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791331), 
Ready @ 791428 -   mf: uid=15035819, sid4294967295:w4294967295, part=3, addr=0xd5196b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791332), 
Ready @ 791429 -   mf: uid=15035827, sid4294967295:w4294967295, part=3, addr=0xd0f27b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791333), 
Ready @ 791439 -   mf: uid=15035845, sid4294967295:w4294967295, part=3, addr=0xd5195300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791343), 
Ready @ 791450 -   mf: uid=15035841, sid4294967295:w4294967295, part=3, addr=0xd518f380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791354), 
Ready @ 791452 -   mf: uid=15035851, sid4294967295:w4294967295, part=3, addr=0xd0f27b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791356), 
Ready @ 791463 -   mf: uid=15035861, sid4294967295:w4294967295, part=3, addr=0xd5195380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791367), 
Ready @ 791464 -   mf: uid=15035874, sid4294967295:w4294967295, part=3, addr=0xd518f300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791368), 
Ready @ 791475 -   mf: uid=15035870, sid4294967295:w4294967295, part=3, addr=0xd5192380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791379), 
Ready @ 791488 -   mf: uid=15035900, sid4294967295:w4294967295, part=3, addr=0xd5192300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791392), 
Ready @ 791489 -   mf: uid=15035916, sid4294967295:w4294967295, part=3, addr=0xcf1b1b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791393), 
Ready @ 791500 -   mf: uid=15035921, sid4294967295:w4294967295, part=3, addr=0xcf1b1b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791404), 
Ready @ 791511 -   mf: uid=15035955, sid4294967295:w4294967295, part=3, addr=0xd0f26f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791415), 
Ready @ 791522 -   mf: uid=15035982, sid4294967295:w4294967295, part=3, addr=0xd0f26f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791426), 
Ready @ 791533 -   mf: uid=15035976, sid4294967295:w4294967295, part=3, addr=0xd518e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791437), 
Ready @ 791535 -   mf: uid=15036004, sid4294967295:w4294967295, part=3, addr=0xd518e700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791439), 
Ready @ 791545 -   mf: uid=15036015, sid4294967295:w4294967295, part=3, addr=0xcf1b0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791546 -   mf: uid=15036038, sid4294967295:w4294967295, part=3, addr=0xcf1b0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791450), 
Ready @ 791546 -   mf: uid=15036043, sid4294967295:w4294967295, part=3, addr=0xd5197780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791450), 
Ready @ 791549 -   mf: uid=15036060, sid4294967295:w4294967295, part=3, addr=0xd5192f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791453), 
Ready @ 791556 -   mf: uid=15036077, sid4294967295:w4294967295, part=3, addr=0xd5192f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791460), 
Ready @ 791561 -   mf: uid=15036083, sid4294967295:w4294967295, part=3, addr=0xd0f38f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791465), 
Ready @ 791569 -   mf: uid=15036089, sid4294967295:w4294967295, part=3, addr=0xd0f38f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791473), 
Ready @ 791574 -   mf: uid=15036099, sid4294967295:w4294967295, part=3, addr=0xd5197700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791478), 
Ready @ 791581 -   mf: uid=15036124, sid4294967295:w4294967295, part=3, addr=0xd0f26380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791485), 
Ready @ 791584 -   mf: uid=15036117, sid4294967295:w4294967295, part=3, addr=0xd34a8700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791488), 
Ready @ 791586 -   mf: uid=15036136, sid4294967295:w4294967295, part=3, addr=0xd34a8780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791490), 
Ready @ 791588 -   mf: uid=15036130, sid4294967295:w4294967295, part=3, addr=0xd0f26300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791492), 
Ready @ 791598 -   mf: uid=15036151, sid4294967295:w4294967295, part=3, addr=0xd519d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791502), 
Ready @ 791600 -   mf: uid=15036167, sid4294967295:w4294967295, part=3, addr=0xd519d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791504), 
Ready @ 791611 -   mf: uid=15036180, sid4294967295:w4294967295, part=3, addr=0xd518db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791515), 
Ready @ 791622 -   mf: uid=15036183, sid4294967295:w4294967295, part=3, addr=0xd518db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791526), 
Ready @ 791623 -   mf: uid=15036195, sid4294967295:w4294967295, part=3, addr=0xd518cf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791527), 
Ready @ 791624 -   mf: uid=15036199, sid4294967295:w4294967295, part=3, addr=0xd518cf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791528), 
Ready @ 791625 -   mf: uid=15036210, sid4294967295:w4294967295, part=3, addr=0xd2cccf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791529), 
Ready @ 791627 -   mf: uid=15036224, sid4294967295:w4294967295, part=3, addr=0xd2cccf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791531), 
Ready @ 791627 -   mf: uid=15036219, sid4294967295:w4294967295, part=3, addr=0xd5193b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791531), 
Ready @ 791651 -   mf: uid=15036247, sid4294967295:w4294967295, part=3, addr=0xd5193b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791555), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513050 n_act=12424 n_pre=12408 n_ref_event=0 n_req=123676 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494418 bw_util=0.9743
n_activity=1978345 dram_eff=0.9997
bk0: 0a 769855i bk1: 0a 727493i bk2: 0a 742919i bk3: 0a 704638i bk4: 0a 769340i bk5: 0a 734351i bk6: 0a 747405i bk7: 0a 716603i bk8: 0a 772384i bk9: 0a 738455i bk10: 0a 759793i bk11: 0a 729234i bk12: 0a 787323i bk13: 0a 746256i bk14: 0a 735636i bk15: 0a 698739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899492
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899492
Bank_Level_Parallism = 10.474851
Bank_Level_Parallism_Col = 10.173461
Bank_Level_Parallism_Ready = 7.384734
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.988079 

BW Util details:
bwutil = 0.974257 
total_CMD = 2029929 
util_bw = 1977670 
Wasted_Col = 420 
Wasted_Row = 43 
Idle = 51796 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 156 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513050 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494418 
n_act = 12424 
n_pre = 12408 
n_ref = 0 
n_req = 123676 
total_req = 494418 

Dual Bus Interface Util: 
issued_total_row = 24832 
issued_total_col = 494418 
Row_Bus_Util =  0.012233 
CoL_Bus_Util = 0.243564 
Either_Row_CoL_Bus_Util = 0.254629 
Issued_on_Two_Bus_Simul_Util = 0.001168 
issued_two_Eff = 0.004587 
queue_avg = 62.162670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1627
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 79): 
Ready @ 791196 -   mf: uid=15035335, sid4294967295:w4294967295, part=4, addr=0xd519a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791100), 
Ready @ 791196 -   mf: uid=15035345, sid4294967295:w4294967295, part=4, addr=0xd0f28800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791100), 
Ready @ 791197 -   mf: uid=15035359, sid4294967295:w4294967295, part=4, addr=0xcf1aec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791101), 
Ready @ 791209 -   mf: uid=15035386, sid4294967295:w4294967295, part=4, addr=0xcf1ae000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791113), 
Ready @ 791210 -   mf: uid=15035378, sid4294967295:w4294967295, part=4, addr=0xcf1b9480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791114), 
Ready @ 791221 -   mf: uid=15035394, sid4294967295:w4294967295, part=4, addr=0xcf1b2800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791125), 
Ready @ 791223 -   mf: uid=15035405, sid4294967295:w4294967295, part=4, addr=0xd0f2a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791127), 
Ready @ 791233 -   mf: uid=15035421, sid4294967295:w4294967295, part=4, addr=0xd2cc4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791137), 
Ready @ 791235 -   mf: uid=15035430, sid4294967295:w4294967295, part=4, addr=0xd0f38480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791139), 
Ready @ 791246 -   mf: uid=15035447, sid4294967295:w4294967295, part=4, addr=0xd2cb4400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791150), 
Ready @ 791248 -   mf: uid=15035443, sid4294967295:w4294967295, part=4, addr=0xd5191880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791152), 
Ready @ 791258 -   mf: uid=15035473, sid4294967295:w4294967295, part=4, addr=0xcf1ba000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791162), 
Ready @ 791260 -   mf: uid=15035474, sid4294967295:w4294967295, part=4, addr=0xd0f28880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791164), 
Ready @ 791271 -   mf: uid=15035489, sid4294967295:w4294967295, part=4, addr=0xd5196000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791175), 
Ready @ 791272 -   mf: uid=15035506, sid4294967295:w4294967295, part=4, addr=0xcf1ae080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791176), 
Ready @ 791285 -   mf: uid=15035517, sid4294967295:w4294967295, part=4, addr=0xd5196c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791189), 
Ready @ 791285 -   mf: uid=15035528, sid4294967295:w4294967295, part=4, addr=0xcf1b2880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791189), 
Ready @ 791296 -   mf: uid=15035542, sid4294967295:w4294967295, part=4, addr=0xd0f27c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791200), 
Ready @ 791297 -   mf: uid=15035557, sid4294967295:w4294967295, part=4, addr=0xd2cc4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791201), 
Ready @ 791310 -   mf: uid=15035565, sid4294967295:w4294967295, part=4, addr=0xd5195400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791214), 
Ready @ 791321 -   mf: uid=15035580, sid4294967295:w4294967295, part=4, addr=0xd2cb4480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791225), 
Ready @ 791322 -   mf: uid=15035589, sid4294967295:w4294967295, part=4, addr=0xd5192400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791226), 
Ready @ 791333 -   mf: uid=15035593, sid4294967295:w4294967295, part=4, addr=0xd5196080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791237), 
Ready @ 791335 -   mf: uid=15035615, sid4294967295:w4294967295, part=4, addr=0xd518f400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791239), 
Ready @ 791346 -   mf: uid=15035638, sid4294967295:w4294967295, part=4, addr=0xcf1ba080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791250), 
Ready @ 791357 -   mf: uid=15035643, sid4294967295:w4294967295, part=4, addr=0xcf1b1c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791261), 
Ready @ 791368 -   mf: uid=15035649, sid4294967295:w4294967295, part=4, addr=0xd5196c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791272), 
Ready @ 791368 -   mf: uid=15035678, sid4294967295:w4294967295, part=4, addr=0xd0f27000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791272), 
Ready @ 791369 -   mf: uid=15035691, sid4294967295:w4294967295, part=4, addr=0xd0f27c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791273), 
Ready @ 791371 -   mf: uid=15035702, sid4294967295:w4294967295, part=4, addr=0xd518e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791275), 
Ready @ 791374 -   mf: uid=15035717, sid4294967295:w4294967295, part=4, addr=0xd5192480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791278), 
Ready @ 791382 -   mf: uid=15035752, sid4294967295:w4294967295, part=4, addr=0xcf1b1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791286), 
Ready @ 791386 -   mf: uid=15035734, sid4294967295:w4294967295, part=4, addr=0xd518f480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791290), 
Ready @ 791397 -   mf: uid=15035767, sid4294967295:w4294967295, part=4, addr=0xd5197800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791301), 
Ready @ 791402 -   mf: uid=15035768, sid4294967295:w4294967295, part=4, addr=0xcf1b1c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791306), 
Ready @ 791413 -   mf: uid=15035773, sid4294967295:w4294967295, part=4, addr=0xd5193000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791317), 
Ready @ 791414 -   mf: uid=15035784, sid4294967295:w4294967295, part=4, addr=0xd5195480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791318), 
Ready @ 791425 -   mf: uid=15035798, sid4294967295:w4294967295, part=4, addr=0xd519d800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791329), 
Ready @ 791426 -   mf: uid=15035807, sid4294967295:w4294967295, part=4, addr=0xd0f27080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791330), 
Ready @ 791433 -   mf: uid=15035804, sid4294967295:w4294967295, part=4, addr=0xd0f26400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791337), 
Ready @ 791438 -   mf: uid=15035822, sid4294967295:w4294967295, part=4, addr=0xd518e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791342), 
Ready @ 791438 -   mf: uid=15035815, sid4294967295:w4294967295, part=4, addr=0xd518dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791342), 
Ready @ 791447 -   mf: uid=15035846, sid4294967295:w4294967295, part=4, addr=0xcf1b1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791351), 
Ready @ 791460 -   mf: uid=15035833, sid4294967295:w4294967295, part=4, addr=0xd518d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791364), 
Ready @ 791461 -   mf: uid=15035867, sid4294967295:w4294967295, part=4, addr=0xd5193080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791365), 
Ready @ 791462 -   mf: uid=15035862, sid4294967295:w4294967295, part=4, addr=0xcf1b0400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791366), 
Ready @ 791472 -   mf: uid=15035875, sid4294967295:w4294967295, part=4, addr=0xd5197880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791376), 
Ready @ 791474 -   mf: uid=15035877, sid4294967295:w4294967295, part=4, addr=0xd2ccd000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791378), 
Ready @ 791485 -   mf: uid=15035894, sid4294967295:w4294967295, part=4, addr=0xd519d880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791389), 
Ready @ 791486 -   mf: uid=15035897, sid4294967295:w4294967295, part=4, addr=0xd5193c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791390), 
Ready @ 791494 -   mf: uid=15035917, sid4294967295:w4294967295, part=4, addr=0xcf1a6880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791398), 
Ready @ 791502 -   mf: uid=15035966, sid4294967295:w4294967295, part=4, addr=0xcf1b5800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791406), 
Ready @ 791503 -   mf: uid=15035942, sid4294967295:w4294967295, part=4, addr=0xd518d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791407), 
Ready @ 791514 -   mf: uid=15035977, sid4294967295:w4294967295, part=4, addr=0xd5194800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791418), 
Ready @ 791515 -   mf: uid=15035992, sid4294967295:w4294967295, part=4, addr=0xd518dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791419), 
Ready @ 791516 -   mf: uid=15035996, sid4294967295:w4294967295, part=4, addr=0xd519c000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791420), 
Ready @ 791516 -   mf: uid=15036026, sid4294967295:w4294967295, part=4, addr=0xd2ccd080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791420), 
Ready @ 791528 -   mf: uid=15036019, sid4294967295:w4294967295, part=4, addr=0xd0f39000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791432), 
Ready @ 791533 -   mf: uid=15036039, sid4294967295:w4294967295, part=4, addr=0xd5193c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791437), 
Ready @ 791535 -   mf: uid=15036044, sid4294967295:w4294967295, part=4, addr=0xd2cd3c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791439), 
Ready @ 791545 -   mf: uid=15036079, sid4294967295:w4294967295, part=4, addr=0xcf1b0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791546 -   mf: uid=15036072, sid4294967295:w4294967295, part=4, addr=0xcf1b6400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791450), 
Ready @ 791555 -   mf: uid=15036090, sid4294967295:w4294967295, part=4, addr=0xcf1b5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791459), 
Ready @ 791561 -   mf: uid=15036114, sid4294967295:w4294967295, part=4, addr=0xd2cd2400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791465), 
Ready @ 791563 -   mf: uid=15036121, sid4294967295:w4294967295, part=4, addr=0xd5194880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791467), 
Ready @ 791574 -   mf: uid=15036142, sid4294967295:w4294967295, part=4, addr=0xd2ccdc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791478), 
Ready @ 791584 -   mf: uid=15036146, sid4294967295:w4294967295, part=4, addr=0xd0f39080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791488), 
Ready @ 791595 -   mf: uid=15036152, sid4294967295:w4294967295, part=4, addr=0xd0f3a800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791499), 
Ready @ 791608 -   mf: uid=15036153, sid4294967295:w4294967295, part=4, addr=0xcf1bac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791512), 
Ready @ 791616 -   mf: uid=15036171, sid4294967295:w4294967295, part=4, addr=0xd519cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791520), 
Ready @ 791616 -   mf: uid=15036163, sid4294967295:w4294967295, part=4, addr=0xd2cd3c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791520), 
Ready @ 791627 -   mf: uid=15036202, sid4294967295:w4294967295, part=4, addr=0xd518c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791531), 
Ready @ 791637 -   mf: uid=15036203, sid4294967295:w4294967295, part=4, addr=0xcf1b6480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791541), 
Ready @ 791639 -   mf: uid=15036214, sid4294967295:w4294967295, part=4, addr=0xd0f50400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791543), 
Ready @ 791639 -   mf: uid=15036229, sid4294967295:w4294967295, part=4, addr=0xd2cd2480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791543), 
Ready @ 791642 -   mf: uid=15036243, sid4294967295:w4294967295, part=4, addr=0xcf1b4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791546), 
Ready @ 791644 -   mf: uid=15036244, sid4294967295:w4294967295, part=4, addr=0xd2ccdc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791548), 
Ready @ 791645 -   mf: uid=15036251, sid4294967295:w4294967295, part=4, addr=0xd2ccc400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791549), 
Ready @ 791656 -   mf: uid=15036263, sid4294967295:w4294967295, part=4, addr=0xd519cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791560), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1512920 n_act=12372 n_pre=12356 n_ref_event=0 n_req=123680 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494426 bw_util=0.9743
n_activity=1978200 dram_eff=0.9997
bk0: 0a 762307i bk1: 0a 739612i bk2: 0a 741055i bk3: 0a 709140i bk4: 0a 763082i bk5: 0a 725469i bk6: 0a 738417i bk7: 0a 713681i bk8: 0a 742700i bk9: 0a 726921i bk10: 0a 738518i bk11: 0a 714584i bk12: 0a 767198i bk13: 0a 754599i bk14: 0a 729797i bk15: 0a 697771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899916
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899916
Bank_Level_Parallism = 10.532330
Bank_Level_Parallism_Col = 10.238946
Bank_Level_Parallism_Ready = 7.429843
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989940 

BW Util details:
bwutil = 0.974272 
total_CMD = 2029929 
util_bw = 1977702 
Wasted_Col = 294 
Wasted_Row = 13 
Idle = 51920 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 115 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 356 
rwq = 0 
CCDLc_limit_alone = 356 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1512920 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494426 
n_act = 12372 
n_pre = 12356 
n_ref = 0 
n_req = 123680 
total_req = 494426 

Dual Bus Interface Util: 
issued_total_row = 24728 
issued_total_col = 494426 
Row_Bus_Util =  0.012182 
CoL_Bus_Util = 0.243568 
Either_Row_CoL_Bus_Util = 0.254693 
Issued_on_Two_Bus_Simul_Util = 0.001057 
issued_two_Eff = 0.004149 
queue_avg = 62.165890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 791470 -   mf: uid=15035958, sid4294967295:w4294967295, part=5, addr=0xcf1b2900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791374), 
Ready @ 791488 -   mf: uid=15035978, sid4294967295:w4294967295, part=5, addr=0xcf1b2980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791392), 
Ready @ 791490 -   mf: uid=15035973, sid4294967295:w4294967295, part=5, addr=0xcf1a9900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791394), 
Ready @ 791501 -   mf: uid=15035997, sid4294967295:w4294967295, part=5, addr=0xcf1a9980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791405), 
Ready @ 791502 -   mf: uid=15035985, sid4294967295:w4294967295, part=5, addr=0xd2cc4d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791406), 
Ready @ 791513 -   mf: uid=15036008, sid4294967295:w4294967295, part=5, addr=0xd2cc4d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791417), 
Ready @ 791524 -   mf: uid=15036003, sid4294967295:w4294967295, part=5, addr=0xd2cb4500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791428), 
Ready @ 791535 -   mf: uid=15036024, sid4294967295:w4294967295, part=5, addr=0xd2cb4580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791439), 
Ready @ 791536 -   mf: uid=15036053, sid4294967295:w4294967295, part=5, addr=0xd5196100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791440), 
Ready @ 791547 -   mf: uid=15036054, sid4294967295:w4294967295, part=5, addr=0xcf1ba180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791451), 
Ready @ 791558 -   mf: uid=15036061, sid4294967295:w4294967295, part=5, addr=0xcf1ba100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791462), 
Ready @ 791569 -   mf: uid=15036067, sid4294967295:w4294967295, part=5, addr=0xd5196180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791473), 
Ready @ 791580 -   mf: uid=15036075, sid4294967295:w4294967295, part=5, addr=0xd0f28900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791484), 
Ready @ 791581 -   mf: uid=15036093, sid4294967295:w4294967295, part=5, addr=0xd5196d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791485), 
Ready @ 791581 -   mf: uid=15036096, sid4294967295:w4294967295, part=5, addr=0xd5196d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791485), 
Ready @ 791582 -   mf: uid=15036116, sid4294967295:w4294967295, part=5, addr=0xd0f28980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791486), 
Ready @ 791583 -   mf: uid=15036120, sid4294967295:w4294967295, part=5, addr=0xd0f27d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791487), 
Ready @ 791585 -   mf: uid=15036139, sid4294967295:w4294967295, part=5, addr=0xd0f27d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791489), 
Ready @ 791586 -   mf: uid=15036143, sid4294967295:w4294967295, part=5, addr=0xd518f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791490), 
Ready @ 791600 -   mf: uid=15036164, sid4294967295:w4294967295, part=5, addr=0xd518f580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791504), 
Ready @ 791602 -   mf: uid=15036175, sid4294967295:w4294967295, part=5, addr=0xd5192500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791506), 
Ready @ 791613 -   mf: uid=15036178, sid4294967295:w4294967295, part=5, addr=0xd5192580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791517), 
Ready @ 791614 -   mf: uid=15036200, sid4294967295:w4294967295, part=5, addr=0xd5195500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791518), 
Ready @ 791622 -   mf: uid=15036201, sid4294967295:w4294967295, part=5, addr=0xd5195580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791526), 
Ready @ 791624 -   mf: uid=15036217, sid4294967295:w4294967295, part=5, addr=0xcf1b1d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791528), 
Ready @ 791635 -   mf: uid=15036242, sid4294967295:w4294967295, part=5, addr=0xcf1b1d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791539), 
Ready @ 791636 -   mf: uid=15036278, sid4294967295:w4294967295, part=5, addr=0xd518e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791540), 
Ready @ 791638 -   mf: uid=15036282, sid4294967295:w4294967295, part=5, addr=0xd518e980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791542), 
Ready @ 791649 -   mf: uid=15036300, sid4294967295:w4294967295, part=5, addr=0xd0f27100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791553), 
Ready @ 791650 -   mf: uid=15036301, sid4294967295:w4294967295, part=5, addr=0xd0f27180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791554), 
Ready @ 791653 -   mf: uid=15036313, sid4294967295:w4294967295, part=5, addr=0xcf1b1100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791557), 
Ready @ 791655 -   mf: uid=15036319, sid4294967295:w4294967295, part=5, addr=0xd5197980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791559), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513744 n_act=12037 n_pre=12021 n_ref_event=0 n_req=123687 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494446 bw_util=0.9743
n_activity=1978341 dram_eff=0.9997
bk0: 0a 758337i bk1: 0a 730137i bk2: 0a 744743i bk3: 0a 710399i bk4: 0a 786551i bk5: 0a 743629i bk6: 0a 745289i bk7: 0a 717023i bk8: 0a 781596i bk9: 0a 739607i bk10: 0a 750083i bk11: 0a 715564i bk12: 0a 783841i bk13: 0a 741771i bk14: 0a 725263i bk15: 0a 687612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902631
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.902631
Bank_Level_Parallism = 10.484069
Bank_Level_Parallism_Col = 10.193148
Bank_Level_Parallism_Ready = 7.401867
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989561 

BW Util details:
bwutil = 0.974312 
total_CMD = 2029929 
util_bw = 1977781 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 51771 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 134 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 398 
rwq = 0 
CCDLc_limit_alone = 398 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513744 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494446 
n_act = 12037 
n_pre = 12021 
n_ref = 0 
n_req = 123687 
total_req = 494446 

Dual Bus Interface Util: 
issued_total_row = 24058 
issued_total_col = 494446 
Row_Bus_Util =  0.011852 
CoL_Bus_Util = 0.243578 
Either_Row_CoL_Bus_Util = 0.254287 
Issued_on_Two_Bus_Simul_Util = 0.001142 
issued_two_Eff = 0.004493 
queue_avg = 62.166832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 791502 -   mf: uid=15035957, sid4294967295:w4294967295, part=6, addr=0xcf1caa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791406), 
Ready @ 791504 -   mf: uid=15035956, sid4294967295:w4294967295, part=6, addr=0xcf1b9600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791408), 
Ready @ 791515 -   mf: uid=15035979, sid4294967295:w4294967295, part=6, addr=0xd2cc5a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791419), 
Ready @ 791526 -   mf: uid=15035980, sid4294967295:w4294967295, part=6, addr=0xcf1caa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791430), 
Ready @ 791526 -   mf: uid=15035998, sid4294967295:w4294967295, part=6, addr=0xd0f2ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791430), 
Ready @ 791536 -   mf: uid=15036010, sid4294967295:w4294967295, part=6, addr=0xd0f2ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791440), 
Ready @ 791538 -   mf: uid=15036027, sid4294967295:w4294967295, part=6, addr=0xcf1b2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791442), 
Ready @ 791538 -   mf: uid=15036040, sid4294967295:w4294967295, part=6, addr=0xcf1b2a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791442), 
Ready @ 791549 -   mf: uid=15036045, sid4294967295:w4294967295, part=6, addr=0xd0f38680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791453), 
Ready @ 791557 -   mf: uid=15036049, sid4294967295:w4294967295, part=6, addr=0xd0f38600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791461), 
Ready @ 791561 -   mf: uid=15036057, sid4294967295:w4294967295, part=6, addr=0xcf1c9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791465), 
Ready @ 791569 -   mf: uid=15036073, sid4294967295:w4294967295, part=6, addr=0xcf1c9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791473), 
Ready @ 791570 -   mf: uid=15036081, sid4294967295:w4294967295, part=6, addr=0xcf1a9a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791474), 
Ready @ 791572 -   mf: uid=15036087, sid4294967295:w4294967295, part=6, addr=0xd2cc4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791476), 
Ready @ 791585 -   mf: uid=15036103, sid4294967295:w4294967295, part=6, addr=0xd2cc4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791489), 
Ready @ 791585 -   mf: uid=15036107, sid4294967295:w4294967295, part=6, addr=0xcf1a9a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791489), 
Ready @ 791588 -   mf: uid=15036125, sid4294967295:w4294967295, part=6, addr=0xd5190e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791492), 
Ready @ 791600 -   mf: uid=15036133, sid4294967295:w4294967295, part=6, addr=0xd5190e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791504), 
Ready @ 791605 -   mf: uid=15036162, sid4294967295:w4294967295, part=6, addr=0xcf1ba280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791509), 
Ready @ 791610 -   mf: uid=15036174, sid4294967295:w4294967295, part=6, addr=0xd5196200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791514), 
Ready @ 791621 -   mf: uid=15036184, sid4294967295:w4294967295, part=6, addr=0xd5196280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791525), 
Ready @ 791621 -   mf: uid=15036204, sid4294967295:w4294967295, part=6, addr=0xcf1ba200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791525), 
Ready @ 791621 -   mf: uid=15036221, sid4294967295:w4294967295, part=6, addr=0xd0f28a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791525), 
Ready @ 791627 -   mf: uid=15036225, sid4294967295:w4294967295, part=6, addr=0xd0f28a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791531), 
Ready @ 791632 -   mf: uid=15036255, sid4294967295:w4294967295, part=6, addr=0xd5196e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791536), 
Ready @ 791650 -   mf: uid=15036272, sid4294967295:w4294967295, part=6, addr=0xd5196e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791554), 
Ready @ 791655 -   mf: uid=15036275, sid4294967295:w4294967295, part=6, addr=0xd5190280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791559), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513760 n_act=12030 n_pre=12014 n_ref_event=0 n_req=123680 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494433 bw_util=0.9743
n_activity=1978318 dram_eff=0.9997
bk0: 0a 773349i bk1: 0a 747423i bk2: 0a 744663i bk3: 0a 721975i bk4: 0a 786246i bk5: 0a 741199i bk6: 0a 751781i bk7: 0a 722276i bk8: 0a 775808i bk9: 0a 739007i bk10: 0a 752439i bk11: 0a 721223i bk12: 0a 783760i bk13: 0a 743834i bk14: 0a 734226i bk15: 0a 711553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902674
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.902674
Bank_Level_Parallism = 10.439260
Bank_Level_Parallism_Col = 10.147785
Bank_Level_Parallism_Ready = 7.369632
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989659 

BW Util details:
bwutil = 0.974286 
total_CMD = 2029929 
util_bw = 1977729 
Wasted_Col = 374 
Wasted_Row = 26 
Idle = 51800 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 168 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 376 
rwq = 0 
CCDLc_limit_alone = 376 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513760 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494433 
n_act = 12030 
n_pre = 12014 
n_ref = 0 
n_req = 123680 
total_req = 494433 

Dual Bus Interface Util: 
issued_total_row = 24044 
issued_total_col = 494433 
Row_Bus_Util =  0.011845 
CoL_Bus_Util = 0.243572 
Either_Row_CoL_Bus_Util = 0.254279 
Issued_on_Two_Bus_Simul_Util = 0.001137 
issued_two_Eff = 0.004471 
queue_avg = 62.170368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1704
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 791455 -   mf: uid=15035901, sid4294967295:w4294967295, part=7, addr=0xd0f2bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791359), 
Ready @ 791483 -   mf: uid=15035920, sid4294967295:w4294967295, part=7, addr=0xd2cc3780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791387), 
Ready @ 791484 -   mf: uid=15035934, sid4294967295:w4294967295, part=7, addr=0xd2cc3700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791388), 
Ready @ 791495 -   mf: uid=15035936, sid4294967295:w4294967295, part=7, addr=0xd0f2bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791399), 
Ready @ 791497 -   mf: uid=15035946, sid4294967295:w4294967295, part=7, addr=0xd5195700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791401), 
Ready @ 791497 -   mf: uid=15035961, sid4294967295:w4294967295, part=7, addr=0xd5195780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791401), 
Ready @ 791497 -   mf: uid=15035953, sid4294967295:w4294967295, part=7, addr=0xd5191b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791401), 
Ready @ 791515 -   mf: uid=15035969, sid4294967295:w4294967295, part=7, addr=0xcf1ba380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791419), 
Ready @ 791517 -   mf: uid=15035993, sid4294967295:w4294967295, part=7, addr=0xd2cc5b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791421), 
Ready @ 791517 -   mf: uid=15035999, sid4294967295:w4294967295, part=7, addr=0xcf1c9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791421), 
Ready @ 791518 -   mf: uid=15036011, sid4294967295:w4294967295, part=7, addr=0xcf1ba300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791422), 
Ready @ 791522 -   mf: uid=15036016, sid4294967295:w4294967295, part=7, addr=0xd5197b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791426), 
Ready @ 791531 -   mf: uid=15036022, sid4294967295:w4294967295, part=7, addr=0xd2cc9700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791435), 
Ready @ 791533 -   mf: uid=15036032, sid4294967295:w4294967295, part=7, addr=0xd34a8b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791437), 
Ready @ 791543 -   mf: uid=15036041, sid4294967295:w4294967295, part=7, addr=0xd34a8b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791447), 
Ready @ 791545 -   mf: uid=15036064, sid4294967295:w4294967295, part=7, addr=0xd519b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791556 -   mf: uid=15036080, sid4294967295:w4294967295, part=7, addr=0xd5197b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791460), 
Ready @ 791558 -   mf: uid=15036100, sid4294967295:w4294967295, part=7, addr=0xd2cc5b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791462), 
Ready @ 791568 -   mf: uid=15036115, sid4294967295:w4294967295, part=7, addr=0xd519b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791472), 
Ready @ 791569 -   mf: uid=15036137, sid4294967295:w4294967295, part=7, addr=0xd5196380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791473), 
Ready @ 791570 -   mf: uid=15036126, sid4294967295:w4294967295, part=7, addr=0xd5190f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791474), 
Ready @ 791581 -   mf: uid=15036144, sid4294967295:w4294967295, part=7, addr=0xd0f28b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791485), 
Ready @ 791581 -   mf: uid=15036159, sid4294967295:w4294967295, part=7, addr=0xd5196300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791485), 
Ready @ 791582 -   mf: uid=15036168, sid4294967295:w4294967295, part=7, addr=0xd519c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791486), 
Ready @ 791592 -   mf: uid=15036165, sid4294967295:w4294967295, part=7, addr=0xd0f28b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791496), 
Ready @ 791593 -   mf: uid=15036194, sid4294967295:w4294967295, part=7, addr=0xd5192780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791497), 
Ready @ 791594 -   mf: uid=15036226, sid4294967295:w4294967295, part=7, addr=0xd5192700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791498), 
Ready @ 791618 -   mf: uid=15036205, sid4294967295:w4294967295, part=7, addr=0xd5190380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791522), 
Ready @ 791629 -   mf: uid=15036238, sid4294967295:w4294967295, part=7, addr=0xd5190300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791533), 
Ready @ 791631 -   mf: uid=15036218, sid4294967295:w4294967295, part=7, addr=0xd5190f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791535), 
Ready @ 791642 -   mf: uid=15036252, sid4294967295:w4294967295, part=7, addr=0xcf1b2b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791546), 
Ready @ 791653 -   mf: uid=15036230, sid4294967295:w4294967295, part=7, addr=0xd0f27f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791557), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513094 n_act=12452 n_pre=12436 n_ref_event=0 n_req=123680 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494434 bw_util=0.9743
n_activity=1978314 dram_eff=0.9997
bk0: 0a 758627i bk1: 0a 721604i bk2: 0a 748129i bk3: 0a 717493i bk4: 0a 759584i bk5: 0a 722453i bk6: 0a 749591i bk7: 0a 713174i bk8: 0a 759702i bk9: 0a 728678i bk10: 0a 747197i bk11: 0a 715876i bk12: 0a 781292i bk13: 0a 739594i bk14: 0a 722627i bk15: 0a 696641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899269
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899269
Bank_Level_Parallism = 10.524008
Bank_Level_Parallism_Col = 10.219533
Bank_Level_Parallism_Ready = 7.420067
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.988769 

BW Util details:
bwutil = 0.974288 
total_CMD = 2029929 
util_bw = 1977735 
Wasted_Col = 369 
Wasted_Row = 6 
Idle = 51819 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 134 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 398 
rwq = 0 
CCDLc_limit_alone = 398 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513094 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494434 
n_act = 12452 
n_pre = 12436 
n_ref = 0 
n_req = 123680 
total_req = 494434 

Dual Bus Interface Util: 
issued_total_row = 24888 
issued_total_col = 494434 
Row_Bus_Util =  0.012261 
CoL_Bus_Util = 0.243572 
Either_Row_CoL_Bus_Util = 0.254607 
Issued_on_Two_Bus_Simul_Util = 0.001225 
issued_two_Eff = 0.004812 
queue_avg = 62.165379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1654
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 31): 
Ready @ 791473 -   mf: uid=15035898, sid4294967295:w4294967295, part=8, addr=0xcf1a9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791377), 
Ready @ 791481 -   mf: uid=15035907, sid4294967295:w4294967295, part=8, addr=0xcf1a9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791385), 
Ready @ 791485 -   mf: uid=15035904, sid4294967295:w4294967295, part=8, addr=0xd0f2bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791389), 
Ready @ 791493 -   mf: uid=15035918, sid4294967295:w4294967295, part=8, addr=0xd2cc3880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791397), 
Ready @ 791499 -   mf: uid=15035924, sid4294967295:w4294967295, part=8, addr=0xd2cc3800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791403), 
Ready @ 791507 -   mf: uid=15035940, sid4294967295:w4294967295, part=8, addr=0xd0f2bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791411), 
Ready @ 791512 -   mf: uid=15035963, sid4294967295:w4294967295, part=8, addr=0xd5195800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791416), 
Ready @ 791513 -   mf: uid=15035974, sid4294967295:w4294967295, part=8, addr=0xd5191c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791417), 
Ready @ 791514 -   mf: uid=15035986, sid4294967295:w4294967295, part=8, addr=0xd5191c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791418), 
Ready @ 791514 -   mf: uid=15035994, sid4294967295:w4294967295, part=8, addr=0xd5195880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791418), 
Ready @ 791524 -   mf: uid=15036005, sid4294967295:w4294967295, part=8, addr=0xd5197c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791428), 
Ready @ 791526 -   mf: uid=15036028, sid4294967295:w4294967295, part=8, addr=0xd5197c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791430), 
Ready @ 791526 -   mf: uid=15036035, sid4294967295:w4294967295, part=8, addr=0xd2cc9800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791430), 
Ready @ 791527 -   mf: uid=15036051, sid4294967295:w4294967295, part=8, addr=0xd2cc9880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791431), 
Ready @ 791543 -   mf: uid=15036070, sid4294967295:w4294967295, part=8, addr=0xd519b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791447), 
Ready @ 791545 -   mf: uid=15036069, sid4294967295:w4294967295, part=8, addr=0xd519b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791556 -   mf: uid=15036084, sid4294967295:w4294967295, part=8, addr=0xd2cc5c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791460), 
Ready @ 791557 -   mf: uid=15036088, sid4294967295:w4294967295, part=8, addr=0xd5196480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791461), 
Ready @ 791565 -   mf: uid=15036097, sid4294967295:w4294967295, part=8, addr=0xd5196400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791469), 
Ready @ 791570 -   mf: uid=15036108, sid4294967295:w4294967295, part=8, addr=0xd2cc5c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791474), 
Ready @ 791577 -   mf: uid=15036128, sid4294967295:w4294967295, part=8, addr=0xcf1ba400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791481), 
Ready @ 791581 -   mf: uid=15036148, sid4294967295:w4294967295, part=8, addr=0xcf1ba480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791485), 
Ready @ 791585 -   mf: uid=15036157, sid4294967295:w4294967295, part=8, addr=0xd0f28c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791489), 
Ready @ 791598 -   mf: uid=15036176, sid4294967295:w4294967295, part=8, addr=0xd0f28c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791502), 
Ready @ 791598 -   mf: uid=15036213, sid4294967295:w4294967295, part=8, addr=0xd5192800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791502), 
Ready @ 791609 -   mf: uid=15036227, sid4294967295:w4294967295, part=8, addr=0xd5192880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791513), 
Ready @ 791610 -   mf: uid=15036239, sid4294967295:w4294967295, part=8, addr=0xd5190400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791514), 
Ready @ 791621 -   mf: uid=15036258, sid4294967295:w4294967295, part=8, addr=0xd5190480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791525), 
Ready @ 791635 -   mf: uid=15036253, sid4294967295:w4294967295, part=8, addr=0xd5191000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791539), 
Ready @ 791646 -   mf: uid=15036268, sid4294967295:w4294967295, part=8, addr=0xcf1b2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791550), 
Ready @ 791648 -   mf: uid=15036276, sid4294967295:w4294967295, part=8, addr=0xcf1b2c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791552), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513069 n_act=12465 n_pre=12449 n_ref_event=0 n_req=123678 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494425 bw_util=0.9743
n_activity=1978333 dram_eff=0.9997
bk0: 0a 749345i bk1: 0a 712920i bk2: 0a 730870i bk3: 0a 701425i bk4: 0a 769559i bk5: 0a 718129i bk6: 0a 741128i bk7: 0a 707563i bk8: 0a 762872i bk9: 0a 727087i bk10: 0a 742809i bk11: 0a 712636i bk12: 0a 771977i bk13: 0a 738040i bk14: 0a 730083i bk15: 0a 693413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899162
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.899162
Bank_Level_Parallism = 10.560649
Bank_Level_Parallism_Col = 10.255650
Bank_Level_Parallism_Ready = 7.445388
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.990201 

BW Util details:
bwutil = 0.974271 
total_CMD = 2029929 
util_bw = 1977700 
Wasted_Col = 359 
Wasted_Row = 48 
Idle = 51822 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 142 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513069 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494425 
n_act = 12465 
n_pre = 12449 
n_ref = 0 
n_req = 123678 
total_req = 494425 

Dual Bus Interface Util: 
issued_total_row = 24914 
issued_total_col = 494425 
Row_Bus_Util =  0.012273 
CoL_Bus_Util = 0.243568 
Either_Row_CoL_Bus_Util = 0.254620 
Issued_on_Two_Bus_Simul_Util = 0.001221 
issued_two_Eff = 0.004796 
queue_avg = 62.160717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1607
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 35): 
Ready @ 791432 -   mf: uid=15035805, sid4294967295:w4294967295, part=9, addr=0xd2cc3980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791336), 
Ready @ 791432 -   mf: uid=15035812, sid4294967295:w4294967295, part=9, addr=0xd0f28d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791336), 
Ready @ 791432 -   mf: uid=15035832, sid4294967295:w4294967295, part=9, addr=0xd0f28d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791336), 
Ready @ 791460 -   mf: uid=15035834, sid4294967295:w4294967295, part=9, addr=0xd2cc3900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791364), 
Ready @ 791467 -   mf: uid=15035857, sid4294967295:w4294967295, part=9, addr=0xd5191d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791371), 
Ready @ 791468 -   mf: uid=15035854, sid4294967295:w4294967295, part=9, addr=0xd0f2a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791372), 
Ready @ 791468 -   mf: uid=15035878, sid4294967295:w4294967295, part=9, addr=0xd0f2a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791372), 
Ready @ 791472 -   mf: uid=15035885, sid4294967295:w4294967295, part=9, addr=0xd5195900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791376), 
Ready @ 791480 -   mf: uid=15035895, sid4294967295:w4294967295, part=9, addr=0xd5195980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791384), 
Ready @ 791485 -   mf: uid=15035911, sid4294967295:w4294967295, part=9, addr=0xd2cb4900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791389), 
Ready @ 791492 -   mf: uid=15035926, sid4294967295:w4294967295, part=9, addr=0xcf1ba580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791396), 
Ready @ 791497 -   mf: uid=15035929, sid4294967295:w4294967295, part=9, addr=0xd2cc9900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791401), 
Ready @ 791499 -   mf: uid=15035949, sid4294967295:w4294967295, part=9, addr=0xd2cb4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791403), 
Ready @ 791506 -   mf: uid=15035947, sid4294967295:w4294967295, part=9, addr=0xd5196500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791410), 
Ready @ 791517 -   mf: uid=15035959, sid4294967295:w4294967295, part=9, addr=0xd2cc9980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791421), 
Ready @ 791519 -   mf: uid=15035968, sid4294967295:w4294967295, part=9, addr=0xd5191d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791423), 
Ready @ 791519 -   mf: uid=15035987, sid4294967295:w4294967295, part=9, addr=0xd5196580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791423), 
Ready @ 791533 -   mf: uid=15036006, sid4294967295:w4294967295, part=9, addr=0xd5192900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791437), 
Ready @ 791541 -   mf: uid=15036017, sid4294967295:w4294967295, part=9, addr=0xd2cc5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791445), 
Ready @ 791545 -   mf: uid=15036020, sid4294967295:w4294967295, part=9, addr=0xd2cc5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791549 -   mf: uid=15036046, sid4294967295:w4294967295, part=9, addr=0xd5192980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791453), 
Ready @ 791549 -   mf: uid=15036048, sid4294967295:w4294967295, part=9, addr=0xcf1ba500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791453), 
Ready @ 791561 -   mf: uid=15036062, sid4294967295:w4294967295, part=9, addr=0xcf1bb180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791465), 
Ready @ 791566 -   mf: uid=15036071, sid4294967295:w4294967295, part=9, addr=0xd34a8d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791470), 
Ready @ 791566 -   mf: uid=15036091, sid4294967295:w4294967295, part=9, addr=0xd34a8d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791470), 
Ready @ 791574 -   mf: uid=15036140, sid4294967295:w4294967295, part=9, addr=0xd5190500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791478), 
Ready @ 791578 -   mf: uid=15036129, sid4294967295:w4294967295, part=9, addr=0xd5190580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791482), 
Ready @ 791584 -   mf: uid=15036154, sid4294967295:w4294967295, part=9, addr=0xd5191100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791488), 
Ready @ 791589 -   mf: uid=15036155, sid4294967295:w4294967295, part=9, addr=0xd519b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791493), 
Ready @ 791600 -   mf: uid=15036166, sid4294967295:w4294967295, part=9, addr=0xd519b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791504), 
Ready @ 791602 -   mf: uid=15036186, sid4294967295:w4294967295, part=9, addr=0xcf1b2d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791506), 
Ready @ 791612 -   mf: uid=15036185, sid4294967295:w4294967295, part=9, addr=0xcf1b2d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791516), 
Ready @ 791623 -   mf: uid=15036192, sid4294967295:w4294967295, part=9, addr=0xd5191180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791527), 
Ready @ 791634 -   mf: uid=15036207, sid4294967295:w4294967295, part=9, addr=0xd518f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791538), 
Ready @ 791647 -   mf: uid=15036228, sid4294967295:w4294967295, part=9, addr=0xcf1b9980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791551), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513832 n_act=12018 n_pre=12002 n_ref_event=0 n_req=123681 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494451 bw_util=0.9743
n_activity=1978320 dram_eff=0.9997
bk0: 0a 782425i bk1: 0a 730327i bk2: 0a 735065i bk3: 0a 708750i bk4: 0a 777743i bk5: 0a 738149i bk6: 0a 739029i bk7: 0a 705086i bk8: 0a 767525i bk9: 0a 738747i bk10: 0a 752817i bk11: 0a 719343i bk12: 0a 783640i bk13: 0a 756849i bk14: 0a 741579i bk15: 0a 707060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902780
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.902780
Bank_Level_Parallism = 10.472294
Bank_Level_Parallism_Col = 10.180326
Bank_Level_Parallism_Ready = 7.391280
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.990168 

BW Util details:
bwutil = 0.974322 
total_CMD = 2029929 
util_bw = 1977802 
Wasted_Col = 325 
Wasted_Row = 39 
Idle = 51763 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 113 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513832 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494451 
n_act = 12018 
n_pre = 12002 
n_ref = 0 
n_req = 123681 
total_req = 494451 

Dual Bus Interface Util: 
issued_total_row = 24020 
issued_total_col = 494451 
Row_Bus_Util =  0.011833 
CoL_Bus_Util = 0.243580 
Either_Row_CoL_Bus_Util = 0.254244 
Issued_on_Two_Bus_Simul_Util = 0.001169 
issued_two_Eff = 0.004600 
queue_avg = 62.164490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1645
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 791465 -   mf: uid=15035908, sid4294967295:w4294967295, part=10, addr=0xd5191200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791369), 
Ready @ 791465 -   mf: uid=15035941, sid4294967295:w4294967295, part=10, addr=0xd5197e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791369), 
Ready @ 791490 -   mf: uid=15035938, sid4294967295:w4294967295, part=10, addr=0xcf1bb200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791394), 
Ready @ 791501 -   mf: uid=15035952, sid4294967295:w4294967295, part=10, addr=0xd5195a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791405), 
Ready @ 791502 -   mf: uid=15035951, sid4294967295:w4294967295, part=10, addr=0xd5197e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791406), 
Ready @ 791513 -   mf: uid=15035972, sid4294967295:w4294967295, part=10, addr=0xd2cc3a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791417), 
Ready @ 791515 -   mf: uid=15035988, sid4294967295:w4294967295, part=10, addr=0xd2cc3a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791419), 
Ready @ 791526 -   mf: uid=15035983, sid4294967295:w4294967295, part=10, addr=0xd0f28e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791430), 
Ready @ 791527 -   mf: uid=15036000, sid4294967295:w4294967295, part=10, addr=0xd0f28e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791431), 
Ready @ 791532 -   mf: uid=15036007, sid4294967295:w4294967295, part=10, addr=0xd2cca680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791436), 
Ready @ 791532 -   mf: uid=15036012, sid4294967295:w4294967295, part=10, addr=0xd5195a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791436), 
Ready @ 791533 -   mf: uid=15036021, sid4294967295:w4294967295, part=10, addr=0xd0f2a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791437), 
Ready @ 791543 -   mf: uid=15036031, sid4294967295:w4294967295, part=10, addr=0xd0f2a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791447), 
Ready @ 791544 -   mf: uid=15036047, sid4294967295:w4294967295, part=10, addr=0xd5190680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791448), 
Ready @ 791545 -   mf: uid=15036055, sid4294967295:w4294967295, part=10, addr=0xd2cca600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791545 -   mf: uid=15036056, sid4294967295:w4294967295, part=10, addr=0xd5191e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791449), 
Ready @ 791557 -   mf: uid=15036065, sid4294967295:w4294967295, part=10, addr=0xd5190600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791461), 
Ready @ 791568 -   mf: uid=15036082, sid4294967295:w4294967295, part=10, addr=0xd5196680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791472), 
Ready @ 791569 -   mf: uid=15036092, sid4294967295:w4294967295, part=10, addr=0xd5191e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791473), 
Ready @ 791580 -   mf: uid=15036104, sid4294967295:w4294967295, part=10, addr=0xd2cc5e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791484), 
Ready @ 791588 -   mf: uid=15036109, sid4294967295:w4294967295, part=10, addr=0xd5196600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791492), 
Ready @ 791599 -   mf: uid=15036134, sid4294967295:w4294967295, part=10, addr=0xd5192a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791503), 
Ready @ 791610 -   mf: uid=15036158, sid4294967295:w4294967295, part=10, addr=0xd2cc5e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791514), 
Ready @ 791618 -   mf: uid=15036160, sid4294967295:w4294967295, part=10, addr=0xcf1ba680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791522), 
Ready @ 791622 -   mf: uid=15036172, sid4294967295:w4294967295, part=10, addr=0xd5192a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791526), 
Ready @ 791630 -   mf: uid=15036190, sid4294967295:w4294967295, part=10, addr=0xcf1bb280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791534), 
Ready @ 791641 -   mf: uid=15036220, sid4294967295:w4294967295, part=10, addr=0xcf1ba600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791545), 
Ready @ 791652 -   mf: uid=15036269, sid4294967295:w4294967295, part=10, addr=0xcf1b2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791556), 
Ready @ 791652 -   mf: uid=15036259, sid4294967295:w4294967295, part=10, addr=0xd519ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791556), 
Ready @ 791653 -   mf: uid=15036279, sid4294967295:w4294967295, part=10, addr=0xd519ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791557), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513534 n_act=12111 n_pre=12095 n_ref_event=0 n_req=123681 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494445 bw_util=0.9743
n_activity=1978276 dram_eff=0.9997
bk0: 0a 773606i bk1: 0a 744636i bk2: 0a 751944i bk3: 0a 719865i bk4: 0a 780797i bk5: 0a 742508i bk6: 0a 746641i bk7: 0a 717914i bk8: 0a 780651i bk9: 0a 741749i bk10: 0a 756558i bk11: 0a 732251i bk12: 0a 784245i bk13: 0a 756514i bk14: 0a 740978i bk15: 0a 709395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902028
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.902028
Bank_Level_Parallism = 10.424661
Bank_Level_Parallism_Col = 10.131025
Bank_Level_Parallism_Ready = 7.353441
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989497 

BW Util details:
bwutil = 0.974310 
total_CMD = 2029929 
util_bw = 1977777 
Wasted_Col = 339 
Wasted_Row = 0 
Idle = 51813 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 95 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513534 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494445 
n_act = 12111 
n_pre = 12095 
n_ref = 0 
n_req = 123681 
total_req = 494445 

Dual Bus Interface Util: 
issued_total_row = 24206 
issued_total_col = 494445 
Row_Bus_Util =  0.011925 
CoL_Bus_Util = 0.243577 
Either_Row_CoL_Bus_Util = 0.254391 
Issued_on_Two_Bus_Simul_Util = 0.001111 
issued_two_Eff = 0.004369 
queue_avg = 62.159752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1598
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 38): 
Ready @ 791446 -   mf: uid=15035817, sid4294967295:w4294967295, part=11, addr=0xd5195b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791350), 
Ready @ 791450 -   mf: uid=15035824, sid4294967295:w4294967295, part=11, addr=0xd5195b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791354), 
Ready @ 791452 -   mf: uid=15035835, sid4294967295:w4294967295, part=11, addr=0xd2cca700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791356), 
Ready @ 791452 -   mf: uid=15035847, sid4294967295:w4294967295, part=11, addr=0xd2cca780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791356), 
Ready @ 791463 -   mf: uid=15035872, sid4294967295:w4294967295, part=11, addr=0xcf1a9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791367), 
Ready @ 791464 -   mf: uid=15035881, sid4294967295:w4294967295, part=11, addr=0xcf1a9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791368), 
Ready @ 791465 -   mf: uid=15035905, sid4294967295:w4294967295, part=11, addr=0xd0f2a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791369), 
Ready @ 791475 -   mf: uid=15035909, sid4294967295:w4294967295, part=11, addr=0xd0f2a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791379), 
Ready @ 791477 -   mf: uid=15035930, sid4294967295:w4294967295, part=11, addr=0xd5191300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791381), 
Ready @ 791477 -   mf: uid=15035931, sid4294967295:w4294967295, part=11, addr=0xd5191380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791381), 
Ready @ 791478 -   mf: uid=15035943, sid4294967295:w4294967295, part=11, addr=0xcf1b9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791382), 
Ready @ 791491 -   mf: uid=15035944, sid4294967295:w4294967295, part=11, addr=0xcf1b9b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791395), 
Ready @ 791491 -   mf: uid=15035964, sid4294967295:w4294967295, part=11, addr=0xcf1b7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791395), 
Ready @ 791492 -   mf: uid=15035965, sid4294967295:w4294967295, part=11, addr=0xcf1b7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791396), 
Ready @ 791508 -   mf: uid=15035995, sid4294967295:w4294967295, part=11, addr=0xd519bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791412), 
Ready @ 791519 -   mf: uid=15036018, sid4294967295:w4294967295, part=11, addr=0xcf1ca380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791423), 
Ready @ 791524 -   mf: uid=15036033, sid4294967295:w4294967295, part=11, addr=0xd5197f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791428), 
Ready @ 791528 -   mf: uid=15036034, sid4294967295:w4294967295, part=11, addr=0xd519bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791432), 
Ready @ 791539 -   mf: uid=15036066, sid4294967295:w4294967295, part=11, addr=0xd0f28f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791443), 
Ready @ 791540 -   mf: uid=15036063, sid4294967295:w4294967295, part=11, addr=0xd5197f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791444), 
Ready @ 791555 -   mf: uid=15036094, sid4294967295:w4294967295, part=11, addr=0xd5191f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791459), 
Ready @ 791563 -   mf: uid=15036095, sid4294967295:w4294967295, part=11, addr=0xd0f28f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791467), 
Ready @ 791563 -   mf: uid=15036105, sid4294967295:w4294967295, part=11, addr=0xd5190700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791467), 
Ready @ 791567 -   mf: uid=15036112, sid4294967295:w4294967295, part=11, addr=0xd5190780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791471), 
Ready @ 791575 -   mf: uid=15036110, sid4294967295:w4294967295, part=11, addr=0xd5197300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791479), 
Ready @ 791580 -   mf: uid=15036118, sid4294967295:w4294967295, part=11, addr=0xd5197380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791484), 
Ready @ 791588 -   mf: uid=15036127, sid4294967295:w4294967295, part=11, addr=0xd519c700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791492), 
Ready @ 791591 -   mf: uid=15036132, sid4294967295:w4294967295, part=11, addr=0xd519c780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791495), 
Ready @ 791598 -   mf: uid=15036131, sid4294967295:w4294967295, part=11, addr=0xcf1b2f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791502), 
Ready @ 791606 -   mf: uid=15036141, sid4294967295:w4294967295, part=11, addr=0xcf1b2f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791510), 
Ready @ 791608 -   mf: uid=15036149, sid4294967295:w4294967295, part=11, addr=0xd5196700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791512), 
Ready @ 791619 -   mf: uid=15036173, sid4294967295:w4294967295, part=11, addr=0xd5196780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791523), 
Ready @ 791620 -   mf: uid=15036187, sid4294967295:w4294967295, part=11, addr=0xd2cb4b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791524), 
Ready @ 791631 -   mf: uid=15036197, sid4294967295:w4294967295, part=11, addr=0xd2cb4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791535), 
Ready @ 791633 -   mf: uid=15036212, sid4294967295:w4294967295, part=11, addr=0xcf1ba700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791537), 
Ready @ 791644 -   mf: uid=15036233, sid4294967295:w4294967295, part=11, addr=0xd5191f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791548), 
Ready @ 791645 -   mf: uid=15036232, sid4294967295:w4294967295, part=11, addr=0xd5192b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791549), 
Ready @ 791656 -   mf: uid=15036245, sid4294967295:w4294967295, part=11, addr=0xcf1ba780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (791560), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2029929 n_nop=1513362 n_act=12317 n_pre=12301 n_ref_event=0 n_req=123677 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=494418 bw_util=0.9743
n_activity=1978216 dram_eff=0.9997
bk0: 0a 776372i bk1: 0a 731757i bk2: 0a 756599i bk3: 0a 715469i bk4: 0a 784688i bk5: 0a 745399i bk6: 0a 751351i bk7: 0a 714918i bk8: 0a 775591i bk9: 0a 732568i bk10: 0a 760563i bk11: 0a 718922i bk12: 0a 777252i bk13: 0a 743779i bk14: 0a 740728i bk15: 0a 696134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900358
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.900358
Bank_Level_Parallism = 10.453137
Bank_Level_Parallism_Col = 10.157827
Bank_Level_Parallism_Ready = 7.371240
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989808 

BW Util details:
bwutil = 0.974257 
total_CMD = 2029929 
util_bw = 1977670 
Wasted_Col = 348 
Wasted_Row = 24 
Idle = 51887 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 108 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 398 
rwq = 0 
CCDLc_limit_alone = 398 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2029929 
n_nop = 1513362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 494418 
n_act = 12317 
n_pre = 12301 
n_ref = 0 
n_req = 123677 
total_req = 494418 

Dual Bus Interface Util: 
issued_total_row = 24618 
issued_total_col = 494418 
Row_Bus_Util =  0.012128 
CoL_Bus_Util = 0.243564 
Either_Row_CoL_Bus_Util = 0.254475 
Issued_on_Two_Bus_Simul_Util = 0.001216 
issued_two_Eff = 0.004780 
queue_avg = 62.163696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 251754, Miss = 251754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 251756, Miss = 251756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 251756, Miss = 251756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 251748, Miss = 251748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 251748, Miss = 251748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 251752, Miss = 251752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6042050
L2_total_cache_misses = 6042050
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1510513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4531537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6042050
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.313
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6042050
icnt_total_pkts_simt_to_mem=6042050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6042050
Req_Network_cycles = 791561
Req_Network_injected_packets_per_cycle =       7.6331 
Req_Network_conflicts_per_cycle =       1.5480
Req_Network_conflicts_per_cycle_util =       1.7296
Req_Bank_Level_Parallism =       8.5282
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8578
Req_Network_out_buffer_full_per_cycle =       0.0019
Req_Network_out_buffer_avg_util =     234.0271

Reply_Network_injected_packets_num = 6042050
Reply_Network_cycles = 791561
Reply_Network_injected_packets_per_cycle =        7.6331
Reply_Network_conflicts_per_cycle =        8.0832
Reply_Network_conflicts_per_cycle_util =       8.2062
Reply_Bank_Level_Parallism =       7.7492
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.6554
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2544
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 22 sec (6442 sec)
gpgpu_simulation_rate = 57626 (inst/sec)
gpgpu_simulation_rate = 122 (cycle/sec)
gpgpu_silicon_slowdown = 11188524x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc10ebfec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfc8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fffc10ec0e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfa8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56224f461b67 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x478 (mst_topo.1.sm_75.ptx:337) @%p1 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (mst_topo.1.sm_75.ptx:345) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (mst_topo.1.sm_75.ptx:358) @%p3 bra $L__BB3_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x548 (mst_topo.1.sm_75.ptx:369) @%p4 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x588 (mst_topo.1.sm_75.ptx:380) @%p5 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (mst_topo.1.sm_75.ptx:410) cvt.u32.u64 %r30, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5d0 (mst_topo.1.sm_75.ptx:390) @%p6 bra $L__BB3_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x618 (mst_topo.1.sm_75.ptx:401) @%p7 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x658 (mst_topo.1.sm_75.ptx:413) @%p9 bra $L__BB3_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6c8 (mst_topo.1.sm_75.ptx:429) @%p12 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1802387
gpu_sim_insn = 603961298
gpu_ipc =     335.0897
gpu_tot_sim_cycle = 2593948
gpu_tot_sim_insn = 975191776
gpu_tot_ipc =     375.9489
gpu_tot_issued_cta = 67975
gpu_occupancy = 86.8148% 
gpu_tot_occupancy = 88.9780% 
max_total_param_size = 0
gpu_stall_dramfull = 13250656
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.7253
partiton_level_parallism_total  =       8.3920
partiton_level_parallism_util =       8.7588
partiton_level_parallism_util_total  =       8.6704
L2_BW  =     381.1218 GB/Sec
L2_BW_total  =     366.5631 GB/Sec
gpu_total_sim_rate=43457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 730871, Miss = 527079, Miss_rate = 0.721, Pending_hits = 48159, Reservation_fails = 278759
	L1D_cache_core[1]: Access = 736145, Miss = 531392, Miss_rate = 0.722, Pending_hits = 48449, Reservation_fails = 280235
	L1D_cache_core[2]: Access = 734349, Miss = 529510, Miss_rate = 0.721, Pending_hits = 48117, Reservation_fails = 275229
	L1D_cache_core[3]: Access = 731928, Miss = 528626, Miss_rate = 0.722, Pending_hits = 48299, Reservation_fails = 279335
	L1D_cache_core[4]: Access = 735598, Miss = 530349, Miss_rate = 0.721, Pending_hits = 48435, Reservation_fails = 278083
	L1D_cache_core[5]: Access = 736670, Miss = 532547, Miss_rate = 0.723, Pending_hits = 48473, Reservation_fails = 285660
	L1D_cache_core[6]: Access = 731697, Miss = 528101, Miss_rate = 0.722, Pending_hits = 48257, Reservation_fails = 280817
	L1D_cache_core[7]: Access = 729340, Miss = 525212, Miss_rate = 0.720, Pending_hits = 48379, Reservation_fails = 277087
	L1D_cache_core[8]: Access = 732864, Miss = 528792, Miss_rate = 0.722, Pending_hits = 48485, Reservation_fails = 277161
	L1D_cache_core[9]: Access = 735156, Miss = 531535, Miss_rate = 0.723, Pending_hits = 48139, Reservation_fails = 282443
	L1D_cache_core[10]: Access = 733783, Miss = 529589, Miss_rate = 0.722, Pending_hits = 48409, Reservation_fails = 281109
	L1D_cache_core[11]: Access = 736943, Miss = 532291, Miss_rate = 0.722, Pending_hits = 48454, Reservation_fails = 278546
	L1D_cache_core[12]: Access = 737715, Miss = 532809, Miss_rate = 0.722, Pending_hits = 48295, Reservation_fails = 283605
	L1D_cache_core[13]: Access = 736287, Miss = 532866, Miss_rate = 0.724, Pending_hits = 48199, Reservation_fails = 278824
	L1D_cache_core[14]: Access = 732917, Miss = 529766, Miss_rate = 0.723, Pending_hits = 48281, Reservation_fails = 276743
	L1D_cache_core[15]: Access = 734625, Miss = 529209, Miss_rate = 0.720, Pending_hits = 48544, Reservation_fails = 277333
	L1D_cache_core[16]: Access = 736099, Miss = 531761, Miss_rate = 0.722, Pending_hits = 48515, Reservation_fails = 279097
	L1D_cache_core[17]: Access = 736706, Miss = 531880, Miss_rate = 0.722, Pending_hits = 48365, Reservation_fails = 277483
	L1D_cache_core[18]: Access = 731926, Miss = 527701, Miss_rate = 0.721, Pending_hits = 48331, Reservation_fails = 274275
	L1D_cache_core[19]: Access = 730382, Miss = 527254, Miss_rate = 0.722, Pending_hits = 48221, Reservation_fails = 276880
	L1D_cache_core[20]: Access = 730929, Miss = 526823, Miss_rate = 0.721, Pending_hits = 48465, Reservation_fails = 274625
	L1D_cache_core[21]: Access = 734775, Miss = 530102, Miss_rate = 0.721, Pending_hits = 48289, Reservation_fails = 280572
	L1D_cache_core[22]: Access = 731212, Miss = 527569, Miss_rate = 0.721, Pending_hits = 48248, Reservation_fails = 286141
	L1D_cache_core[23]: Access = 734451, Miss = 531225, Miss_rate = 0.723, Pending_hits = 48163, Reservation_fails = 285109
	L1D_cache_core[24]: Access = 734625, Miss = 530981, Miss_rate = 0.723, Pending_hits = 48377, Reservation_fails = 289320
	L1D_cache_core[25]: Access = 733325, Miss = 528347, Miss_rate = 0.720, Pending_hits = 48413, Reservation_fails = 281020
	L1D_cache_core[26]: Access = 733381, Miss = 529708, Miss_rate = 0.722, Pending_hits = 48195, Reservation_fails = 281002
	L1D_cache_core[27]: Access = 734748, Miss = 529561, Miss_rate = 0.721, Pending_hits = 48492, Reservation_fails = 282652
	L1D_cache_core[28]: Access = 734909, Miss = 529426, Miss_rate = 0.720, Pending_hits = 48506, Reservation_fails = 282725
	L1D_cache_core[29]: Access = 729194, Miss = 526015, Miss_rate = 0.721, Pending_hits = 48364, Reservation_fails = 276475
	L1D_total_cache_accesses = 22013550
	L1D_total_cache_misses = 15888026
	L1D_total_cache_miss_rate = 0.7217
	L1D_total_cache_pending_hits = 1450318
	L1D_total_cache_reservation_fails = 8398345
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3365377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1450318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1588725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 400273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4500140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1450318
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1309829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2966593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7998072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6832568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10904560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11108990

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 255790
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 144483
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7998072
ctas_completed 67975, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
35978, 35998, 36068, 36028, 35988, 36068, 36048, 36058, 36166, 36026, 36076, 35916, 35946, 36146, 36126, 36036, 36102, 35932, 36032, 36012, 35882, 35922, 36032, 36302, 35792, 35882, 36062, 35992, 36092, 36012, 35882, 35992, 
gpgpu_n_tot_thrd_icount = 1110394496
gpgpu_n_tot_w_icount = 34699828
gpgpu_n_stall_shd_mem = 7666441
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10659456
gpgpu_n_mem_write_global = 11108990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 70449788
gpgpu_n_store_insn = 85072042
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131479040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1917442
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5748999
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17859889	W0_Idle:65008466	W0_Scoreboard:191742841	W1:631210	W2:347800	W3:264440	W4:223710	W5:206340	W6:188210	W7:168990	W8:148050	W9:128920	W10:106470	W11:87380	W12:71890	W13:56540	W14:45080	W15:35570	W16:28800	W17:24190	W18:22870	W19:24020	W20:28180	W21:36040	W22:48350	W23:64580	W24:83330	W25:103020	W26:122660	W27:139650	W28:154330	W29:169740	W30:188103	W31:238410	W32:30512955
single_issue_nums: WS0:8675121	WS1:8674171	WS2:8676048	WS3:8674488	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48710920 {8:6088865,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 444359600 {40:11108990,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 182823640 {40:4570591,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243554600 {40:6088865,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88871920 {8:11108990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 182823640 {40:4570591,}
maxmflatency = 3331 
max_icnt2mem_latency = 1810 
maxmrqlatency = 2768 
max_icnt2sh_latency = 384 
averagemflatency = 747 
avg_icnt2mem_latency = 265 
avg_mrq_latency = 184 
avg_icnt2sh_latency = 8 
mrq_lat_table:1149656 	100262 	158463 	369679 	793943 	1217031 	1647254 	2391885 	2004451 	551953 	141531 	432 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5585801 	4025994 	6578599 	5570035 	8017 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1427498 	1041254 	943199 	585925 	9940733 	1758143 	1496445 	459402 	1198701 	2917146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13990845 	3887262 	1835679 	894695 	602578 	417026 	135078 	5283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	714 	1327 	539 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[1]:        64        64        62        64        64        64        64        64        64        48        64        64        63        62        55        60 
dram[2]:        64        64        64        59        64        64        60        64        52        56        64        64        59        56        64        64 
dram[3]:        61        64        64        64        64        64        64        64        64        64        64        64        58        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        57        56        60        64 
dram[5]:        64        64        64        64        59        64        64        64        64        58        64        64        57        64        64        64 
dram[6]:        64        64        60        60        64        64        64        64        64        64        64        64        57        60        64        64 
dram[7]:        64        60        64        64        64        64        56        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        62        64        64        64        60        64        64        64        64        64        63        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[10]:        64        64        64        63        64        64        64        64        64        64        64        64        56        64        64        64 
dram[11]:        64        64        64        61        64        64        64        64        64        64        64        64        63        60        64        64 
maximum service time to same row:
dram[0]:     17506     17450     15537     15538     15976     16184     15851     15814     16084     15986     15795     15853     16722     16730     16412     16423 
dram[1]:     17458     17445     15535     15422     16183     16274     15911     15995     15991     16006     15813     15806     16725     16741     16443     16339 
dram[2]:     17467     17477     15412     15413     16320     16125     16000     15832     15976     15977     15793     15797     16737     16727     16423     16423 
dram[3]:     17475     17479     15414     15517     16111     16287     15838     16065     15940     15994     15801     15809     16743     16727     16434     16431 
dram[4]:     17483     17486     15520     15520     16218     16219     15998     16068     15929     15930     15831     15829     16731     16715     16432     16433 
dram[5]:     17480     17483     15523     15427     16216     16231     15983     15980     15940     15924     15828     15820     16720     16682     16423     16423 
dram[6]:     17511     17469     15413     15416     16225     16178     15966     15855     15985     15989     15819     15859     16685     16692     16445     16558 
dram[7]:     17471     17479     15422     15429     16213     16189     15969     15863     16026     15998     15803     15807     16696     16723     16394     16396 
dram[8]:     17483     17501     15428     15517     16194     16121     15812     15799     16114     16112     15824     15826     16726     16741     16400     16406 
dram[9]:     17500     17500     15419     15523     16215     16210     15837     15971     16122     16118     15822     15836     16738     16710     16430     16435 
dram[10]:     17509     17512     15524     15526     16208     15965     15940     15840     15966     16084     15835     15834     16715     16700     16430     16429 
dram[11]:     17511     17510     15523     15533     15984     16163     15849     15853     16071     15978     15842     15847     16717     16732     16415     16418 
average row accesses per activate:
dram[0]:  4.359019  4.453742  4.444004  4.520792  4.396238  4.465924  4.452806  4.480476  4.377469  4.471127  4.467746  4.527259  4.416734  4.502512  4.392166  4.461738 
dram[1]:  4.342311  4.430101  4.454612  4.522335  4.396363  4.508276  4.355412  4.533940  4.327734  4.441017  4.453267  4.598046  4.426610  4.526071  4.405662  4.474048 
dram[2]:  4.415478  4.492311  4.468658  4.499713  4.372704  4.463005  4.430660  4.553502  4.419339  4.496261  4.507494  4.621464  4.429301  4.549730  4.444310  4.483146 
dram[3]:  4.400947  4.447618  4.511241  4.510810  4.370604  4.471672  4.496377  4.509936  4.414164  4.474806  4.504932  4.566503  4.426317  4.427626  4.386827  4.450939 
dram[4]:  4.318663  4.439777  4.420840  4.503328  4.356154  4.490779  4.404439  4.515064  4.449211  4.410701  4.438348  4.517687  4.361890  4.463059  4.442590  4.486617 
dram[5]:  4.414770  4.460808  4.463790  4.562829  4.408519  4.466258  4.420608  4.542139  4.394234  4.513172  4.410304  4.568928  4.440694  4.526316  4.353867  4.488454 
dram[6]:  4.306675  4.413217  4.468891  4.525274  4.408078  4.500412  4.472687  4.573853  4.485367  4.571967  4.421027  4.557232  4.337252  4.424179  4.430407  4.502300 
dram[7]:  4.318285  4.358095  4.381705  4.545651  4.425247  4.444876  4.480403  4.491456  4.444599  4.489539  4.423176  4.548062  4.382648  4.446103  4.378236  4.410873 
dram[8]:  4.392446  4.446433  4.490093  4.602101  4.336656  4.509778  4.426579  4.484458  4.370482  4.425905  4.497988  4.540096  4.420190  4.465499  4.348700  4.403198 
dram[9]:  4.391217  4.445644  4.472449  4.531201  4.433168  4.531133  4.446121  4.534391  4.398923  4.453519  4.519564  4.461152  4.390677  4.470704  4.393513  4.486848 
dram[10]:  4.406631  4.448401  4.441107  4.455046  4.400902  4.522761  4.410152  4.469638  4.463440  4.440407  4.466184  4.503608  4.454434  4.471498  4.474363  4.461564 
dram[11]:  4.388373  4.448718  4.396463  4.458732  4.454257  4.543585  4.401880  4.509327  4.361729  4.445861  4.455417  4.562312  4.395812  4.428514  4.406727  4.455046 
average row locality = 10526540/2363913 = 4.453015
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     39707     39592     39560     39513     39463     39608     39611     39597     39500     39475     39438     39522     39387     39461     39706     39681 
dram[1]:     39605     39655     39566     39534     39430     39516     39757     39571     39583     39574     39517     39392     39333     39357     39487     39636 
dram[2]:     39519     39582     39512     39606     39632     39513     39573     39446     39460     39476     39463     39375     39446     39561     39577     39652 
dram[3]:     39536     39630     39391     39587     39526     39405     39430     39446     39442     39530     39514     39466     39464     39573     39569     39613 
dram[4]:     39677     39598     39490     39525     39526     39529     39594     39472     39447     39591     39595     39605     39610     39570     39505     39615 
dram[5]:     39479     39613     39505     39465     39425     39403     39605     39612     39472     39440     39679     39543     39486     39455     39633     39633 
dram[6]:     39648     39762     39466     39575     39486     39468     39537     39496     39392     39400     39607     39434     39621     39597     39549     39524 
dram[7]:     39689     39830     39608     39433     39494     39588     39455     39603     39356     39364     39523     39474     39645     39529     39606     39639 
dram[8]:     39566     39590     39419     39225     39524     39440     39604     39644     39520     39542     39487     39591     39503     39538     39729     39836 
dram[9]:     39602     39506     39566     39475     39370     39377     39539     39561     39496     39572     39492     39662     39552     39498     39645     39589 
dram[10]:     39560     39628     39575     39670     39445     39418     39751     39665     39490     39648     39625     39608     39461     39592     39515     39645 
dram[11]:     39606     39527     39608     39633     39451     39280     39506     39575     39459     39467     39553     39466     39514     39587     39556     39688 
total dram reads = 7591676
bank skew: 39836/39225 = 1.02
chip skew: 633296/632122 = 1.00
number of total write accesses:
dram[0]:     54749     54635     54581     54524     54513     54629     54587     54571     54522     54481     54491     54594     54420     54489     54833     54812 
dram[1]:     54656     54700     54582     54534     54453     54546     54722     54559     54576     54579     54570     54454     54363     54401     54611     54733 
dram[2]:     54570     54638     54511     54602     54637     54543     54563     54415     54458     54461     54525     54452     54480     54607     54694     54759 
dram[3]:     54600     54657     54383     54615     54550     54424     54425     54428     54454     54541     54577     54521     54494     54606     54688     54731 
dram[4]:     54713     54657     54506     54520     54549     54544     54564     54455     54444     54599     54651     54648     54637     54608     54609     54707 
dram[5]:     54504     54658     54501     54481     54456     54424     54584     54584     54474     54444     54760     54596     54516     54495     54752     54762 
dram[6]:     54717     54805     54475     54589     54515     54498     54516     54476     54397     54428     54660     54503     54636     54627     54682     54616 
dram[7]:     54737     54871     54595     54429     54517     54619     54419     54592     54373     54363     54596     54536     54683     54569     54731     54745 
dram[8]:     54632     54630     54411     54221     54553     54473     54573     54624     54518     54536     54549     54651     54556     54578     54848     54953 
dram[9]:     54668     54548     54583     54497     54391     54382     54510     54524     54516     54573     54529     54720     54589     54553     54757     54711 
dram[10]:     54601     54677     54587     54671     54461     54448     54731     54643     54497     54651     54689     54652     54494     54630     54631     54776 
dram[11]:     54659     54559     54617     54636     54453     54303     54486     54562     54478     54482     54594     54523     54575     54636     54662     54805 
total dram writes = 10478222
bank skew: 54953/54221 = 1.01
chip skew: 873839/872694 = 1.00
average mf latency per bank:
dram[0]:        970       941       976       945       971       946       975       942       975       943       967       940       969       939       972       941
dram[1]:        820       831       821       832       821       835       825       834       828       837       819       831       822       831       820       833
dram[2]:        893       895       895       895       895       897       896       897       901       898       897       893       897       898       893       896
dram[3]:        834       824       839       826       841       826       838       827       847       832       838       826       844       829       839       827
dram[4]:        895       862       894       865       895       865       901       865       901       869       894       862       900       864       894       863
dram[5]:        935       906       941       907       939       911       940       913       946       916       935       910       943       913       941       908
dram[6]:        899       901       904       906       904       905       899       903       903       906       900       897       901       900       900       897
dram[7]:        914       915       917       916       924       920       919       918       921       922       911       915       916       916       913       917
dram[8]:        922       897       923       898       924       901       923       898       920       899       916       895       919       898       917       898
dram[9]:        898       905       904       908       903       912       903       910       906       914       901       910       903       911       901       908
dram[10]:        949       974       946       973       947       976       946       974       950       978       946       971       952       978       950       975
dram[11]:        868       884       868       887       869       888       865       889       870       888       866       883       868       890       870       887
maximum mf latency per bank:
dram[0]:       2529      2542      3024      3022      2324      2620      2201      2667      2833      2410      2533      2472      2395      2492      2278      2296
dram[1]:       2690      2332      2681      2711      2144      2448      2468      2836      2365      2370      2477      2189      2538      2420      2252      2234
dram[2]:       2431      2253      2738      2743      2473      2799      2908      2439      2219      2298      2221      2633      2480      2362      2213      2337
dram[3]:       2288      2340      2598      2485      2348      2636      2184      2427      2083      2492      2807      2813      2349      2433      2341      2718
dram[4]:       2562      2514      2566      2790      2283      2232      2818      2589      2399      2378      2797      2566      2501      2400      2221      2069
dram[5]:       2388      2532      2598      2991      2420      2245      2499      2819      2413      2747      2500      2438      2437      2638      2300      2406
dram[6]:       2742      2845      2819      2357      2232      2273      2642      2686      2188      2223      2767      2783      2424      2518      2460      2792
dram[7]:       2340      2431      2386      2493      2372      2411      2529      2819      2220      2263      2459      2624      2506      2434      2317      3331
dram[8]:       2524      2413      2518      2398      2175      2305      2644      2311      2104      2321      2373      2935      2632      2423      2470      2397
dram[9]:       2452      2437      2522      2570      2221      2454      2447      2219      2214      2505      2407      2468      2762      2400      2416      2415
dram[10]:       2441      2641      2575      2495      2629      2651      2153      2449      2345      2751      2323      2489      2526      2754      2388      2571
dram[11]:       2699      2935      2420      2659      2404      2243      2419      2922      2588      2075      3037      2401      2233      2241      2983      2529

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4796619 n_act=197263 n_pre=197247 n_ref_event=0 n_req=877585 n_rd=632821 n_rd_L2_A=0 n_write=0 n_wr_bk=873431 bw_util=0.9057
n_activity=6588003 dram_eff=0.9145
bk0: 39707a 2354540i bk1: 39592a 2287475i bk2: 39560a 2366731i bk3: 39513a 2325624i bk4: 39463a 2401241i bk5: 39608a 2318396i bk6: 39611a 2366815i bk7: 39597a 2286229i bk8: 39500a 2401935i bk9: 39475a 2331854i bk10: 39438a 2374803i bk11: 39522a 2329413i bk12: 39387a 2410451i bk13: 39461a 2378443i bk14: 39706a 2312032i bk15: 39681a 2246211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775221
Row_Buffer_Locality_read = 0.844379
Row_Buffer_Locality_write = 0.596415
Bank_Level_Parallism = 10.593905
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 4.460778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.905731 
total_CMD = 6652092 
util_bw = 6025008 
Wasted_Col = 561963 
Wasted_Row = 615 
Idle = 64506 

BW Util Bottlenecks: 
RCDc_limit = 339761 
RCDWRc_limit = 165215 
WTRc_limit = 1278751 
RTWc_limit = 2661060 
CCDLc_limit = 652519 
rwq = 0 
CCDLc_limit_alone = 299584 
WTRc_limit_alone = 1189308 
RTWc_limit_alone = 2397568 

Commands details: 
total_CMD = 6652092 
n_nop = 4796619 
Read = 632821 
Write = 0 
L2_Alloc = 0 
L2_WB = 873431 
n_act = 197263 
n_pre = 197247 
n_ref = 0 
n_req = 877585 
total_req = 1506252 

Dual Bus Interface Util: 
issued_total_row = 394510 
issued_total_col = 1506252 
Row_Bus_Util =  0.059306 
CoL_Bus_Util = 0.226433 
Either_Row_CoL_Bus_Util = 0.278931 
Issued_on_Two_Bus_Simul_Util = 0.006808 
issued_two_Eff = 0.024408 
queue_avg = 62.646988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4796968 n_act=197128 n_pre=197112 n_ref_event=0 n_req=876909 n_rd=632513 n_rd_L2_A=0 n_write=0 n_wr_bk=873039 bw_util=0.9053
n_activity=6588184 dram_eff=0.9141
bk0: 39605a 2364656i bk1: 39655a 2325095i bk2: 39566a 2399344i bk3: 39534a 2317177i bk4: 39430a 2445347i bk5: 39516a 2398157i bk6: 39757a 2329187i bk7: 39571a 2340212i bk8: 39583a 2381169i bk9: 39574a 2357778i bk10: 39517a 2391821i bk11: 39392a 2351191i bk12: 39333a 2448210i bk13: 39357a 2392033i bk14: 39487a 2361828i bk15: 39636a 2306896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775201
Row_Buffer_Locality_read = 0.843758
Row_Buffer_Locality_write = 0.597772
Bank_Level_Parallism = 10.530807
Bank_Level_Parallism_Col = 9.112625
Bank_Level_Parallism_Ready = 4.444903
write_to_read_ratio_blp_rw_average = 0.689055
GrpLevelPara = 3.865024 

BW Util details:
bwutil = 0.905310 
total_CMD = 6652092 
util_bw = 6022208 
Wasted_Col = 564044 
Wasted_Row = 1131 
Idle = 64709 

BW Util Bottlenecks: 
RCDc_limit = 343989 
RCDWRc_limit = 165338 
WTRc_limit = 1273722 
RTWc_limit = 2656863 
CCDLc_limit = 649303 
rwq = 0 
CCDLc_limit_alone = 299309 
WTRc_limit_alone = 1186720 
RTWc_limit_alone = 2393871 

Commands details: 
total_CMD = 6652092 
n_nop = 4796968 
Read = 632513 
Write = 0 
L2_Alloc = 0 
L2_WB = 873039 
n_act = 197128 
n_pre = 197112 
n_ref = 0 
n_req = 876909 
total_req = 1505552 

Dual Bus Interface Util: 
issued_total_row = 394240 
issued_total_col = 1505552 
Row_Bus_Util =  0.059266 
CoL_Bus_Util = 0.226328 
Either_Row_CoL_Bus_Util = 0.278878 
Issued_on_Two_Bus_Simul_Util = 0.006715 
issued_two_Eff = 0.024078 
queue_avg = 62.317520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.3175
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4799665 n_act=195860 n_pre=195844 n_ref_event=0 n_req=876882 n_rd=632393 n_rd_L2_A=0 n_write=0 n_wr_bk=872915 bw_util=0.9052
n_activity=6588217 dram_eff=0.9139
bk0: 39519a 2424407i bk1: 39582a 2350784i bk2: 39512a 2387480i bk3: 39606a 2321746i bk4: 39632a 2406455i bk5: 39513a 2385570i bk6: 39573a 2380179i bk7: 39446a 2377422i bk8: 39460a 2432276i bk9: 39476a 2360621i bk10: 39463a 2419771i bk11: 39375a 2371940i bk12: 39446a 2428195i bk13: 39561a 2396641i bk14: 39577a 2380428i bk15: 39652a 2298256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776640
Row_Buffer_Locality_read = 0.845226
Row_Buffer_Locality_write = 0.599238
Bank_Level_Parallism = 10.498454
Bank_Level_Parallism_Col = 9.093962
Bank_Level_Parallism_Ready = 4.419182
write_to_read_ratio_blp_rw_average = 0.690501
GrpLevelPara = 3.863966 

BW Util details:
bwutil = 0.905164 
total_CMD = 6652092 
util_bw = 6021232 
Wasted_Col = 565122 
Wasted_Row = 1163 
Idle = 64575 

BW Util Bottlenecks: 
RCDc_limit = 338753 
RCDWRc_limit = 164116 
WTRc_limit = 1263030 
RTWc_limit = 2673950 
CCDLc_limit = 656804 
rwq = 0 
CCDLc_limit_alone = 303435 
WTRc_limit_alone = 1176698 
RTWc_limit_alone = 2406913 

Commands details: 
total_CMD = 6652092 
n_nop = 4799665 
Read = 632393 
Write = 0 
L2_Alloc = 0 
L2_WB = 872915 
n_act = 195860 
n_pre = 195844 
n_ref = 0 
n_req = 876882 
total_req = 1505308 

Dual Bus Interface Util: 
issued_total_row = 391704 
issued_total_col = 1505308 
Row_Bus_Util =  0.058884 
CoL_Bus_Util = 0.226291 
Either_Row_CoL_Bus_Util = 0.278473 
Issued_on_Two_Bus_Simul_Util = 0.006702 
issued_two_Eff = 0.024068 
queue_avg = 62.519943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.5199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4799315 n_act=196506 n_pre=196490 n_ref_event=0 n_req=876425 n_rd=632122 n_rd_L2_A=0 n_write=0 n_wr_bk=872694 bw_util=0.9049
n_activity=6588028 dram_eff=0.9137
bk0: 39536a 2405054i bk1: 39630a 2321196i bk2: 39391a 2414480i bk3: 39587a 2308011i bk4: 39526a 2406619i bk5: 39405a 2394125i bk6: 39430a 2445811i bk7: 39446a 2337251i bk8: 39442a 2406240i bk9: 39530a 2351311i bk10: 39514a 2410290i bk11: 39466a 2382314i bk12: 39464a 2444178i bk13: 39573a 2327566i bk14: 39569a 2340773i bk15: 39613a 2268870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775787
Row_Buffer_Locality_read = 0.844733
Row_Buffer_Locality_write = 0.597393
Bank_Level_Parallism = 10.522693
Bank_Level_Parallism_Col = 9.115614
Bank_Level_Parallism_Ready = 4.437986
write_to_read_ratio_blp_rw_average = 0.688820
GrpLevelPara = 3.863452 

BW Util details:
bwutil = 0.904868 
total_CMD = 6652092 
util_bw = 6019264 
Wasted_Col = 566808 
Wasted_Row = 1242 
Idle = 64778 

BW Util Bottlenecks: 
RCDc_limit = 340595 
RCDWRc_limit = 164798 
WTRc_limit = 1281617 
RTWc_limit = 2666632 
CCDLc_limit = 661529 
rwq = 0 
CCDLc_limit_alone = 304213 
WTRc_limit_alone = 1190805 
RTWc_limit_alone = 2400128 

Commands details: 
total_CMD = 6652092 
n_nop = 4799315 
Read = 632122 
Write = 0 
L2_Alloc = 0 
L2_WB = 872694 
n_act = 196506 
n_pre = 196490 
n_ref = 0 
n_req = 876425 
total_req = 1504816 

Dual Bus Interface Util: 
issued_total_row = 392996 
issued_total_col = 1504816 
Row_Bus_Util =  0.059079 
CoL_Bus_Util = 0.226217 
Either_Row_CoL_Bus_Util = 0.278525 
Issued_on_Two_Bus_Simul_Util = 0.006770 
issued_two_Eff = 0.024307 
queue_avg = 62.281952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4795647 n_act=197791 n_pre=197775 n_ref_event=0 n_req=877782 n_rd=632949 n_rd_L2_A=0 n_write=0 n_wr_bk=873411 bw_util=0.9058
n_activity=6588071 dram_eff=0.9146
bk0: 39677a 2326838i bk1: 39598a 2309094i bk2: 39490a 2354925i bk3: 39525a 2305544i bk4: 39526a 2366654i bk5: 39529a 2339965i bk6: 39594a 2339785i bk7: 39472a 2304894i bk8: 39447a 2398252i bk9: 39591a 2309715i bk10: 39595a 2355636i bk11: 39605a 2321626i bk12: 39610a 2362729i bk13: 39570a 2339543i bk14: 39505a 2349653i bk15: 39615a 2282099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774670
Row_Buffer_Locality_read = 0.843855
Row_Buffer_Locality_write = 0.595810
Bank_Level_Parallism = 10.613070
Bank_Level_Parallism_Col = 9.189298
Bank_Level_Parallism_Ready = 4.465944
write_to_read_ratio_blp_rw_average = 0.689310
GrpLevelPara = 3.869569 

BW Util details:
bwutil = 0.905796 
total_CMD = 6652092 
util_bw = 6025440 
Wasted_Col = 560982 
Wasted_Row = 989 
Idle = 64681 

BW Util Bottlenecks: 
RCDc_limit = 341072 
RCDWRc_limit = 162474 
WTRc_limit = 1284914 
RTWc_limit = 2666038 
CCDLc_limit = 652483 
rwq = 0 
CCDLc_limit_alone = 299896 
WTRc_limit_alone = 1195996 
RTWc_limit_alone = 2402369 

Commands details: 
total_CMD = 6652092 
n_nop = 4795647 
Read = 632949 
Write = 0 
L2_Alloc = 0 
L2_WB = 873411 
n_act = 197791 
n_pre = 197775 
n_ref = 0 
n_req = 877782 
total_req = 1506360 

Dual Bus Interface Util: 
issued_total_row = 395566 
issued_total_col = 1506360 
Row_Bus_Util =  0.059465 
CoL_Bus_Util = 0.226449 
Either_Row_CoL_Bus_Util = 0.279077 
Issued_on_Two_Bus_Simul_Util = 0.006837 
issued_two_Eff = 0.024499 
queue_avg = 62.742199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4798190 n_act=196445 n_pre=196429 n_ref_event=0 n_req=876898 n_rd=632448 n_rd_L2_A=0 n_write=0 n_wr_bk=872991 bw_util=0.9052
n_activity=6587970 dram_eff=0.9141
bk0: 39479a 2387430i bk1: 39613a 2304771i bk2: 39505a 2378462i bk3: 39465a 2347320i bk4: 39425a 2449343i bk5: 39403a 2378241i bk6: 39605a 2384851i bk7: 39612a 2334303i bk8: 39472a 2430041i bk9: 39440a 2367675i bk10: 39679a 2371438i bk11: 39543a 2347656i bk12: 39486a 2413277i bk13: 39455a 2363264i bk14: 39633a 2303263i bk15: 39633a 2270240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775977
Row_Buffer_Locality_read = 0.844612
Row_Buffer_Locality_write = 0.598405
Bank_Level_Parallism = 10.542583
Bank_Level_Parallism_Col = 9.133415
Bank_Level_Parallism_Ready = 4.442784
write_to_read_ratio_blp_rw_average = 0.689014
GrpLevelPara = 3.867335 

BW Util details:
bwutil = 0.905242 
total_CMD = 6652092 
util_bw = 6021756 
Wasted_Col = 564670 
Wasted_Row = 1038 
Idle = 64628 

BW Util Bottlenecks: 
RCDc_limit = 337471 
RCDWRc_limit = 164445 
WTRc_limit = 1284533 
RTWc_limit = 2656053 
CCDLc_limit = 655766 
rwq = 0 
CCDLc_limit_alone = 301257 
WTRc_limit_alone = 1194561 
RTWc_limit_alone = 2391516 

Commands details: 
total_CMD = 6652092 
n_nop = 4798190 
Read = 632448 
Write = 0 
L2_Alloc = 0 
L2_WB = 872991 
n_act = 196445 
n_pre = 196429 
n_ref = 0 
n_req = 876898 
total_req = 1505439 

Dual Bus Interface Util: 
issued_total_row = 392874 
issued_total_col = 1505439 
Row_Bus_Util =  0.059060 
CoL_Bus_Util = 0.226311 
Either_Row_CoL_Bus_Util = 0.278695 
Issued_on_Two_Bus_Simul_Util = 0.006676 
issued_two_Eff = 0.023955 
queue_avg = 62.550179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.5502
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4798110 n_act=196615 n_pre=196599 n_ref_event=0 n_req=877097 n_rd=632562 n_rd_L2_A=0 n_write=0 n_wr_bk=873140 bw_util=0.9054
n_activity=6588080 dram_eff=0.9142
bk0: 39648a 2376496i bk1: 39762a 2303737i bk2: 39466a 2421280i bk3: 39575a 2327179i bk4: 39486a 2442467i bk5: 39468a 2352341i bk6: 39537a 2434310i bk7: 39496a 2357615i bk8: 39392a 2453591i bk9: 39400a 2381569i bk10: 39607a 2395028i bk11: 39434a 2346968i bk12: 39621a 2394350i bk13: 39597a 2338747i bk14: 39549a 2381203i bk15: 39524a 2364520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775834
Row_Buffer_Locality_read = 0.844139
Row_Buffer_Locality_write = 0.599145
Bank_Level_Parallism = 10.506437
Bank_Level_Parallism_Col = 9.095975
Bank_Level_Parallism_Ready = 4.428895
write_to_read_ratio_blp_rw_average = 0.687526
GrpLevelPara = 3.864200 

BW Util details:
bwutil = 0.905401 
total_CMD = 6652092 
util_bw = 6022808 
Wasted_Col = 563593 
Wasted_Row = 1014 
Idle = 64677 

BW Util Bottlenecks: 
RCDc_limit = 338291 
RCDWRc_limit = 165716 
WTRc_limit = 1283567 
RTWc_limit = 2630169 
CCDLc_limit = 650745 
rwq = 0 
CCDLc_limit_alone = 301358 
WTRc_limit_alone = 1194608 
RTWc_limit_alone = 2369741 

Commands details: 
total_CMD = 6652092 
n_nop = 4798110 
Read = 632562 
Write = 0 
L2_Alloc = 0 
L2_WB = 873140 
n_act = 196615 
n_pre = 196599 
n_ref = 0 
n_req = 877097 
total_req = 1505702 

Dual Bus Interface Util: 
issued_total_row = 393214 
issued_total_col = 1505702 
Row_Bus_Util =  0.059111 
CoL_Bus_Util = 0.226350 
Either_Row_CoL_Bus_Util = 0.278707 
Issued_on_Two_Bus_Simul_Util = 0.006755 
issued_two_Eff = 0.024236 
queue_avg = 62.294777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.2948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4795495 n_act=197866 n_pre=197850 n_ref_event=0 n_req=877438 n_rd=632836 n_rd_L2_A=0 n_write=0 n_wr_bk=873375 bw_util=0.9057
n_activity=6587792 dram_eff=0.9145
bk0: 39689a 2337247i bk1: 39830a 2257322i bk2: 39608a 2365601i bk3: 39433a 2355601i bk4: 39494a 2421657i bk5: 39588a 2298758i bk6: 39455a 2400935i bk7: 39603a 2282839i bk8: 39356a 2432201i bk9: 39364a 2374241i bk10: 39523a 2361945i bk11: 39474a 2356536i bk12: 39645a 2376524i bk13: 39529a 2338949i bk14: 39606a 2328544i bk15: 39639a 2231796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774496
Row_Buffer_Locality_read = 0.843528
Row_Buffer_Locality_write = 0.595895
Bank_Level_Parallism = 10.590307
Bank_Level_Parallism_Col = 9.163019
Bank_Level_Parallism_Ready = 4.452748
write_to_read_ratio_blp_rw_average = 0.689455
GrpLevelPara = 3.865899 

BW Util details:
bwutil = 0.905707 
total_CMD = 6652092 
util_bw = 6024844 
Wasted_Col = 561400 
Wasted_Row = 870 
Idle = 64978 

BW Util Bottlenecks: 
RCDc_limit = 341494 
RCDWRc_limit = 164697 
WTRc_limit = 1277345 
RTWc_limit = 2655146 
CCDLc_limit = 651645 
rwq = 0 
CCDLc_limit_alone = 298961 
WTRc_limit_alone = 1186961 
RTWc_limit_alone = 2392846 

Commands details: 
total_CMD = 6652092 
n_nop = 4795495 
Read = 632836 
Write = 0 
L2_Alloc = 0 
L2_WB = 873375 
n_act = 197866 
n_pre = 197850 
n_ref = 0 
n_req = 877438 
total_req = 1506211 

Dual Bus Interface Util: 
issued_total_row = 395716 
issued_total_col = 1506211 
Row_Bus_Util =  0.059487 
CoL_Bus_Util = 0.226427 
Either_Row_CoL_Bus_Util = 0.279100 
Issued_on_Two_Bus_Simul_Util = 0.006814 
issued_two_Eff = 0.024416 
queue_avg = 62.525932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.5259
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4796528 n_act=197347 n_pre=197331 n_ref_event=0 n_req=877463 n_rd=632758 n_rd_L2_A=0 n_write=0 n_wr_bk=873306 bw_util=0.9056
n_activity=6587744 dram_eff=0.9145
bk0: 39566a 2364870i bk1: 39590a 2332906i bk2: 39419a 2378641i bk3: 39225a 2384630i bk4: 39524a 2397637i bk5: 39440a 2354026i bk6: 39604a 2374170i bk7: 39644a 2284868i bk8: 39520a 2394329i bk9: 39542a 2346729i bk10: 39487a 2386299i bk11: 39591a 2330781i bk12: 39503a 2411035i bk13: 39538a 2309400i bk14: 39729a 2303155i bk15: 39836a 2212517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775094
Row_Buffer_Locality_read = 0.844124
Row_Buffer_Locality_write = 0.596596
Bank_Level_Parallism = 10.583528
Bank_Level_Parallism_Col = 9.158189
Bank_Level_Parallism_Ready = 4.455322
write_to_read_ratio_blp_rw_average = 0.690323
GrpLevelPara = 3.866673 

BW Util details:
bwutil = 0.905618 
total_CMD = 6652092 
util_bw = 6024256 
Wasted_Col = 562016 
Wasted_Row = 838 
Idle = 64982 

BW Util Bottlenecks: 
RCDc_limit = 339772 
RCDWRc_limit = 163127 
WTRc_limit = 1274316 
RTWc_limit = 2674595 
CCDLc_limit = 656192 
rwq = 0 
CCDLc_limit_alone = 300656 
WTRc_limit_alone = 1186606 
RTWc_limit_alone = 2406769 

Commands details: 
total_CMD = 6652092 
n_nop = 4796528 
Read = 632758 
Write = 0 
L2_Alloc = 0 
L2_WB = 873306 
n_act = 197347 
n_pre = 197331 
n_ref = 0 
n_req = 877463 
total_req = 1506064 

Dual Bus Interface Util: 
issued_total_row = 394678 
issued_total_col = 1506064 
Row_Bus_Util =  0.059331 
CoL_Bus_Util = 0.226405 
Either_Row_CoL_Bus_Util = 0.278944 
Issued_on_Two_Bus_Simul_Util = 0.006792 
issued_two_Eff = 0.024347 
queue_avg = 62.333290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.3333
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4798730 n_act=196630 n_pre=196614 n_ref_event=0 n_req=876857 n_rd=632502 n_rd_L2_A=0 n_write=0 n_wr_bk=873051 bw_util=0.9053
n_activity=6587480 dram_eff=0.9142
bk0: 39602a 2393229i bk1: 39506a 2357536i bk2: 39566a 2360351i bk3: 39475a 2336916i bk4: 39370a 2458869i bk5: 39377a 2407707i bk6: 39539a 2357082i bk7: 39561a 2323770i bk8: 39496a 2430823i bk9: 39572a 2329053i bk10: 39492a 2394744i bk11: 39662a 2312504i bk12: 39552a 2432293i bk13: 39498a 2365202i bk14: 39645a 2330173i bk15: 39589a 2313924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775756
Row_Buffer_Locality_read = 0.844083
Row_Buffer_Locality_write = 0.598895
Bank_Level_Parallism = 10.532236
Bank_Level_Parallism_Col = 9.119208
Bank_Level_Parallism_Ready = 4.442113
write_to_read_ratio_blp_rw_average = 0.689054
GrpLevelPara = 3.862851 

BW Util details:
bwutil = 0.905311 
total_CMD = 6652092 
util_bw = 6022212 
Wasted_Col = 563602 
Wasted_Row = 1075 
Idle = 65203 

BW Util Bottlenecks: 
RCDc_limit = 340499 
RCDWRc_limit = 164786 
WTRc_limit = 1274796 
RTWc_limit = 2645635 
CCDLc_limit = 650455 
rwq = 0 
CCDLc_limit_alone = 299220 
WTRc_limit_alone = 1186943 
RTWc_limit_alone = 2382253 

Commands details: 
total_CMD = 6652092 
n_nop = 4798730 
Read = 632502 
Write = 0 
L2_Alloc = 0 
L2_WB = 873051 
n_act = 196630 
n_pre = 196614 
n_ref = 0 
n_req = 876857 
total_req = 1505553 

Dual Bus Interface Util: 
issued_total_row = 393244 
issued_total_col = 1505553 
Row_Bus_Util =  0.059116 
CoL_Bus_Util = 0.226328 
Either_Row_CoL_Bus_Util = 0.278613 
Issued_on_Two_Bus_Simul_Util = 0.006830 
issued_two_Eff = 0.024515 
queue_avg = 62.177467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.1775
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4795722 n_act=197140 n_pre=197124 n_ref_event=0 n_req=878337 n_rd=633296 n_rd_L2_A=0 n_write=0 n_wr_bk=873839 bw_util=0.9063
n_activity=6587720 dram_eff=0.9151
bk0: 39560a 2373437i bk1: 39628a 2295252i bk2: 39575a 2374820i bk3: 39670a 2308382i bk4: 39445a 2449502i bk5: 39418a 2339080i bk6: 39751a 2348687i bk7: 39665a 2263868i bk8: 39490a 2439395i bk9: 39648a 2323812i bk10: 39625a 2379333i bk11: 39608a 2326294i bk12: 39461a 2404581i bk13: 39592a 2330589i bk14: 39515a 2369970i bk15: 39645a 2260490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775553
Row_Buffer_Locality_read = 0.844581
Row_Buffer_Locality_write = 0.597153
Bank_Level_Parallism = 10.580280
Bank_Level_Parallism_Col = 9.154752
Bank_Level_Parallism_Ready = 4.432080
write_to_read_ratio_blp_rw_average = 0.689858
GrpLevelPara = 3.869923 

BW Util details:
bwutil = 0.906262 
total_CMD = 6652092 
util_bw = 6028540 
Wasted_Col = 558095 
Wasted_Row = 693 
Idle = 64764 

BW Util Bottlenecks: 
RCDc_limit = 336852 
RCDWRc_limit = 164391 
WTRc_limit = 1284810 
RTWc_limit = 2653193 
CCDLc_limit = 650810 
rwq = 0 
CCDLc_limit_alone = 298288 
WTRc_limit_alone = 1194394 
RTWc_limit_alone = 2391087 

Commands details: 
total_CMD = 6652092 
n_nop = 4795722 
Read = 633296 
Write = 0 
L2_Alloc = 0 
L2_WB = 873839 
n_act = 197140 
n_pre = 197124 
n_ref = 0 
n_req = 878337 
total_req = 1507135 

Dual Bus Interface Util: 
issued_total_row = 394264 
issued_total_col = 1507135 
Row_Bus_Util =  0.059269 
CoL_Bus_Util = 0.226566 
Either_Row_CoL_Bus_Util = 0.279066 
Issued_on_Two_Bus_Simul_Util = 0.006769 
issued_two_Eff = 0.024256 
queue_avg = 62.856594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.8566
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6652092 n_nop=4796964 n_act=197322 n_pre=197306 n_ref_event=0 n_req=876867 n_rd=632476 n_rd_L2_A=0 n_write=0 n_wr_bk=873030 bw_util=0.9053
n_activity=6587896 dram_eff=0.9141
bk0: 39606a 2401478i bk1: 39527a 2335771i bk2: 39608a 2363029i bk3: 39633a 2301448i bk4: 39451a 2473619i bk5: 39280a 2443492i bk6: 39506a 2391737i bk7: 39575a 2329247i bk8: 39459a 2415665i bk9: 39467a 2356103i bk10: 39553a 2391010i bk11: 39466a 2366822i bk12: 39514a 2440841i bk13: 39587a 2333751i bk14: 39556a 2354596i bk15: 39688a 2279539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774969
Row_Buffer_Locality_read = 0.843419
Row_Buffer_Locality_write = 0.597825
Bank_Level_Parallism = 10.520230
Bank_Level_Parallism_Col = 9.105164
Bank_Level_Parallism_Ready = 4.436581
write_to_read_ratio_blp_rw_average = 0.687587
GrpLevelPara = 3.863484 

BW Util details:
bwutil = 0.905283 
total_CMD = 6652092 
util_bw = 6022024 
Wasted_Col = 564511 
Wasted_Row = 893 
Idle = 64664 

BW Util Bottlenecks: 
RCDc_limit = 344127 
RCDWRc_limit = 163162 
WTRc_limit = 1282257 
RTWc_limit = 2646242 
CCDLc_limit = 653177 
rwq = 0 
CCDLc_limit_alone = 299814 
WTRc_limit_alone = 1192849 
RTWc_limit_alone = 2382287 

Commands details: 
total_CMD = 6652092 
n_nop = 4796964 
Read = 632476 
Write = 0 
L2_Alloc = 0 
L2_WB = 873030 
n_act = 197322 
n_pre = 197306 
n_ref = 0 
n_req = 876867 
total_req = 1505506 

Dual Bus Interface Util: 
issued_total_row = 394628 
issued_total_col = 1505506 
Row_Bus_Util =  0.059324 
CoL_Bus_Util = 0.226321 
Either_Row_CoL_Bus_Util = 0.278879 
Issued_on_Two_Bus_Simul_Util = 0.006766 
issued_two_Eff = 0.024260 
queue_avg = 61.984226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.9842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 916061, Miss = 648684, Miss_rate = 0.708, Pending_hits = 13429, Reservation_fails = 1549
L2_cache_bank[1]: Access = 906235, Miss = 648761, Miss_rate = 0.716, Pending_hits = 5398, Reservation_fails = 1756
L2_cache_bank[2]: Access = 905587, Miss = 648590, Miss_rate = 0.716, Pending_hits = 5092, Reservation_fails = 1012
L2_cache_bank[3]: Access = 905540, Miss = 648547, Miss_rate = 0.716, Pending_hits = 5180, Reservation_fails = 1487
L2_cache_bank[4]: Access = 905420, Miss = 648496, Miss_rate = 0.716, Pending_hits = 5458, Reservation_fails = 1216
L2_cache_bank[5]: Access = 905185, Miss = 648523, Miss_rate = 0.716, Pending_hits = 5561, Reservation_fails = 2399
L2_cache_bank[6]: Access = 904484, Miss = 648188, Miss_rate = 0.717, Pending_hits = 5059, Reservation_fails = 739
L2_cache_bank[7]: Access = 905127, Miss = 648566, Miss_rate = 0.717, Pending_hits = 5263, Reservation_fails = 1388
L2_cache_bank[8]: Access = 916126, Miss = 648752, Miss_rate = 0.708, Pending_hits = 13814, Reservation_fails = 1405
L2_cache_bank[9]: Access = 905723, Miss = 648813, Miss_rate = 0.716, Pending_hits = 5556, Reservation_fails = 2980
L2_cache_bank[10]: Access = 906213, Miss = 648600, Miss_rate = 0.716, Pending_hits = 5294, Reservation_fails = 2186
L2_cache_bank[11]: Access = 906281, Miss = 648480, Miss_rate = 0.716, Pending_hits = 5345, Reservation_fails = 1531
L2_cache_bank[12]: Access = 905878, Miss = 648618, Miss_rate = 0.716, Pending_hits = 5251, Reservation_fails = 230
L2_cache_bank[13]: Access = 904768, Miss = 648568, Miss_rate = 0.717, Pending_hits = 5410, Reservation_fails = 564
L2_cache_bank[14]: Access = 907023, Miss = 648692, Miss_rate = 0.715, Pending_hits = 5420, Reservation_fails = 1291
L2_cache_bank[15]: Access = 905751, Miss = 648776, Miss_rate = 0.716, Pending_hits = 5415, Reservation_fails = 1147
L2_cache_bank[16]: Access = 915980, Miss = 648664, Miss_rate = 0.708, Pending_hits = 12721, Reservation_fails = 2488
L2_cache_bank[17]: Access = 906260, Miss = 648718, Miss_rate = 0.716, Pending_hits = 5443, Reservation_fails = 2655
L2_cache_bank[18]: Access = 904934, Miss = 648574, Miss_rate = 0.717, Pending_hits = 5235, Reservation_fails = 999
L2_cache_bank[19]: Access = 905563, Miss = 648552, Miss_rate = 0.716, Pending_hits = 5363, Reservation_fails = 1814
L2_cache_bank[20]: Access = 905604, Miss = 648734, Miss_rate = 0.716, Pending_hits = 5532, Reservation_fails = 1758
L2_cache_bank[21]: Access = 908080, Miss = 649186, Miss_rate = 0.715, Pending_hits = 5630, Reservation_fails = 2167
L2_cache_bank[22]: Access = 905543, Miss = 648565, Miss_rate = 0.716, Pending_hits = 5124, Reservation_fails = 1110
L2_cache_bank[23]: Access = 905080, Miss = 648535, Miss_rate = 0.717, Pending_hits = 5282, Reservation_fails = 1147
L2_total_cache_accesses = 21768446
L2_total_cache_misses = 15567182
L2_total_cache_miss_rate = 0.7151
L2_total_cache_pending_hits = 152275
L2_total_cache_reservation_fails = 37018
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2915505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2218337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5373339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 152275
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3133484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1993877
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5981629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10659456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11108990
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37018
L2_cache_data_port_util = 0.205
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=21768446
icnt_total_pkts_simt_to_mem=21768446
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21768446
Req_Network_cycles = 2593948
Req_Network_injected_packets_per_cycle =       8.3920 
Req_Network_conflicts_per_cycle =       3.2452
Req_Network_conflicts_per_cycle_util =       3.3610
Req_Bank_Level_Parallism =       8.6914
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8720
Req_Network_out_buffer_full_per_cycle =       0.0006
Req_Network_out_buffer_avg_util =      75.7841

Reply_Network_injected_packets_num = 21768446
Reply_Network_cycles = 2593948
Reply_Network_injected_packets_per_cycle =        8.3920
Reply_Network_conflicts_per_cycle =        4.4483
Reply_Network_conflicts_per_cycle_util =       4.4797
Reply_Bank_Level_Parallism =       8.4512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.1503
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2797
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 14 min, 0 sec (22440 sec)
gpgpu_simulation_rate = 43457 (inst/sec)
gpgpu_simulation_rate = 115 (cycle/sec)
gpgpu_silicon_slowdown = 11869565x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc10ebfec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfd0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fffc10ec0e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfa8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56224f461de5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x758 (mst_topo.1.sm_75.ptx:470) @%p1 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x798 (mst_topo.1.sm_75.ptx:479) @%p2 bra $L__BB4_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7e8 (mst_topo.1.sm_75.ptx:492) @%p3 bra $L__BB4_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x840 (mst_topo.1.sm_75.ptx:505) @%p4 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x878 (mst_topo.1.sm_75.ptx:513) @%p7 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8a8 (mst_topo.1.sm_75.ptx:520) @%p8 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8d0 (mst_topo.1.sm_75.ptx:526) bra.uni $L__BB4_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e0 (mst_topo.1.sm_75.ptx:532) cvt.u64.u32 %rd12, %r30;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x908 (mst_topo.1.sm_75.ptx:537) @%p9 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x950 (mst_topo.1.sm_75.ptx:547) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x998 (mst_topo.1.sm_75.ptx:558) @%p11 bra $L__BB4_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9b8 (mst_topo.1.sm_75.ptx:564) @%p12 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9e0 (mst_topo.1.sm_75.ptx:572) @%p13 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9e8 (mst_topo.1.sm_75.ptx:573) bra.uni $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (mst_topo.1.sm_75.ptx:529) ld.global.u32 %r29, [%rd7];

GPGPU-Sim PTX: ... end of reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'.
GPGPU-Sim PTX: pushing kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
Destroy streams for kernel 4: size 0
kernel_name = _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 2286492
gpu_sim_insn = 754160358
gpu_ipc =     329.8329
gpu_tot_sim_cycle = 4880440
gpu_tot_sim_insn = 1729352134
gpu_tot_ipc =     354.3435
gpu_tot_issued_cta = 98186
gpu_occupancy = 86.4244% 
gpu_tot_occupancy = 87.7793% 
max_total_param_size = 0
gpu_stall_dramfull = 14307785
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4937
partiton_level_parallism_total  =       8.9081
partiton_level_parallism_util =       9.5206
partiton_level_parallism_util_total  =       9.0750
L2_BW  =     414.6837 GB/Sec
L2_BW_total  =     389.1077 GB/Sec
gpu_total_sim_rate=39811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1608108, Miss = 888442, Miss_rate = 0.552, Pending_hits = 94597, Reservation_fails = 291793
	L1D_cache_core[1]: Access = 1613972, Miss = 893611, Miss_rate = 0.554, Pending_hits = 95071, Reservation_fails = 291650
	L1D_cache_core[2]: Access = 1614417, Miss = 892423, Miss_rate = 0.553, Pending_hits = 94804, Reservation_fails = 286915
	L1D_cache_core[3]: Access = 1611149, Miss = 890797, Miss_rate = 0.553, Pending_hits = 94854, Reservation_fails = 292312
	L1D_cache_core[4]: Access = 1613744, Miss = 892929, Miss_rate = 0.553, Pending_hits = 95079, Reservation_fails = 288727
	L1D_cache_core[5]: Access = 1615916, Miss = 895177, Miss_rate = 0.554, Pending_hits = 95181, Reservation_fails = 299643
	L1D_cache_core[6]: Access = 1609533, Miss = 890696, Miss_rate = 0.553, Pending_hits = 94953, Reservation_fails = 291353
	L1D_cache_core[7]: Access = 1605942, Miss = 885982, Miss_rate = 0.552, Pending_hits = 94803, Reservation_fails = 288737
	L1D_cache_core[8]: Access = 1613265, Miss = 891381, Miss_rate = 0.553, Pending_hits = 95143, Reservation_fails = 290269
	L1D_cache_core[9]: Access = 1613087, Miss = 892568, Miss_rate = 0.553, Pending_hits = 94547, Reservation_fails = 293874
	L1D_cache_core[10]: Access = 1612088, Miss = 890755, Miss_rate = 0.553, Pending_hits = 95385, Reservation_fails = 292594
	L1D_cache_core[11]: Access = 1620292, Miss = 896142, Miss_rate = 0.553, Pending_hits = 95347, Reservation_fails = 290527
	L1D_cache_core[12]: Access = 1617447, Miss = 895777, Miss_rate = 0.554, Pending_hits = 95037, Reservation_fails = 294538
	L1D_cache_core[13]: Access = 1616449, Miss = 894848, Miss_rate = 0.554, Pending_hits = 94857, Reservation_fails = 289810
	L1D_cache_core[14]: Access = 1613537, Miss = 890940, Miss_rate = 0.552, Pending_hits = 95083, Reservation_fails = 289578
	L1D_cache_core[15]: Access = 1611941, Miss = 891832, Miss_rate = 0.553, Pending_hits = 95032, Reservation_fails = 287939
	L1D_cache_core[16]: Access = 1615289, Miss = 893979, Miss_rate = 0.553, Pending_hits = 95206, Reservation_fails = 290399
	L1D_cache_core[17]: Access = 1614566, Miss = 894000, Miss_rate = 0.554, Pending_hits = 95198, Reservation_fails = 289300
	L1D_cache_core[18]: Access = 1610656, Miss = 890174, Miss_rate = 0.553, Pending_hits = 95092, Reservation_fails = 285745
	L1D_cache_core[19]: Access = 1610688, Miss = 890209, Miss_rate = 0.553, Pending_hits = 94744, Reservation_fails = 287858
	L1D_cache_core[20]: Access = 1611400, Miss = 889206, Miss_rate = 0.552, Pending_hits = 95237, Reservation_fails = 286792
	L1D_cache_core[21]: Access = 1612778, Miss = 892218, Miss_rate = 0.553, Pending_hits = 94950, Reservation_fails = 292201
	L1D_cache_core[22]: Access = 1607394, Miss = 889201, Miss_rate = 0.553, Pending_hits = 94703, Reservation_fails = 297075
	L1D_cache_core[23]: Access = 1611425, Miss = 892093, Miss_rate = 0.554, Pending_hits = 94744, Reservation_fails = 296956
	L1D_cache_core[24]: Access = 1617045, Miss = 894306, Miss_rate = 0.553, Pending_hits = 95059, Reservation_fails = 300542
	L1D_cache_core[25]: Access = 1614668, Miss = 891523, Miss_rate = 0.552, Pending_hits = 95062, Reservation_fails = 292222
	L1D_cache_core[26]: Access = 1610354, Miss = 892219, Miss_rate = 0.554, Pending_hits = 94534, Reservation_fails = 292998
	L1D_cache_core[27]: Access = 1614937, Miss = 892410, Miss_rate = 0.553, Pending_hits = 94767, Reservation_fails = 292793
	L1D_cache_core[28]: Access = 1617852, Miss = 893832, Miss_rate = 0.552, Pending_hits = 95293, Reservation_fails = 294376
	L1D_cache_core[29]: Access = 1607295, Miss = 887369, Miss_rate = 0.552, Pending_hits = 94776, Reservation_fails = 287247
	L1D_total_cache_accesses = 48387234
	L1D_total_cache_misses = 26757039
	L1D_total_cache_miss_rate = 0.5530
	L1D_total_cache_pending_hits = 2849138
	L1D_total_cache_reservation_fails = 8746763
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.097
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14369978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2849138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3673160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 697646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10488165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2849138
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4411079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4747016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8049117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7848698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31380441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17006793

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 538650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 158996
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8049117
ctas_completed 98186, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69028, 68823, 68918, 69203, 68888, 68893, 68773, 69208, 69294, 69129, 69304, 69069, 68624, 69299, 69054, 68914, 69130, 69085, 69310, 69515, 69210, 69050, 68910, 69605, 68901, 69241, 69021, 69301, 69501, 69471, 69416, 69451, 
gpgpu_n_tot_thrd_icount = 2130780832
gpgpu_n_tot_w_icount = 66586901
gpgpu_n_stall_shd_mem = 17822823
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26468864
gpgpu_n_mem_write_global = 17006793
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 198417890
gpgpu_n_store_insn = 109118898
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 201085184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2953480
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14869343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23911631	W0_Idle:72233824	W0_Scoreboard:420217112	W1:2209235	W2:1217300	W3:925540	W4:782985	W5:722190	W6:658735	W7:591465	W8:518175	W9:451220	W10:372645	W11:305830	W12:251615	W13:197890	W14:157780	W15:124495	W16:100800	W17:84665	W18:80045	W19:84070	W20:98630	W21:126140	W22:169225	W23:226030	W24:291655	W25:360570	W26:429310	W27:488775	W28:540155	W29:594090	W30:658214	W31:834435	W32:51932992
single_issue_nums: WS0:16647226	WS1:16643901	WS2:16650617	WS3:16645157	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 113290600 {8:14161325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680271720 {40:17006793,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 492301560 {40:12307539,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 566453000 {40:14161325,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136054344 {8:17006793,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 492301560 {40:12307539,}
maxmflatency = 3331 
max_icnt2mem_latency = 1810 
maxmrqlatency = 2768 
max_icnt2sh_latency = 384 
averagemflatency = 599 
avg_icnt2mem_latency = 151 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 6 
mrq_lat_table:2643089 	238562 	387443 	877255 	2091493 	3012321 	3987744 	5333204 	3805121 	780151 	142667 	432 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14136667 	9232477 	13905162 	6193141 	8210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4011059 	2833531 	2566546 	1676420 	22803094 	3133756 	1740939 	586290 	1206876 	2917146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29006079 	8286560 	3627944 	1345075 	648076 	421432 	135208 	5283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2717 	1598 	544 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60 
dram[1]:        64        64        62        64        64        64        64        64        64        50        64        64        63        62        55        60 
dram[2]:        64        64        64        59        64        64        64        64        52        56        64        64        59        56        64        64 
dram[3]:        61        64        64        64        64        64        64        64        64        64        64        64        58        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        57        56        60        64 
dram[5]:        64        64        64        64        59        64        64        64        64        58        64        64        57        64        64        64 
dram[6]:        64        64        60        60        64        64        64        64        64        64        64        64        57        64        64        64 
dram[7]:        64        60        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        62        64        64        64        60        64        64        64        64        64        63        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        60        60        64        64 
dram[10]:        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        61        64        64        64        64        64        64        64        64        64        60        64        64 
maximum service time to same row:
dram[0]:     17506     17450     15537     15538     15976     16184     15851     15814     16084     15986     15795     15853     16722     16730     16412     16423 
dram[1]:     17458     17445     15535     15422     16183     16274     15911     15995     15991     16006     15813     15806     16725     16741     16443     16339 
dram[2]:     17467     17477     15412     15413     16320     16125     16000     15832     15976     15977     15793     15797     16737     16727     16423     16423 
dram[3]:     17475     17479     15414     15517     16111     16287     15838     16065     15940     15994     15801     15809     16743     16727     16434     16431 
dram[4]:     17483     17486     15520     15520     16218     16219     15998     16068     15929     15930     15831     15829     16731     16715     16432     16433 
dram[5]:     17480     17483     15523     15427     16216     16231     15983     15980     15940     15924     15828     15820     16720     16682     16423     16423 
dram[6]:     17511     17469     15413     15416     16225     16178     15966     15855     15985     15989     15819     15859     16685     16692     16445     16558 
dram[7]:     17471     17479     15422     15429     16213     16189     15969     15863     16026     15998     15803     15807     16696     16723     16394     16396 
dram[8]:     17483     17501     15428     15517     16194     16121     15812     15799     16114     16112     15824     15826     16726     16741     16400     16406 
dram[9]:     17500     17500     15419     15523     16215     16210     15837     15971     16122     16118     15822     15836     16738     16710     16430     16435 
dram[10]:     17509     17512     15524     15526     16208     15965     15940     15840     15966     16084     15835     15834     16715     16700     16430     16429 
dram[11]:     17511     17510     15523     15533     15984     16163     15849     15853     16071     15978     15842     15847     16717     16732     16415     16418 
average row accesses per activate:
dram[0]:  3.700212  3.781750  3.749127  3.774929  3.764891  3.815622  3.751759  3.788499  3.744397  3.782960  3.764940  3.810528  3.798996  3.815253  3.718146  3.769178 
dram[1]:  3.711243  3.751493  3.738481  3.798499  3.756530  3.833698  3.715350  3.813757  3.757000  3.802750  3.776770  3.825512  3.780254  3.857843  3.735654  3.758270 
dram[2]:  3.760413  3.781488  3.770119  3.812757  3.734478  3.784397  3.745187  3.798404  3.767210  3.814098  3.776769  3.850703  3.763981  3.808760  3.737338  3.783808 
dram[3]:  3.776987  3.753903  3.766578  3.812258  3.751213  3.821279  3.792937  3.782014  3.769274  3.788571  3.774448  3.807738  3.752231  3.790827  3.723441  3.752088 
dram[4]:  3.681692  3.762320  3.757531  3.794596  3.747333  3.818373  3.722963  3.807354  3.768347  3.774592  3.763243  3.767591  3.736177  3.781329  3.752127  3.777878 
dram[5]:  3.760626  3.777442  3.774073  3.806391  3.759919  3.807484  3.758900  3.808737  3.745229  3.819082  3.733246  3.809134  3.763383  3.798838  3.711064  3.776740 
dram[6]:  3.704804  3.744998  3.790781  3.790350  3.745060  3.818889  3.772246  3.838365  3.785571  3.846504  3.749946  3.823339  3.726410  3.736194  3.750449  3.791426 
dram[7]:  3.696749  3.713353  3.734599  3.829130  3.778398  3.784982  3.775385  3.778388  3.781012  3.795307  3.729982  3.798605  3.722338  3.765014  3.726277  3.784914 
dram[8]:  3.760129  3.769584  3.750922  3.831224  3.734398  3.820208  3.736706  3.781649  3.741386  3.781768  3.768216  3.800893  3.759990  3.780667  3.710108  3.727220 
dram[9]:  3.738536  3.763929  3.734162  3.803377  3.785260  3.822224  3.755328  3.794890  3.773465  3.800157  3.780464  3.753312  3.767814  3.808239  3.712748  3.801852 
dram[10]:  3.723571  3.778451  3.752905  3.783471  3.757784  3.813433  3.725558  3.760092  3.784554  3.729868  3.749646  3.771761  3.775965  3.785103  3.758792  3.765048 
dram[11]:  3.740395  3.783530  3.719027  3.751353  3.783372  3.838558  3.739887  3.789021  3.724373  3.793592  3.758450  3.811226  3.733085  3.770074  3.730380  3.774809 
average row locality = 23299482/6179517 = 3.770437
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     98370     98031     98022     98155     97894     98161     98231     98225     97808     97926     97911     97933     97507     97730     98449     98421 
dram[1]:     98078     98316     98161     98148     97905     97805     98535     98070     97944     98104     97927     97786     97492     97448     97915     98415 
dram[2]:     97855     98120     97927     98070     98344     98244     98170     97994     97942     97990     97840     97683     97844     98189     98159     98270 
dram[3]:     97800     98226     97831     98063     98052     97648     97749     97774     97844     98033     97977     97922     97882     97934     98074     98248 
dram[4]:     98415     98251     97936     97958     98016     98025     98363     97910     97851     98069     98119     98166     98145     98076     97930     98167 
dram[5]:     97892     98057     98004     97896     97823     97789     98145     98221     97866     97673     98372     98088     97828     97802     98186     98229 
dram[6]:     98192     98523     97881     98128     98076     98001     98007     97940     97711     97602     98102     97676     98005     98187     97878     97861 
dram[7]:     98347     98631     98185     97798     97932     98099     97846     98222     97515     97753     98050     98105     98188     97988     98100     98032 
dram[8]:     98090     98126     97840     97505     98009     97844     98190     98215     97917     97932     98051     98230     97877     97957     98259     98624 
dram[9]:     98113     98086     98164     97860     97679     97673     98098     98224     97758     97972     97929     98434     97830     97855     98292     97883 
dram[10]:     98068     98243     98127     98327     97857     97899     98580     98430     97997     98464     98272     98250     97880     98160     98004     98130 
dram[11]:     98075     98050     98321     98404     97970     97665     98139     98227     97987     97781     98023     97934     97961     98089     98197     98341 
total dram reads = 18822718
bank skew: 98631/97448 = 1.01
chip skew: 1570688/1567057 = 1.00
number of total write accesses:
dram[0]:     72062     71722     71699     71837     71616     71883     71929     71928     71593     71688     71716     71748     71279     71502     72263     72247 
dram[1]:     71786     72006     71833     71823     71617     71515     72242     71781     71704     71866     71725     71591     71268     71245     71752     72222 
dram[2]:     71570     71821     71579     71745     72043     71950     71893     71706     71710     71748     71649     71492     71632     71964     71982     72087 
dram[3]:     71508     71910     71508     71776     71773     71360     71468     71487     71601     71802     71773     71732     71663     71711     71913     72077 
dram[4]:     72114     71960     71625     71626     71725     71733     72068     71618     71596     71844     71910     71956     71925     71860     71747     71988 
dram[5]:     71565     71753     71669     71580     71542     71496     71855     71932     71634     71451     72193     71901     71606     71576     72004     72051 
dram[6]:     71904     72216     71559     71802     71774     71721     71709     71651     71471     71391     71891     71494     71764     71963     71712     71672 
dram[7]:     72052     72325     71841     71462     71644     71819     71555     71948     71282     71520     71874     71906     71972     71771     71922     71851 
dram[8]:     71805     71822     71508     71174     71713     71559     71901     71923     71681     71679     71859     72027     71666     71749     72084     72452 
dram[9]:     71820     71783     71837     71557     71395     71375     71801     71917     71536     71742     71721     72237     71619     71635     72120     71716 
dram[10]:     71771     71941     71802     72012     71558     71611     72283     72133     71754     72239     72067     72033     71662     71939     71837     71963 
dram[11]:     71778     71734     72018     72086     71676     71373     71853     71941     71756     71563     71806     71730     71753     71874     72017     72159 
total dram writes = 13781997
bank skew: 72452/71174 = 1.02
chip skew: 1150605/1147062 = 1.00
average mf latency per bank:
dram[0]:        839       825       841       829       840       833       845       832       843       831       840       828       842       826       841       827
dram[1]:        745       754       745       755       748       758       753       759       753       761       747       754       746       754       742       754
dram[2]:        783       792       786       792       788       795       789       794       793       796       789       790       788       795       783       793
dram[3]:        748       744       749       746       754       744       750       746       758       750       752       747       754       748       751       747
dram[4]:        803       780       800       780       799       781       810       782       806       785       803       780       804       781       799       778
dram[5]:        808       798       813       797       814       800       817       804       819       804       813       802       816       802       814       798
dram[6]:        791       792       793       792       793       794       790       792       792       792       790       786       792       790       790       784
dram[7]:        799       799       804       799       807       802       801       801       802       805       798       800       802       801       796       800
dram[8]:        815       801       815       803       817       803       816       804       814       804       813       802       814       803       812       803
dram[9]:        785       789       790       789       789       791       788       792       789       796       785       794       789       795       786       790
dram[10]:        852       891       850       893       852       889       853       891       856       894       857       890       860       896       850       888
dram[11]:        791       806       791       804       792       804       795       810       797       810       792       805       795       811       794       808
maximum mf latency per bank:
dram[0]:       2529      2542      3024      3022      2324      2620      2201      2667      2833      2410      2533      2472      2395      2492      2278      2296
dram[1]:       2690      2332      2681      2711      2144      2448      2468      2836      2365      2370      2477      2189      2538      2420      2252      2234
dram[2]:       2431      2253      2738      2743      2473      2799      2908      2439      2219      2298      2221      2633      2480      2362      2213      2337
dram[3]:       2288      2340      2598      2485      2348      2636      2184      2427      2083      2492      2807      2813      2349      2433      2341      2718
dram[4]:       2562      2514      2566      2790      2283      2232      2818      2589      2399      2378      2797      2566      2501      2400      2221      2069
dram[5]:       2388      2532      2598      2991      2420      2245      2499      2819      2413      2747      2500      2438      2437      2638      2300      2406
dram[6]:       2742      2845      2819      2357      2232      2273      2642      2686      2188      2223      2767      2783      2424      2518      2460      2792
dram[7]:       2340      2431      2386      2493      2372      2411      2529      2819      2220      2263      2459      2624      2506      2434      2317      3331
dram[8]:       2524      2413      2518      2398      2175      2305      2644      2311      2104      2321      2373      2935      2632      2423      2470      2397
dram[9]:       2452      2437      2522      2570      2221      2454      2447      2219      2214      2505      2407      2468      2762      2400      2416      2415
dram[10]:       2441      2641      2575      2495      2629      2651      2153      2449      2345      2751      2358      2489      2526      2754      2388      2571
dram[11]:       2699      2935      2420      2659      2404      2243      2419      2922      2588      2112      3037      2401      2233      2241      2983      2529

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8879219 n_act=515088 n_pre=515072 n_ref_event=0 n_req=1942070 n_rd=1568774 n_rd_L2_A=0 n_write=0 n_wr_bk=1148712 bw_util=0.8685
n_activity=12431563 dram_eff=0.8744
bk0: 98370a 4344500i bk1: 98031a 4341550i bk2: 98022a 4406498i bk3: 98155a 4296246i bk4: 97894a 4472252i bk5: 98161a 4354291i bk6: 98231a 4394054i bk7: 98225a 4256873i bk8: 97808a 4484759i bk9: 97926a 4340672i bk10: 97911a 4412945i bk11: 97933a 4372065i bk12: 97507a 4536681i bk13: 97730a 4436482i bk14: 98449a 4264285i bk15: 98421a 4199534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734774
Row_Buffer_Locality_read = 0.807241
Row_Buffer_Locality_write = 0.430232
Bank_Level_Parallism = 10.633483
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 3.601270
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.868503 
total_CMD = 12515727 
util_bw = 10869944 
Wasted_Col = 1557208 
Wasted_Row = 3197 
Idle = 85378 

BW Util Bottlenecks: 
RCDc_limit = 1278251 
RCDWRc_limit = 462894 
WTRc_limit = 2903014 
RTWc_limit = 6746041 
CCDLc_limit = 1619341 
rwq = 0 
CCDLc_limit_alone = 797488 
WTRc_limit_alone = 2721455 
RTWc_limit_alone = 6105747 

Commands details: 
total_CMD = 12515727 
n_nop = 8879219 
Read = 1568774 
Write = 0 
L2_Alloc = 0 
L2_WB = 1148712 
n_act = 515088 
n_pre = 515072 
n_ref = 0 
n_req = 1942070 
total_req = 2717486 

Dual Bus Interface Util: 
issued_total_row = 1030160 
issued_total_col = 2717486 
Row_Bus_Util =  0.082309 
CoL_Bus_Util = 0.217126 
Either_Row_CoL_Bus_Util = 0.290555 
Issued_on_Two_Bus_Simul_Util = 0.008880 
issued_two_Eff = 0.030562 
queue_avg = 61.332691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.3327
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8881628 n_act=514002 n_pre=513986 n_ref_event=0 n_req=1940491 n_rd=1568049 n_rd_L2_A=0 n_write=0 n_wr_bk=1147976 bw_util=0.868
n_activity=12431806 dram_eff=0.8739
bk0: 98078a 4389854i bk1: 98316a 4282331i bk2: 98161a 4381830i bk3: 98148a 4303888i bk4: 97905a 4504754i bk5: 97805a 4509018i bk6: 98535a 4311834i bk7: 98070a 4348987i bk8: 97944a 4485776i bk9: 98104a 4395565i bk10: 97927a 4461004i bk11: 97786a 4394365i bk12: 97492a 4610500i bk13: 97448a 4549327i bk14: 97915a 4407988i bk15: 98415a 4257877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735118
Row_Buffer_Locality_read = 0.807086
Row_Buffer_Locality_write = 0.432116
Bank_Level_Parallism = 10.578801
Bank_Level_Parallism_Col = 8.491676
Bank_Level_Parallism_Ready = 3.585947
write_to_read_ratio_blp_rw_average = 0.604411
GrpLevelPara = 3.773415 

BW Util details:
bwutil = 0.868036 
total_CMD = 12515727 
util_bw = 10864100 
Wasted_Col = 1562630 
Wasted_Row = 3411 
Idle = 85586 

BW Util Bottlenecks: 
RCDc_limit = 1287797 
RCDWRc_limit = 459110 
WTRc_limit = 2904498 
RTWc_limit = 6746108 
CCDLc_limit = 1621480 
rwq = 0 
CCDLc_limit_alone = 798703 
WTRc_limit_alone = 2725349 
RTWc_limit_alone = 6102480 

Commands details: 
total_CMD = 12515727 
n_nop = 8881628 
Read = 1568049 
Write = 0 
L2_Alloc = 0 
L2_WB = 1147976 
n_act = 514002 
n_pre = 513986 
n_ref = 0 
n_req = 1940491 
total_req = 2716025 

Dual Bus Interface Util: 
issued_total_row = 1027988 
issued_total_col = 2716025 
Row_Bus_Util =  0.082136 
CoL_Bus_Util = 0.217009 
Either_Row_CoL_Bus_Util = 0.290363 
Issued_on_Two_Bus_Simul_Util = 0.008782 
issued_two_Eff = 0.030245 
queue_avg = 60.990410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.9904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8881498 n_act=513699 n_pre=513683 n_ref_event=0 n_req=1941963 n_rd=1568641 n_rd_L2_A=0 n_write=0 n_wr_bk=1148571 bw_util=0.8684
n_activity=12431397 dram_eff=0.8743
bk0: 97855a 4503746i bk1: 98120a 4363919i bk2: 97927a 4421286i bk3: 98070a 4359305i bk4: 98344a 4397366i bk5: 98244a 4351497i bk6: 98170a 4362736i bk7: 97994a 4367635i bk8: 97942a 4453748i bk9: 97990a 4363709i bk10: 97840a 4484551i bk11: 97683a 4423193i bk12: 97844a 4494107i bk13: 98189a 4397136i bk14: 98159a 4369170i bk15: 98270a 4272982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735474
Row_Buffer_Locality_read = 0.807656
Row_Buffer_Locality_write = 0.432177
Bank_Level_Parallism = 10.595966
Bank_Level_Parallism_Col = 8.508010
Bank_Level_Parallism_Ready = 3.578647
write_to_read_ratio_blp_rw_average = 0.605549
GrpLevelPara = 3.774787 

BW Util details:
bwutil = 0.868415 
total_CMD = 12515727 
util_bw = 10868848 
Wasted_Col = 1557482 
Wasted_Row = 3538 
Idle = 85859 

BW Util Bottlenecks: 
RCDc_limit = 1275567 
RCDWRc_limit = 460529 
WTRc_limit = 2883896 
RTWc_limit = 6759269 
CCDLc_limit = 1618614 
rwq = 0 
CCDLc_limit_alone = 800466 
WTRc_limit_alone = 2706607 
RTWc_limit_alone = 6118410 

Commands details: 
total_CMD = 12515727 
n_nop = 8881498 
Read = 1568641 
Write = 0 
L2_Alloc = 0 
L2_WB = 1148571 
n_act = 513699 
n_pre = 513683 
n_ref = 0 
n_req = 1941963 
total_req = 2717212 

Dual Bus Interface Util: 
issued_total_row = 1027382 
issued_total_col = 2717212 
Row_Bus_Util =  0.082087 
CoL_Bus_Util = 0.217104 
Either_Row_CoL_Bus_Util = 0.290373 
Issued_on_Two_Bus_Simul_Util = 0.008818 
issued_two_Eff = 0.030368 
queue_avg = 61.276974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8884930 n_act=513580 n_pre=513564 n_ref_event=0 n_req=1939166 n_rd=1567057 n_rd_L2_A=0 n_write=0 n_wr_bk=1147062 bw_util=0.8674
n_activity=12431141 dram_eff=0.8733
bk0: 97800a 4520787i bk1: 98226a 4289348i bk2: 97831a 4453223i bk3: 98063a 4368261i bk4: 98052a 4482359i bk5: 97648a 4487362i bk6: 97749a 4549949i bk7: 97774a 4365379i bk8: 97844a 4493946i bk9: 98033a 4391332i bk10: 97977a 4442472i bk11: 97922a 4419550i bk12: 97882a 4501030i bk13: 97934a 4409952i bk14: 98074a 4337478i bk15: 98248a 4236264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735154
Row_Buffer_Locality_read = 0.807231
Row_Buffer_Locality_write = 0.431618
Bank_Level_Parallism = 10.566575
Bank_Level_Parallism_Col = 8.482502
Bank_Level_Parallism_Ready = 3.580263
write_to_read_ratio_blp_rw_average = 0.604108
GrpLevelPara = 3.768783 

BW Util details:
bwutil = 0.867427 
total_CMD = 12515727 
util_bw = 10856476 
Wasted_Col = 1569278 
Wasted_Row = 3827 
Idle = 86146 

BW Util Bottlenecks: 
RCDc_limit = 1287306 
RCDWRc_limit = 459283 
WTRc_limit = 2900857 
RTWc_limit = 6739179 
CCDLc_limit = 1630091 
rwq = 0 
CCDLc_limit_alone = 807123 
WTRc_limit_alone = 2719597 
RTWc_limit_alone = 6097471 

Commands details: 
total_CMD = 12515727 
n_nop = 8884930 
Read = 1567057 
Write = 0 
L2_Alloc = 0 
L2_WB = 1147062 
n_act = 513580 
n_pre = 513564 
n_ref = 0 
n_req = 1939166 
total_req = 2714119 

Dual Bus Interface Util: 
issued_total_row = 1027144 
issued_total_col = 2714119 
Row_Bus_Util =  0.082068 
CoL_Bus_Util = 0.216857 
Either_Row_CoL_Bus_Util = 0.290099 
Issued_on_Two_Bus_Simul_Util = 0.008826 
issued_two_Eff = 0.030425 
queue_avg = 60.594200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.5942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8876124 n_act=516415 n_pre=516399 n_ref_event=0 n_req=1943281 n_rd=1569397 n_rd_L2_A=0 n_write=0 n_wr_bk=1149295 bw_util=0.8689
n_activity=12431173 dram_eff=0.8748
bk0: 98415a 4252151i bk1: 98251a 4258490i bk2: 97936a 4405374i bk3: 97958a 4333522i bk4: 98016a 4454983i bk5: 98025a 4368022i bk6: 98363a 4291900i bk7: 97910a 4322414i bk8: 97851a 4431492i bk9: 98069a 4306428i bk10: 98119a 4373321i bk11: 98166a 4296754i bk12: 98145a 4391461i bk13: 98076a 4339748i bk14: 97930a 4383328i bk15: 98167a 4284306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734256
Row_Buffer_Locality_read = 0.806785
Row_Buffer_Locality_write = 0.429812
Bank_Level_Parallism = 10.668036
Bank_Level_Parallism_Col = 8.562407
Bank_Level_Parallism_Ready = 3.606678
write_to_read_ratio_blp_rw_average = 0.604493
GrpLevelPara = 3.780370 

BW Util details:
bwutil = 0.868888 
total_CMD = 12515727 
util_bw = 10874768 
Wasted_Col = 1551370 
Wasted_Row = 3279 
Idle = 86310 

BW Util Bottlenecks: 
RCDc_limit = 1276533 
RCDWRc_limit = 458935 
WTRc_limit = 2913540 
RTWc_limit = 6761362 
CCDLc_limit = 1614567 
rwq = 0 
CCDLc_limit_alone = 794804 
WTRc_limit_alone = 2732748 
RTWc_limit_alone = 6122391 

Commands details: 
total_CMD = 12515727 
n_nop = 8876124 
Read = 1569397 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149295 
n_act = 516415 
n_pre = 516399 
n_ref = 0 
n_req = 1943281 
total_req = 2718692 

Dual Bus Interface Util: 
issued_total_row = 1032814 
issued_total_col = 2718692 
Row_Bus_Util =  0.082521 
CoL_Bus_Util = 0.217222 
Either_Row_CoL_Bus_Util = 0.290802 
Issued_on_Two_Bus_Simul_Util = 0.008941 
issued_two_Eff = 0.030746 
queue_avg = 61.632801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.6328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8882533 n_act=513954 n_pre=513938 n_ref_event=0 n_req=1940365 n_rd=1567871 n_rd_L2_A=0 n_write=0 n_wr_bk=1147808 bw_util=0.8679
n_activity=12431390 dram_eff=0.8738
bk0: 97892a 4470697i bk1: 98057a 4329125i bk2: 98004a 4434660i bk3: 97896a 4350137i bk4: 97823a 4517805i bk5: 97789a 4443234i bk6: 98145a 4456718i bk7: 98221a 4317557i bk8: 97866a 4488432i bk9: 97673a 4473261i bk10: 98372a 4373434i bk11: 98088a 4353023i bk12: 97828a 4504038i bk13: 97802a 4402117i bk14: 98186a 4299710i bk15: 98229a 4246585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735125
Row_Buffer_Locality_read = 0.806983
Row_Buffer_Locality_write = 0.432665
Bank_Level_Parallism = 10.589640
Bank_Level_Parallism_Col = 8.502509
Bank_Level_Parallism_Ready = 3.585680
write_to_read_ratio_blp_rw_average = 0.603899
GrpLevelPara = 3.773179 

BW Util details:
bwutil = 0.867925 
total_CMD = 12515727 
util_bw = 10862716 
Wasted_Col = 1563787 
Wasted_Row = 3551 
Idle = 85673 

BW Util Bottlenecks: 
RCDc_limit = 1281123 
RCDWRc_limit = 461681 
WTRc_limit = 2915204 
RTWc_limit = 6732051 
CCDLc_limit = 1626528 
rwq = 0 
CCDLc_limit_alone = 804426 
WTRc_limit_alone = 2732003 
RTWc_limit_alone = 6093150 

Commands details: 
total_CMD = 12515727 
n_nop = 8882533 
Read = 1567871 
Write = 0 
L2_Alloc = 0 
L2_WB = 1147808 
n_act = 513954 
n_pre = 513938 
n_ref = 0 
n_req = 1940365 
total_req = 2715679 

Dual Bus Interface Util: 
issued_total_row = 1027892 
issued_total_col = 2715679 
Row_Bus_Util =  0.082128 
CoL_Bus_Util = 0.216981 
Either_Row_CoL_Bus_Util = 0.290290 
Issued_on_Two_Bus_Simul_Util = 0.008819 
issued_two_Eff = 0.030380 
queue_avg = 61.080147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.0801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8882929 n_act=513927 n_pre=513911 n_ref_event=0 n_req=1940299 n_rd=1567770 n_rd_L2_A=0 n_write=0 n_wr_bk=1147694 bw_util=0.8679
n_activity=12432085 dram_eff=0.8737
bk0: 98192a 4370750i bk1: 98523a 4245513i bk2: 97881a 4495098i bk3: 98128a 4318651i bk4: 98076a 4468336i bk5: 98001a 4395553i bk6: 98007a 4502393i bk7: 97940a 4404298i bk8: 97711a 4568803i bk9: 97602a 4463843i bk10: 98102a 4432774i bk11: 97676a 4387614i bk12: 98005a 4455179i bk13: 98187a 4297473i bk14: 97878a 4438252i bk15: 97861a 4427521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735130
Row_Buffer_Locality_read = 0.807032
Row_Buffer_Locality_write = 0.432533
Bank_Level_Parallism = 10.572226
Bank_Level_Parallism_Col = 8.488861
Bank_Level_Parallism_Ready = 3.580938
write_to_read_ratio_blp_rw_average = 0.603541
GrpLevelPara = 3.770298 

BW Util details:
bwutil = 0.867857 
total_CMD = 12515727 
util_bw = 10861856 
Wasted_Col = 1564713 
Wasted_Row = 4060 
Idle = 85098 

BW Util Bottlenecks: 
RCDc_limit = 1282664 
RCDWRc_limit = 462615 
WTRc_limit = 2899321 
RTWc_limit = 6721588 
CCDLc_limit = 1619188 
rwq = 0 
CCDLc_limit_alone = 800384 
WTRc_limit_alone = 2719518 
RTWc_limit_alone = 6082587 

Commands details: 
total_CMD = 12515727 
n_nop = 8882929 
Read = 1567770 
Write = 0 
L2_Alloc = 0 
L2_WB = 1147694 
n_act = 513927 
n_pre = 513911 
n_ref = 0 
n_req = 1940299 
total_req = 2715464 

Dual Bus Interface Util: 
issued_total_row = 1027838 
issued_total_col = 2715464 
Row_Bus_Util =  0.082124 
CoL_Bus_Util = 0.216964 
Either_Row_CoL_Bus_Util = 0.290259 
Issued_on_Two_Bus_Simul_Util = 0.008829 
issued_two_Eff = 0.030418 
queue_avg = 60.762863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7629
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8877099 n_act=516182 n_pre=516166 n_ref_event=0 n_req=1941736 n_rd=1568791 n_rd_L2_A=0 n_write=0 n_wr_bk=1148744 bw_util=0.8685
n_activity=12431214 dram_eff=0.8744
bk0: 98347a 4333417i bk1: 98631a 4185766i bk2: 98185a 4379661i bk3: 97798a 4399523i bk4: 97932a 4491041i bk5: 98099a 4340420i bk6: 97846a 4485541i bk7: 98222a 4284475i bk8: 97515a 4551861i bk9: 97753a 4424388i bk10: 98050a 4364101i bk11: 98105a 4331546i bk12: 98188a 4378951i bk13: 97988a 4315238i bk14: 98100a 4332446i bk15: 98032a 4270223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734165
Row_Buffer_Locality_read = 0.806364
Row_Buffer_Locality_write = 0.430458
Bank_Level_Parallism = 10.637852
Bank_Level_Parallism_Col = 8.537331
Bank_Level_Parallism_Ready = 3.597188
write_to_read_ratio_blp_rw_average = 0.604413
GrpLevelPara = 3.774875 

BW Util details:
bwutil = 0.868518 
total_CMD = 12515727 
util_bw = 10870140 
Wasted_Col = 1555422 
Wasted_Row = 4089 
Idle = 86076 

BW Util Bottlenecks: 
RCDc_limit = 1287015 
RCDWRc_limit = 456918 
WTRc_limit = 2913752 
RTWc_limit = 6711902 
CCDLc_limit = 1609858 
rwq = 0 
CCDLc_limit_alone = 792753 
WTRc_limit_alone = 2732476 
RTWc_limit_alone = 6076073 

Commands details: 
total_CMD = 12515727 
n_nop = 8877099 
Read = 1568791 
Write = 0 
L2_Alloc = 0 
L2_WB = 1148744 
n_act = 516182 
n_pre = 516166 
n_ref = 0 
n_req = 1941736 
total_req = 2717535 

Dual Bus Interface Util: 
issued_total_row = 1032348 
issued_total_col = 2717535 
Row_Bus_Util =  0.082484 
CoL_Bus_Util = 0.217130 
Either_Row_CoL_Bus_Util = 0.290724 
Issued_on_Two_Bus_Simul_Util = 0.008889 
issued_two_Eff = 0.030576 
queue_avg = 61.045437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.0454
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8878251 n_act=515769 n_pre=515753 n_ref_event=0 n_req=1942182 n_rd=1568666 n_rd_L2_A=0 n_write=0 n_wr_bk=1148602 bw_util=0.8684
n_activity=12431264 dram_eff=0.8743
bk0: 98090a 4392050i bk1: 98126a 4329893i bk2: 97840a 4388921i bk3: 97505a 4407503i bk4: 98009a 4425924i bk5: 97844a 4398675i bk6: 98190a 4406722i bk7: 98215a 4256622i bk8: 97917a 4418460i bk9: 97932a 4390744i bk10: 98051a 4406955i bk11: 98230a 4279989i bk12: 97877a 4478386i bk13: 97957a 4321856i bk14: 98259a 4318912i bk15: 98624a 4142752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734438
Row_Buffer_Locality_read = 0.806868
Row_Buffer_Locality_write = 0.430255
Bank_Level_Parallism = 10.646088
Bank_Level_Parallism_Col = 8.541724
Bank_Level_Parallism_Ready = 3.600280
write_to_read_ratio_blp_rw_average = 0.605440
GrpLevelPara = 3.775570 

BW Util details:
bwutil = 0.868433 
total_CMD = 12515727 
util_bw = 10869072 
Wasted_Col = 1557556 
Wasted_Row = 3280 
Idle = 85819 

BW Util Bottlenecks: 
RCDc_limit = 1284266 
RCDWRc_limit = 458317 
WTRc_limit = 2889429 
RTWc_limit = 6786593 
CCDLc_limit = 1621517 
rwq = 0 
CCDLc_limit_alone = 796559 
WTRc_limit_alone = 2711435 
RTWc_limit_alone = 6139629 

Commands details: 
total_CMD = 12515727 
n_nop = 8878251 
Read = 1568666 
Write = 0 
L2_Alloc = 0 
L2_WB = 1148602 
n_act = 515769 
n_pre = 515753 
n_ref = 0 
n_req = 1942182 
total_req = 2717268 

Dual Bus Interface Util: 
issued_total_row = 1031522 
issued_total_col = 2717268 
Row_Bus_Util =  0.082418 
CoL_Bus_Util = 0.217108 
Either_Row_CoL_Bus_Util = 0.290632 
Issued_on_Two_Bus_Simul_Util = 0.008894 
issued_two_Eff = 0.030602 
queue_avg = 61.258255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2583
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8883147 n_act=513983 n_pre=513967 n_ref_event=0 n_req=1939999 n_rd=1567850 n_rd_L2_A=0 n_write=0 n_wr_bk=1147811 bw_util=0.8679
n_activity=12430663 dram_eff=0.8739
bk0: 98113a 4448014i bk1: 98086a 4363021i bk2: 98164a 4345700i bk3: 97860a 4371769i bk4: 97679a 4559178i bk5: 97673a 4500800i bk6: 98098a 4368895i bk7: 98224a 4324602i bk8: 97758a 4531065i bk9: 97972a 4390365i bk10: 97929a 4444824i bk11: 98434a 4251765i bk12: 97830a 4525042i bk13: 97855a 4403931i bk14: 98292a 4318564i bk15: 97883a 4355201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735060
Row_Buffer_Locality_read = 0.806910
Row_Buffer_Locality_write = 0.432359
Bank_Level_Parallism = 10.586693
Bank_Level_Parallism_Col = 8.498671
Bank_Level_Parallism_Ready = 3.589492
write_to_read_ratio_blp_rw_average = 0.604407
GrpLevelPara = 3.770937 

BW Util details:
bwutil = 0.867920 
total_CMD = 12515727 
util_bw = 10862644 
Wasted_Col = 1563180 
Wasted_Row = 3504 
Idle = 86399 

BW Util Bottlenecks: 
RCDc_limit = 1283770 
RCDWRc_limit = 462836 
WTRc_limit = 2887015 
RTWc_limit = 6738595 
CCDLc_limit = 1623178 
rwq = 0 
CCDLc_limit_alone = 802210 
WTRc_limit_alone = 2708711 
RTWc_limit_alone = 6095931 

Commands details: 
total_CMD = 12515727 
n_nop = 8883147 
Read = 1567850 
Write = 0 
L2_Alloc = 0 
L2_WB = 1147811 
n_act = 513983 
n_pre = 513967 
n_ref = 0 
n_req = 1939999 
total_req = 2715661 

Dual Bus Interface Util: 
issued_total_row = 1027950 
issued_total_col = 2715661 
Row_Bus_Util =  0.082133 
CoL_Bus_Util = 0.216980 
Either_Row_CoL_Bus_Util = 0.290241 
Issued_on_Two_Bus_Simul_Util = 0.008871 
issued_two_Eff = 0.030565 
queue_avg = 60.839104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.8391
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8872313 n_act=516949 n_pre=516933 n_ref_event=0 n_req=1945444 n_rd=1570688 n_rd_L2_A=0 n_write=0 n_wr_bk=1150605 bw_util=0.8697
n_activity=12431160 dram_eff=0.8756
bk0: 98068a 4363142i bk1: 98243a 4262202i bk2: 98127a 4383999i bk3: 98327a 4260104i bk4: 97857a 4523596i bk5: 97899a 4349115i bk6: 98580a 4287552i bk7: 98430a 4167544i bk8: 97997a 4482776i bk9: 98464a 4232519i bk10: 98272a 4363237i bk11: 98250a 4281326i bk12: 97880a 4390337i bk13: 98160a 4275660i bk14: 98004a 4364733i bk15: 98130a 4191937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734277
Row_Buffer_Locality_read = 0.806890
Row_Buffer_Locality_write = 0.429938
Bank_Level_Parallism = 10.693459
Bank_Level_Parallism_Col = 8.577762
Bank_Level_Parallism_Ready = 3.590641
write_to_read_ratio_blp_rw_average = 0.606542
GrpLevelPara = 3.784401 

BW Util details:
bwutil = 0.869720 
total_CMD = 12515727 
util_bw = 10885172 
Wasted_Col = 1541889 
Wasted_Row = 2872 
Idle = 85794 

BW Util Bottlenecks: 
RCDc_limit = 1269833 
RCDWRc_limit = 460732 
WTRc_limit = 2909001 
RTWc_limit = 6769381 
CCDLc_limit = 1612041 
rwq = 0 
CCDLc_limit_alone = 791575 
WTRc_limit_alone = 2728581 
RTWc_limit_alone = 6129335 

Commands details: 
total_CMD = 12515727 
n_nop = 8872313 
Read = 1570688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1150605 
n_act = 516949 
n_pre = 516933 
n_ref = 0 
n_req = 1945444 
total_req = 2721293 

Dual Bus Interface Util: 
issued_total_row = 1033882 
issued_total_col = 2721293 
Row_Bus_Util =  0.082607 
CoL_Bus_Util = 0.217430 
Either_Row_CoL_Bus_Util = 0.291107 
Issued_on_Two_Bus_Simul_Util = 0.008930 
issued_two_Eff = 0.030675 
queue_avg = 62.069588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.0696
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12515727 n_nop=8876380 n_act=515969 n_pre=515953 n_ref_event=0 n_req=1942486 n_rd=1569164 n_rd_L2_A=0 n_write=0 n_wr_bk=1149117 bw_util=0.8688
n_activity=12430984 dram_eff=0.8747
bk0: 98075a 4449202i bk1: 98050a 4337424i bk2: 98321a 4319449i bk3: 98404a 4221292i bk4: 97970a 4532622i bk5: 97665a 4513305i bk6: 98139a 4387475i bk7: 98227a 4312966i bk8: 97987a 4423071i bk9: 97781a 4418850i bk10: 98023a 4406789i bk11: 97934a 4353270i bk12: 97961a 4451420i bk13: 98089a 4301796i bk14: 98197a 4333332i bk15: 98341a 4249270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734377
Row_Buffer_Locality_read = 0.806684
Row_Buffer_Locality_write = 0.430454
Bank_Level_Parallism = 10.626206
Bank_Level_Parallism_Col = 8.522809
Bank_Level_Parallism_Ready = 3.589850
write_to_read_ratio_blp_rw_average = 0.604308
GrpLevelPara = 3.776114 

BW Util details:
bwutil = 0.868757 
total_CMD = 12515727 
util_bw = 10873124 
Wasted_Col = 1553461 
Wasted_Row = 3206 
Idle = 85936 

BW Util Bottlenecks: 
RCDc_limit = 1280186 
RCDWRc_limit = 460827 
WTRc_limit = 2903922 
RTWc_limit = 6736277 
CCDLc_limit = 1614546 
rwq = 0 
CCDLc_limit_alone = 795288 
WTRc_limit_alone = 2722812 
RTWc_limit_alone = 6098129 

Commands details: 
total_CMD = 12515727 
n_nop = 8876380 
Read = 1569164 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149117 
n_act = 515969 
n_pre = 515953 
n_ref = 0 
n_req = 1942486 
total_req = 2718281 

Dual Bus Interface Util: 
issued_total_row = 1031922 
issued_total_col = 2718281 
Row_Bus_Util =  0.082450 
CoL_Bus_Util = 0.217189 
Either_Row_CoL_Bus_Util = 0.290782 
Issued_on_Two_Bus_Simul_Util = 0.008857 
issued_two_Eff = 0.030460 
queue_avg = 61.302551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.3026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1830413, Miss = 1116504, Miss_rate = 0.610, Pending_hits = 26204, Reservation_fails = 2616
L2_cache_bank[1]: Access = 1810284, Miss = 1116894, Miss_rate = 0.617, Pending_hits = 11724, Reservation_fails = 2385
L2_cache_bank[2]: Access = 1807464, Miss = 1116269, Miss_rate = 0.618, Pending_hits = 11249, Reservation_fails = 1933
L2_cache_bank[3]: Access = 1808198, Miss = 1116404, Miss_rate = 0.617, Pending_hits = 11488, Reservation_fails = 2955
L2_cache_bank[4]: Access = 1808049, Miss = 1116395, Miss_rate = 0.617, Pending_hits = 11616, Reservation_fails = 1703
L2_cache_bank[5]: Access = 1808985, Miss = 1116872, Miss_rate = 0.617, Pending_hits = 12045, Reservation_fails = 3369
L2_cache_bank[6]: Access = 1806603, Miss = 1115525, Miss_rate = 0.617, Pending_hits = 11103, Reservation_fails = 1729
L2_cache_bank[7]: Access = 1807174, Miss = 1116164, Miss_rate = 0.618, Pending_hits = 11435, Reservation_fails = 2835
L2_cache_bank[8]: Access = 1831017, Miss = 1117083, Miss_rate = 0.610, Pending_hits = 26594, Reservation_fails = 2477
L2_cache_bank[9]: Access = 1808770, Miss = 1116930, Miss_rate = 0.618, Pending_hits = 12019, Reservation_fails = 4224
L2_cache_bank[10]: Access = 1809069, Miss = 1116432, Miss_rate = 0.617, Pending_hits = 11574, Reservation_fails = 2510
L2_cache_bank[11]: Access = 1809234, Miss = 1116071, Miss_rate = 0.617, Pending_hits = 11520, Reservation_fails = 1787
L2_cache_bank[12]: Access = 1808713, Miss = 1116164, Miss_rate = 0.617, Pending_hits = 11389, Reservation_fails = 1155
L2_cache_bank[13]: Access = 1806568, Miss = 1116230, Miss_rate = 0.618, Pending_hits = 11727, Reservation_fails = 899
L2_cache_bank[14]: Access = 1810600, Miss = 1116479, Miss_rate = 0.617, Pending_hits = 11753, Reservation_fails = 1695
L2_cache_bank[15]: Access = 1808037, Miss = 1116944, Miss_rate = 0.618, Pending_hits = 11763, Reservation_fails = 1817
L2_cache_bank[16]: Access = 1829210, Miss = 1116545, Miss_rate = 0.610, Pending_hits = 25559, Reservation_fails = 3157
L2_cache_bank[17]: Access = 1809623, Miss = 1116745, Miss_rate = 0.617, Pending_hits = 12027, Reservation_fails = 3785
L2_cache_bank[18]: Access = 1806921, Miss = 1116175, Miss_rate = 0.618, Pending_hits = 11414, Reservation_fails = 1997
L2_cache_bank[19]: Access = 1807895, Miss = 1116299, Miss_rate = 0.617, Pending_hits = 11645, Reservation_fails = 2683
L2_cache_bank[20]: Access = 1809756, Miss = 1117097, Miss_rate = 0.617, Pending_hits = 12199, Reservation_fails = 3458
L2_cache_bank[21]: Access = 1815206, Miss = 1118215, Miss_rate = 0.616, Pending_hits = 12445, Reservation_fails = 3737
L2_cache_bank[22]: Access = 1810150, Miss = 1116985, Miss_rate = 0.617, Pending_hits = 11677, Reservation_fails = 1348
L2_cache_bank[23]: Access = 1807718, Miss = 1116803, Miss_rate = 0.618, Pending_hits = 11929, Reservation_fails = 2573
L2_total_cache_accesses = 43475657
L2_total_cache_misses = 26798224
L2_total_cache_miss_rate = 0.6164
L2_total_cache_pending_hits = 324098
L2_total_cache_reservation_fails = 58827
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7322048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 324098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5741914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13080804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 324098
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9031287
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1993877
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5981629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26468864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17006793
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 43
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 58784
L2_cache_data_port_util = 0.197
L2_cache_fill_port_util = 0.161

icnt_total_pkts_mem_to_simt=43475657
icnt_total_pkts_simt_to_mem=43475657
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43475657
Req_Network_cycles = 4880440
Req_Network_injected_packets_per_cycle =       8.9081 
Req_Network_conflicts_per_cycle =       3.7969
Req_Network_conflicts_per_cycle_util =       3.8729
Req_Bank_Level_Parallism =       9.0866
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1427
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =      41.1793

Reply_Network_injected_packets_num = 43475657
Reply_Network_cycles = 4880440
Reply_Network_injected_packets_per_cycle =        8.9081
Reply_Network_conflicts_per_cycle =        4.1187
Reply_Network_conflicts_per_cycle_util =       4.1396
Reply_Bank_Level_Parallism =       8.9534
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.5008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2969
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 12 hrs, 3 min, 58 sec (43438 sec)
gpgpu_simulation_rate = 39811 (inst/sec)
gpgpu_simulation_rate = 112 (cycle/sec)
gpgpu_silicon_slowdown = 12187500x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc10ebfec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfd0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fffc10ec0e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfa8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56224f462063 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa70 (mst_topo.1.sm_75.ptx:613) @%p1 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaa0 (mst_topo.1.sm_75.ptx:620) @%p2 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xad8 (mst_topo.1.sm_75.ptx:628) @%p3 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb00 (mst_topo.1.sm_75.ptx:634) @%p4 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb58 (mst_topo.1.sm_75.ptx:646) @%p5 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (mst_topo.1.sm_75.ptx:660) @%p6 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xbf8 (mst_topo.1.sm_75.ptx:670) @%p7 bra $L__BB5_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc40 (mst_topo.1.sm_75.ptx:681) @%p8 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc70 (mst_topo.1.sm_75.ptx:689) @%p11 bra $L__BB5_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc90 (mst_topo.1.sm_75.ptx:695) @%p12 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc98 (mst_topo.1.sm_75.ptx:696) bra.uni $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
Destroy streams for kernel 5: size 0
kernel_name = _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1693584
gpu_sim_insn = 533637016
gpu_ipc =     315.0933
gpu_tot_sim_cycle = 6574024
gpu_tot_sim_insn = 2262989150
gpu_tot_ipc =     344.2319
gpu_tot_issued_cta = 128397
gpu_occupancy = 88.7078% 
gpu_tot_occupancy = 88.0187% 
max_total_param_size = 0
gpu_stall_dramfull = 14891518
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.2843
partiton_level_parallism_total  =       8.7474
partiton_level_parallism_util =       8.3146
partiton_level_parallism_util_total  =       8.8769
L2_BW  =     361.8570 GB/Sec
L2_BW_total  =     382.0874 GB/Sec
gpu_total_sim_rate=38482

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2004852, Miss = 1223818, Miss_rate = 0.610, Pending_hits = 140455, Reservation_fails = 313211
	L1D_cache_core[1]: Access = 2011238, Miss = 1229795, Miss_rate = 0.611, Pending_hits = 140889, Reservation_fails = 310640
	L1D_cache_core[2]: Access = 2010236, Miss = 1227195, Miss_rate = 0.610, Pending_hits = 140381, Reservation_fails = 306938
	L1D_cache_core[3]: Access = 2008366, Miss = 1226782, Miss_rate = 0.611, Pending_hits = 140748, Reservation_fails = 313530
	L1D_cache_core[4]: Access = 2011809, Miss = 1229690, Miss_rate = 0.611, Pending_hits = 140908, Reservation_fails = 310154
	L1D_cache_core[5]: Access = 2012145, Miss = 1230219, Miss_rate = 0.611, Pending_hits = 140950, Reservation_fails = 326510
	L1D_cache_core[6]: Access = 2006356, Miss = 1226134, Miss_rate = 0.611, Pending_hits = 140868, Reservation_fails = 316644
	L1D_cache_core[7]: Access = 2003483, Miss = 1222377, Miss_rate = 0.610, Pending_hits = 140581, Reservation_fails = 317242
	L1D_cache_core[8]: Access = 2010806, Miss = 1227587, Miss_rate = 0.610, Pending_hits = 141004, Reservation_fails = 309548
	L1D_cache_core[9]: Access = 2011142, Miss = 1229202, Miss_rate = 0.611, Pending_hits = 140508, Reservation_fails = 313707
	L1D_cache_core[10]: Access = 2009221, Miss = 1226636, Miss_rate = 0.611, Pending_hits = 141080, Reservation_fails = 314078
	L1D_cache_core[11]: Access = 2017203, Miss = 1231804, Miss_rate = 0.611, Pending_hits = 141232, Reservation_fails = 313565
	L1D_cache_core[12]: Access = 2015059, Miss = 1232204, Miss_rate = 0.611, Pending_hits = 140741, Reservation_fails = 314881
	L1D_cache_core[13]: Access = 2015845, Miss = 1232607, Miss_rate = 0.611, Pending_hits = 141134, Reservation_fails = 314230
	L1D_cache_core[14]: Access = 2011768, Miss = 1227777, Miss_rate = 0.610, Pending_hits = 141072, Reservation_fails = 312048
	L1D_cache_core[15]: Access = 2008975, Miss = 1227742, Miss_rate = 0.611, Pending_hits = 140950, Reservation_fails = 311939
	L1D_cache_core[16]: Access = 2012062, Miss = 1229555, Miss_rate = 0.611, Pending_hits = 141208, Reservation_fails = 315443
	L1D_cache_core[17]: Access = 2013696, Miss = 1231695, Miss_rate = 0.612, Pending_hits = 140985, Reservation_fails = 313103
	L1D_cache_core[18]: Access = 2007477, Miss = 1225308, Miss_rate = 0.610, Pending_hits = 140800, Reservation_fails = 305543
	L1D_cache_core[19]: Access = 2007809, Miss = 1226123, Miss_rate = 0.611, Pending_hits = 140458, Reservation_fails = 312117
	L1D_cache_core[20]: Access = 2008301, Miss = 1224986, Miss_rate = 0.610, Pending_hits = 140976, Reservation_fails = 308307
	L1D_cache_core[21]: Access = 2009730, Miss = 1227924, Miss_rate = 0.611, Pending_hits = 140967, Reservation_fails = 315421
	L1D_cache_core[22]: Access = 2004755, Miss = 1225483, Miss_rate = 0.611, Pending_hits = 140471, Reservation_fails = 318289
	L1D_cache_core[23]: Access = 2008377, Miss = 1227952, Miss_rate = 0.611, Pending_hits = 140342, Reservation_fails = 317465
	L1D_cache_core[24]: Access = 2014881, Miss = 1230841, Miss_rate = 0.611, Pending_hits = 140930, Reservation_fails = 322423
	L1D_cache_core[25]: Access = 2012401, Miss = 1227705, Miss_rate = 0.610, Pending_hits = 141110, Reservation_fails = 315480
	L1D_cache_core[26]: Access = 2006974, Miss = 1227903, Miss_rate = 0.612, Pending_hits = 140177, Reservation_fails = 315987
	L1D_cache_core[27]: Access = 2011097, Miss = 1227583, Miss_rate = 0.610, Pending_hits = 140459, Reservation_fails = 315198
	L1D_cache_core[28]: Access = 2014703, Miss = 1229564, Miss_rate = 0.610, Pending_hits = 141015, Reservation_fails = 314966
	L1D_cache_core[29]: Access = 2004142, Miss = 1223230, Miss_rate = 0.610, Pending_hits = 140547, Reservation_fails = 306954
	L1D_total_cache_accesses = 60304909
	L1D_total_cache_misses = 36837421
	L1D_total_cache_miss_rate = 0.6109
	L1D_total_cache_pending_hits = 4223946
	L1D_total_cache_reservation_fails = 9415561
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.113
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14486597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4223946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1312451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16435443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4223946
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4756945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5779431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8103110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8878855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40889678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19415231

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1086869
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 225582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8103110
ctas_completed 128397, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
87928, 87723, 87818, 88103, 87788, 87793, 87673, 88108, 88269, 88104, 88279, 88044, 87599, 88274, 88029, 87889, 87955, 87910, 88135, 88340, 88035, 87875, 87735, 88430, 87726, 88066, 87846, 88126, 88326, 88296, 88241, 88276, 
gpgpu_n_tot_thrd_icount = 2710820896
gpgpu_n_tot_w_icount = 84713153
gpgpu_n_stall_shd_mem = 22669037
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38090537
gpgpu_n_mem_write_global = 19415231
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 268022288
gpgpu_n_store_insn = 124586542
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 270691328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3289600
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19379437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29585067	W0_Idle:73398375	W0_Scoreboard:597801025	W1:2209235	W2:1217300	W3:925540	W4:782985	W5:722190	W6:658735	W7:591465	W8:518175	W9:451220	W10:372645	W11:305830	W12:251615	W13:197890	W14:157780	W15:124495	W16:100800	W17:84665	W18:80045	W19:84070	W20:98630	W21:126140	W22:169225	W23:226030	W24:291655	W25:360570	W26:429310	W27:488775	W28:540155	W29:594090	W30:658272	W31:834435	W32:70059186
single_issue_nums: WS0:21178818	WS1:21175493	WS2:21182151	WS3:21176691	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177433080 {8:22179135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776609240 {40:19415231,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 636456080 {40:15911402,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 887165400 {40:22179135,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155321848 {8:19415231,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 636456080 {40:15911402,}
maxmflatency = 3331 
max_icnt2mem_latency = 1810 
maxmrqlatency = 2768 
max_icnt2sh_latency = 384 
averagemflatency = 575 
avg_icnt2mem_latency = 123 
avg_mrq_latency = 143 
avg_icnt2sh_latency = 5 
mrq_lat_table:3890130 	403085 	635928 	1382242 	3266848 	4545740 	5840502 	7435571 	5095690 	964529 	145318 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17858922 	13106624 	19956959 	6574926 	8337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5183501 	3765863 	3413811 	2149637 	32714504 	3670623 	1839779 	640768 	1210136 	2917146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	39805972 	10494037 	4429027 	1531182 	676203 	428303 	135761 	5283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3763 	2237 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        62        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        61        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17506     17450     15537     15538     15976     16184     15851     15814     16084     15986     15795     15853     16722     16730     16412     16423 
dram[1]:     17458     17445     15535     15422     16183     16274     15911     15995     15991     16006     15813     15806     16725     16741     16443     16339 
dram[2]:     17467     17477     15412     15413     16320     16125     16000     15832     15976     15977     15793     15797     16737     16727     16423     16423 
dram[3]:     17475     17479     15414     15517     16111     16287     15838     16065     15940     15994     15801     15809     16743     16727     16434     16431 
dram[4]:     17483     17486     15520     15520     16218     16219     15998     16068     15929     15930     15831     15829     16731     16715     16432     16433 
dram[5]:     17480     17483     15523     15427     16216     16231     15983     15980     15940     15924     15828     15820     16720     16682     16423     16423 
dram[6]:     17511     17469     15413     15416     16225     16178     15966     15855     15985     15989     15819     15859     16685     16692     16445     16558 
dram[7]:     17471     17479     15422     15429     16213     16189     15969     15863     16026     15998     15803     15807     16696     16723     16394     16396 
dram[8]:     17483     17501     15428     15517     16194     16121     15812     15799     16114     16112     15824     15826     16726     16741     16400     16406 
dram[9]:     17500     17500     15419     15523     16215     16210     15837     15971     16122     16118     15822     15836     16738     16710     16430     16435 
dram[10]:     17509     17512     15524     15526     16208     15965     15940     15840     15966     16084     15835     15834     16715     16700     16430     16429 
dram[11]:     17511     17510     15523     15533     15984     16163     15849     15853     16071     15978     15842     15847     16717     16732     16415     16418 
average row accesses per activate:
dram[0]:  3.992827  4.085602  4.045041  4.106669  4.066766  4.117661  4.037182  4.083607  4.055984  4.118413  4.066055  4.129060  4.099526  4.153522  4.003317  4.083519 
dram[1]:  4.011649  4.073805  4.040586  4.111090  4.056444  4.131569  4.002931  4.123401  4.046743  4.120867  4.086520  4.166766  4.102397  4.193715  4.038890  4.068568 
dram[2]:  4.060709  4.094267  4.077632  4.115707  4.022205  4.102108  4.045101  4.112627  4.080147  4.137112  4.084857  4.174714  4.080958  4.131310  4.029413  4.093389 
dram[3]:  4.068178  4.063986  4.081125  4.135773  4.046662  4.141335  4.099960  4.099723  4.070252  4.117337  4.081975  4.140957  4.063653  4.111602  4.022483  4.065645 
dram[4]:  3.977167  4.068147  4.068516  4.119975  4.048583  4.141609  4.015094  4.128326  4.079272  4.098635  4.056937  4.081350  4.044080  4.110655  4.051545  4.083072 
dram[5]:  4.075650  4.087821  4.080266  4.122537  4.070897  4.120560  4.054894  4.116823  4.063876  4.155426  4.021549  4.123696  4.085445  4.136642  4.001025  4.076132 
dram[6]:  4.008723  4.047681  4.099761  4.106885  4.046583  4.140436  4.073340  4.164244  4.093798  4.171103  4.047488  4.149076  4.027781  4.057446  4.052929  4.105835 
dram[7]:  3.992394  4.025863  4.035100  4.154812  4.093741  4.092984  4.074353  4.090157  4.106143  4.134914  4.028880  4.124414  4.032434  4.093035  4.036392  4.093687 
dram[8]:  4.067157  4.088227  4.076632  4.172454  4.037903  4.142535  4.035612  4.092408  4.055840  4.106129  4.068904  4.119665  4.066237  4.116843  3.996386  4.037549 
dram[9]:  4.038980  4.092904  4.047377  4.124663  4.087523  4.145836  4.070400  4.097444  4.075422  4.110398  4.074177  4.066336  4.079919  4.129486  4.011055  4.117493 
dram[10]:  4.023464  4.101129  4.049522  4.098792  4.057647  4.136366  4.021076  4.057501  4.098590  4.056574  4.044492  4.085058  4.086790  4.107026  4.061258  4.070079 
dram[11]:  4.045050  4.089953  4.029809  4.061406  4.088508  4.166851  4.037659  4.104223  4.030008  4.124111  4.056996  4.129764  4.061773  4.088581  4.027919  4.081525 
average row locality = 33606021/8234504 = 4.081122
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    148149    147685    147640    147738    147412    147833    147899    147879    147375    147471    147480    147578    147012    147312    148246    148179 
dram[1]:    147754    148034    147773    147727    147398    147388    148358    147710    147588    147757    147558    147296    146965    146930    147502    148139 
dram[2]:    147435    147762    147501    147737    148044    147827    147794    147499    147478    147537    147426    147176    147413    147864    147825    148018 
dram[3]:    147399    147905    147282    147697    147649    147119    147244    147285    147358    147636    147613    147505    147463    147618    147731    147952 
dram[4]:    148152    147913    147496    147539    147614    147605    148012    147441    147378    147731    147827    147882    147893    147779    147525    147872 
dram[5]:    147417    147725    147576    147427    147309    147270    147811    147893    147415    147193    148173    147758    147436    147383    147904    147944 
dram[6]:    147904    148357    147417    147755    147625    147526    147591    147502    147169    147070    147841    147235    147749    147910    147507    147475 
dram[7]:    148095    148528    147860    147291    147485    147762    147368    147885    146943    147189    147699    147699    147958    147636    147786    147770 
dram[8]:    147722    147804    147327    146775    147600    147354    147865    147913    147516    147551    147674    147943    147513    147615    148070    148526 
dram[9]:    147772    147653    147787    147376    147115    147130    147684    147849    147327    147620    147544    148212    147507    147489    148021    147559 
dram[10]:    147700    147928    147773    148045    147372    147381    148387    148138    147560    148184    148018    147977    147465    147882    147600    147856 
dram[11]:    147733    147631    147999    148103    147484    147014    147707    147861    147529    147306    147697    147529    147611    147790    147840    148129 
total dram reads = 28350079
bank skew: 148528/146775 = 1.01
chip skew: 2365266/2360456 = 1.00
number of total write accesses:
dram[0]:     81775     81312     81256     81353     81084     81498     81480     81476     81044     81133     81111     81233     80651     80942     82001     81948 
dram[1]:     81393     81666     81379     81331     81052     81053     81960     81312     81237     81418     81201     80942     80608     80592     81280     81880 
dram[2]:     81085     81403     81097     81351     81680     81477     81400     81092     81143     81176     81069     80838     81065     81511     81588     81775 
dram[3]:     81043     81522     80883     81346     81307     80778     80850     80890     81019     81288     81266     81150     81107     81266     81512     81720 
dram[4]:     81786     81557     81121     81139     81276     81287     81600     81047     81026     81395     81469     81519     81540     81434     81282     81638 
dram[5]:     81030     81364     81176     81040     80983     80924     81401     81491     81075     80847     81836     81404     81081     81027     81664     81708 
dram[6]:     81551     81993     81031     81366     81281     81195     81179     81097     80818     80732     81480     80888     81372     81553     81281     81230 
dram[7]:     81732     82159     81448     80889     81151     81417     80970     81493     80606     80841     81358     81349     81609     81290     81552     81532 
dram[8]:     81368     81434     80927     80378     81249     81018     81463     81504     81160     81180     81328     81593     81170     81272     81844     82305 
dram[9]:     81418     81286     81405     80998     80789     80778     81269     81434     80982     81267     81179     81858     81164     81144     81799     81340 
dram[10]:     81339     81558     81393     81659     81020     81031     81969     81735     81208     81832     81664     81596     81114     81530     81381     81638 
dram[11]:     81376     81258     81627     81717     81124     80665     81298     81449     81197     80974     81331     81166     81271     81442     81605     81899 
total dram writes = 15611277
bank skew: 82305/80378 = 1.02
chip skew: 1303667/1298947 = 1.00
average mf latency per bank:
dram[0]:        786       774       785       778       785       780       789       779       788       779       785       778       785       776       788       777
dram[1]:        708       717       708       718       709       718       715       721       714       722       710       717       708       716       705       718
dram[2]:        732       740       736       740       739       742       739       744       743       746       739       740       737       744       735       743
dram[3]:        703       705       705       706       710       704       705       704       712       708       709       707       710       707       708       707
dram[4]:        762       739       759       740       757       742       766       741       763       744       763       741       763       741       761       738
dram[5]:        759       750       764       749       762       751       766       755       768       757       763       755       766       755       765       751
dram[6]:        742       745       742       744       743       744       739       744       741       743       742       740       742       744       741       738
dram[7]:        752       757       756       755       760       758       753       757       756       761       751       757       755       758       751       758
dram[8]:        773       760       772       762       775       762       773       763       771       762       770       763       771       763       770       764
dram[9]:        737       742       742       740       741       742       743       744       742       747       740       748       742       748       740       744
dram[10]:        797       839       794       840       796       835       799       836       800       841       801       838       802       843       795       836
dram[11]:        741       755       743       755       740       752       745       760       747       761       743       755       746       759       746       758
maximum mf latency per bank:
dram[0]:       2529      2542      3024      3022      2324      2620      2201      2667      2833      2410      2533      2472      2395      2492      2278      2296
dram[1]:       2690      2332      2681      2711      2144      2448      2468      2836      2365      2370      2477      2189      2538      2420      2252      2234
dram[2]:       2431      2253      2738      2743      2473      2799      2908      2439      2219      2298      2221      2633      2480      2362      2213      2337
dram[3]:       2288      2340      2598      2485      2348      2636      2184      2427      2083      2492      2807      2813      2412      2433      2341      2718
dram[4]:       2562      2514      2566      2790      2283      2232      2818      2589      2399      2378      2797      2566      2501      2400      2221      2069
dram[5]:       2443      2532      2598      2991      2420      2245      2499      2819      2413      2747      2500      2438      2437      2638      2300      2406
dram[6]:       2742      2845      2819      2357      2232      2273      2642      2686      2188      2223      2767      2783      2424      2518      2460      2792
dram[7]:       2340      2431      2386      2493      2372      2411      2529      2819      2220      2263      2459      2624      2506      2434      2317      3331
dram[8]:       2524      2413      2518      2398      2175      2305      2644      2311      2104      2321      2373      2935      2632      2423      2470      2397
dram[9]:       2452      2437      2522      2570      2221      2454      2447      2219      2214      2505      2407      2468      2762      2400      2626      2415
dram[10]:       2441      2641      2575      2557      2629      2651      2153      2449      2345      2751      2358      2489      2526      2754      2388      2571
dram[11]:       2699      2935      2420      2659      2404      2243      2419      2922      2588      2112      3037      2401      2233      2241      2983      2529

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11966338 n_act=687059 n_pre=687043 n_ref_event=0 n_req=2801323 n_rd=2362888 n_rd_L2_A=0 n_write=0 n_wr_bk=1301297 bw_util=0.8694
n_activity=16757072 dram_eff=0.8747
bk0: 148149a 6082120i bk1: 147685a 6038440i bk2: 147640a 6198080i bk3: 147738a 6071659i bk4: 147412a 6288379i bk5: 147833a 6091269i bk6: 147899a 6186528i bk7: 147879a 5991333i bk8: 147375a 6292186i bk9: 147471a 6146004i bk10: 147480a 6231038i bk11: 147578a 6140661i bk12: 147012a 6347439i bk13: 147312a 6259591i bk14: 148246a 5994426i bk15: 148179a 5939028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754738
Row_Buffer_Locality_read = 0.822125
Row_Buffer_Locality_write = 0.391561
Bank_Level_Parallism = 10.391432
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 3.358608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.869379 
total_CMD = 16858868 
util_bw = 14656740 
Wasted_Col = 2092426 
Wasted_Row = 5602 
Idle = 104100 

BW Util Bottlenecks: 
RCDc_limit = 1707050 
RCDWRc_limit = 573507 
WTRc_limit = 3696589 
RTWc_limit = 8942521 
CCDLc_limit = 2179236 
rwq = 0 
CCDLc_limit_alone = 1090057 
WTRc_limit_alone = 3467586 
RTWc_limit_alone = 8082345 

Commands details: 
total_CMD = 16858868 
n_nop = 11966338 
Read = 2362888 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301297 
n_act = 687059 
n_pre = 687043 
n_ref = 0 
n_req = 2801323 
total_req = 3664185 

Dual Bus Interface Util: 
issued_total_row = 1374102 
issued_total_col = 3664185 
Row_Bus_Util =  0.081506 
CoL_Bus_Util = 0.217345 
Either_Row_CoL_Bus_Util = 0.290205 
Issued_on_Two_Bus_Simul_Util = 0.008646 
issued_two_Eff = 0.029792 
queue_avg = 61.093552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.0936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11970711 n_act=685177 n_pre=685161 n_ref_event=0 n_req=2799096 n_rd=2361877 n_rd_L2_A=0 n_write=0 n_wr_bk=1300304 bw_util=0.8689
n_activity=16757287 dram_eff=0.8742
bk0: 147754a 6154941i bk1: 148034a 6044332i bk2: 147773a 6198343i bk3: 147727a 6089131i bk4: 147398a 6328190i bk5: 147388a 6283575i bk6: 148358a 6046387i bk7: 147710a 6138614i bk8: 147588a 6252338i bk9: 147757a 6172727i bk10: 147558a 6266737i bk11: 147296a 6241565i bk12: 146965a 6497734i bk13: 146930a 6409636i bk14: 147502a 6230354i bk15: 148139a 6017998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755215
Row_Buffer_Locality_read = 0.822195
Row_Buffer_Locality_write = 0.393386
Bank_Level_Parallism = 10.327330
Bank_Level_Parallism_Col = 8.326324
Bank_Level_Parallism_Ready = 3.347575
write_to_read_ratio_blp_rw_average = 0.573649
GrpLevelPara = 3.756665 

BW Util details:
bwutil = 0.868903 
total_CMD = 16858868 
util_bw = 14648724 
Wasted_Col = 2099494 
Wasted_Row = 6148 
Idle = 104502 

BW Util Bottlenecks: 
RCDc_limit = 1714798 
RCDWRc_limit = 570950 
WTRc_limit = 3701296 
RTWc_limit = 8908043 
CCDLc_limit = 2180317 
rwq = 0 
CCDLc_limit_alone = 1091752 
WTRc_limit_alone = 3473563 
RTWc_limit_alone = 8047211 

Commands details: 
total_CMD = 16858868 
n_nop = 11970711 
Read = 2361877 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300304 
n_act = 685177 
n_pre = 685161 
n_ref = 0 
n_req = 2799096 
total_req = 3662181 

Dual Bus Interface Util: 
issued_total_row = 1370338 
issued_total_col = 3662181 
Row_Bus_Util =  0.081283 
CoL_Bus_Util = 0.217226 
Either_Row_CoL_Bus_Util = 0.289946 
Issued_on_Two_Bus_Simul_Util = 0.008563 
issued_two_Eff = 0.029533 
queue_avg = 60.750603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11970801 n_act=684764 n_pre=684748 n_ref_event=0 n_req=2800503 n_rd=2362336 n_rd_L2_A=0 n_write=0 n_wr_bk=1300750 bw_util=0.8691
n_activity=16756421 dram_eff=0.8744
bk0: 147435a 6323175i bk1: 147762a 6142131i bk2: 147501a 6258670i bk3: 147737a 6138358i bk4: 148044a 6157791i bk5: 147827a 6143623i bk6: 147794a 6179218i bk7: 147499a 6176748i bk8: 147478a 6294094i bk9: 147537a 6161098i bk10: 147426a 6322358i bk11: 147176a 6276909i bk12: 147413a 6342529i bk13: 147864a 6218294i bk14: 147825a 6164247i bk15: 148018a 6006022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755485
Row_Buffer_Locality_read = 0.822600
Row_Buffer_Locality_write = 0.393642
Bank_Level_Parallism = 10.331996
Bank_Level_Parallism_Col = 8.330217
Bank_Level_Parallism_Ready = 3.337320
write_to_read_ratio_blp_rw_average = 0.574572
GrpLevelPara = 3.756588 

BW Util details:
bwutil = 0.869118 
total_CMD = 16858868 
util_bw = 14652344 
Wasted_Col = 2094934 
Wasted_Row = 6304 
Idle = 105286 

BW Util Bottlenecks: 
RCDc_limit = 1704443 
RCDWRc_limit = 570073 
WTRc_limit = 3671105 
RTWc_limit = 8927626 
CCDLc_limit = 2172541 
rwq = 0 
CCDLc_limit_alone = 1091122 
WTRc_limit_alone = 3445767 
RTWc_limit_alone = 8071545 

Commands details: 
total_CMD = 16858868 
n_nop = 11970801 
Read = 2362336 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300750 
n_act = 684764 
n_pre = 684748 
n_ref = 0 
n_req = 2800503 
total_req = 3663086 

Dual Bus Interface Util: 
issued_total_row = 1369512 
issued_total_col = 3663086 
Row_Bus_Util =  0.081234 
CoL_Bus_Util = 0.217279 
Either_Row_CoL_Bus_Util = 0.289940 
Issued_on_Two_Bus_Simul_Util = 0.008573 
issued_two_Eff = 0.029568 
queue_avg = 60.872986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11975445 n_act=684261 n_pre=684245 n_ref_event=0 n_req=2797159 n_rd=2360456 n_rd_L2_A=0 n_write=0 n_wr_bk=1298947 bw_util=0.8682
n_activity=16756567 dram_eff=0.8735
bk0: 147399a 6339390i bk1: 147905a 6007451i bk2: 147282a 6304829i bk3: 147697a 6161084i bk4: 147649a 6267581i bk5: 147119a 6285154i bk6: 147244a 6421041i bk7: 147285a 6168242i bk8: 147358a 6332219i bk9: 147636a 6203529i bk10: 147613a 6276073i bk11: 147505a 6257189i bk12: 147463a 6371834i bk13: 147618a 6220775i bk14: 147731a 6115702i bk15: 147952a 6027146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755373
Row_Buffer_Locality_read = 0.822411
Row_Buffer_Locality_write = 0.393018
Bank_Level_Parallism = 10.304310
Bank_Level_Parallism_Col = 8.307646
Bank_Level_Parallism_Ready = 3.338996
write_to_read_ratio_blp_rw_average = 0.573389
GrpLevelPara = 3.752234 

BW Util details:
bwutil = 0.868244 
total_CMD = 16858868 
util_bw = 14637612 
Wasted_Col = 2109404 
Wasted_Row = 6767 
Idle = 105085 

BW Util Bottlenecks: 
RCDc_limit = 1719928 
RCDWRc_limit = 568917 
WTRc_limit = 3690979 
RTWc_limit = 8902580 
CCDLc_limit = 2186867 
rwq = 0 
CCDLc_limit_alone = 1099663 
WTRc_limit_alone = 3462798 
RTWc_limit_alone = 8043557 

Commands details: 
total_CMD = 16858868 
n_nop = 11975445 
Read = 2360456 
Write = 0 
L2_Alloc = 0 
L2_WB = 1298947 
n_act = 684261 
n_pre = 684245 
n_ref = 0 
n_req = 2797159 
total_req = 3659403 

Dual Bus Interface Util: 
issued_total_row = 1368506 
issued_total_col = 3659403 
Row_Bus_Util =  0.081174 
CoL_Bus_Util = 0.217061 
Either_Row_CoL_Bus_Util = 0.289665 
Issued_on_Two_Bus_Simul_Util = 0.008570 
issued_two_Eff = 0.029587 
queue_avg = 60.283447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.2834
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11963405 n_act=688166 n_pre=688150 n_ref_event=0 n_req=2802786 n_rd=2363659 n_rd_L2_A=0 n_write=0 n_wr_bk=1302116 bw_util=0.8698
n_activity=16756766 dram_eff=0.8751
bk0: 148152a 5989104i bk1: 147913a 5978081i bk2: 147496a 6198403i bk3: 147539a 6127441i bk4: 147614a 6254989i bk5: 147605a 6132525i bk6: 148012a 6068046i bk7: 147441a 6114582i bk8: 147378a 6274303i bk9: 147731a 6080355i bk10: 147827a 6123773i bk11: 147882a 6047236i bk12: 147893a 6196657i bk13: 147779a 6091507i bk14: 147525a 6145354i bk15: 147872a 6020486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754471
Row_Buffer_Locality_read = 0.821921
Row_Buffer_Locality_write = 0.391411
Bank_Level_Parallism = 10.419409
Bank_Level_Parallism_Col = 8.398978
Bank_Level_Parallism_Ready = 3.365999
write_to_read_ratio_blp_rw_average = 0.574552
GrpLevelPara = 3.764287 

BW Util details:
bwutil = 0.869756 
total_CMD = 16858868 
util_bw = 14663100 
Wasted_Col = 2084432 
Wasted_Row = 6080 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 1701307 
RCDWRc_limit = 569897 
WTRc_limit = 3706509 
RTWc_limit = 8940687 
CCDLc_limit = 2169002 
rwq = 0 
CCDLc_limit_alone = 1085036 
WTRc_limit_alone = 3477106 
RTWc_limit_alone = 8086124 

Commands details: 
total_CMD = 16858868 
n_nop = 11963405 
Read = 2363659 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302116 
n_act = 688166 
n_pre = 688150 
n_ref = 0 
n_req = 2802786 
total_req = 3665775 

Dual Bus Interface Util: 
issued_total_row = 1376316 
issued_total_col = 3665775 
Row_Bus_Util =  0.081638 
CoL_Bus_Util = 0.217439 
Either_Row_CoL_Bus_Util = 0.290379 
Issued_on_Two_Bus_Simul_Util = 0.008697 
issued_two_Eff = 0.029952 
queue_avg = 61.430309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.4303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11972199 n_act=684909 n_pre=684893 n_ref_event=0 n_req=2798962 n_rd=2361634 n_rd_L2_A=0 n_write=0 n_wr_bk=1300051 bw_util=0.8688
n_activity=16756981 dram_eff=0.8741
bk0: 147417a 6304677i bk1: 147725a 6055066i bk2: 147576a 6257829i bk3: 147427a 6147514i bk4: 147309a 6363054i bk5: 147270a 6246271i bk6: 147811a 6280152i bk7: 147893a 6064320i bk8: 147415a 6314386i bk9: 147193a 6270179i bk10: 148173a 6148615i bk11: 147758a 6141984i bk12: 147436a 6353341i bk13: 147383a 6212408i bk14: 147904a 6037879i bk15: 147944a 5991148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755299
Row_Buffer_Locality_read = 0.822206
Row_Buffer_Locality_write = 0.393993
Bank_Level_Parallism = 10.338327
Bank_Level_Parallism_Col = 8.335632
Bank_Level_Parallism_Ready = 3.344440
write_to_read_ratio_blp_rw_average = 0.573693
GrpLevelPara = 3.756444 

BW Util details:
bwutil = 0.868786 
total_CMD = 16858868 
util_bw = 14646740 
Wasted_Col = 2101330 
Wasted_Row = 6285 
Idle = 104513 

BW Util Bottlenecks: 
RCDc_limit = 1710321 
RCDWRc_limit = 572620 
WTRc_limit = 3705530 
RTWc_limit = 8905808 
CCDLc_limit = 2186867 
rwq = 0 
CCDLc_limit_alone = 1097390 
WTRc_limit_alone = 3474025 
RTWc_limit_alone = 8047836 

Commands details: 
total_CMD = 16858868 
n_nop = 11972199 
Read = 2361634 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300051 
n_act = 684909 
n_pre = 684893 
n_ref = 0 
n_req = 2798962 
total_req = 3661685 

Dual Bus Interface Util: 
issued_total_row = 1369802 
issued_total_col = 3661685 
Row_Bus_Util =  0.081251 
CoL_Bus_Util = 0.217196 
Either_Row_CoL_Bus_Util = 0.289857 
Issued_on_Two_Bus_Simul_Util = 0.008590 
issued_two_Eff = 0.029635 
queue_avg = 60.813560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.8136
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11972279 n_act=684971 n_pre=684955 n_ref_event=0 n_req=2799060 n_rd=2361633 n_rd_L2_A=0 n_write=0 n_wr_bk=1300047 bw_util=0.8688
n_activity=16758482 dram_eff=0.874
bk0: 147904a 6130161i bk1: 148357a 5927692i bk2: 147417a 6304149i bk3: 147755a 6106150i bk4: 147625a 6231952i bk5: 147526a 6197599i bk6: 147591a 6334346i bk7: 147502a 6224065i bk8: 147169a 6403132i bk9: 147070a 6276191i bk10: 147841a 6214407i bk11: 147235a 6181890i bk12: 147749a 6221574i bk13: 147910a 6037124i bk14: 147507a 6250504i bk15: 147475a 6200607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755285
Row_Buffer_Locality_read = 0.822179
Row_Buffer_Locality_write = 0.394132
Bank_Level_Parallism = 10.334391
Bank_Level_Parallism_Col = 8.334654
Bank_Level_Parallism_Ready = 3.343763
write_to_read_ratio_blp_rw_average = 0.573594
GrpLevelPara = 3.754940 

BW Util details:
bwutil = 0.868784 
total_CMD = 16858868 
util_bw = 14646720 
Wasted_Col = 2102613 
Wasted_Row = 6552 
Idle = 102983 

BW Util Bottlenecks: 
RCDc_limit = 1713342 
RCDWRc_limit = 571262 
WTRc_limit = 3686312 
RTWc_limit = 8913527 
CCDLc_limit = 2180785 
rwq = 0 
CCDLc_limit_alone = 1094200 
WTRc_limit_alone = 3458463 
RTWc_limit_alone = 8054791 

Commands details: 
total_CMD = 16858868 
n_nop = 11972279 
Read = 2361633 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300047 
n_act = 684971 
n_pre = 684955 
n_ref = 0 
n_req = 2799060 
total_req = 3661680 

Dual Bus Interface Util: 
issued_total_row = 1369926 
issued_total_col = 3661680 
Row_Bus_Util =  0.081258 
CoL_Bus_Util = 0.217196 
Either_Row_CoL_Bus_Util = 0.289853 
Issued_on_Two_Bus_Simul_Util = 0.008602 
issued_two_Eff = 0.029677 
queue_avg = 60.598469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.5985
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11965151 n_act=687322 n_pre=687306 n_ref_event=0 n_req=2800830 n_rd=2362954 n_rd_L2_A=0 n_write=0 n_wr_bk=1301396 bw_util=0.8694
n_activity=16756500 dram_eff=0.8747
bk0: 148095a 6065673i bk1: 148528a 5857025i bk2: 147860a 6163691i bk3: 147291a 6229791i bk4: 147485a 6291452i bk5: 147762a 6098428i bk6: 147368a 6306661i bk7: 147885a 6050700i bk8: 146943a 6396140i bk9: 147189a 6243265i bk10: 147699a 6163929i bk11: 147699a 6132354i bk12: 147958a 6157001i bk13: 147636a 6096347i bk14: 147786a 6100846i bk15: 147770a 6008125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754601
Row_Buffer_Locality_read = 0.821763
Row_Buffer_Locality_write = 0.392164
Bank_Level_Parallism = 10.388311
Bank_Level_Parallism_Col = 8.374511
Bank_Level_Parallism_Ready = 3.358949
write_to_read_ratio_blp_rw_average = 0.574220
GrpLevelPara = 3.760233 

BW Util details:
bwutil = 0.869418 
total_CMD = 16858868 
util_bw = 14657400 
Wasted_Col = 2090268 
Wasted_Row = 6195 
Idle = 105005 

BW Util Bottlenecks: 
RCDc_limit = 1715045 
RCDWRc_limit = 566523 
WTRc_limit = 3701895 
RTWc_limit = 8896962 
CCDLc_limit = 2162405 
rwq = 0 
CCDLc_limit_alone = 1083167 
WTRc_limit_alone = 3473487 
RTWc_limit_alone = 8046132 

Commands details: 
total_CMD = 16858868 
n_nop = 11965151 
Read = 2362954 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301396 
n_act = 687322 
n_pre = 687306 
n_ref = 0 
n_req = 2800830 
total_req = 3664350 

Dual Bus Interface Util: 
issued_total_row = 1374628 
issued_total_col = 3664350 
Row_Bus_Util =  0.081537 
CoL_Bus_Util = 0.217354 
Either_Row_CoL_Bus_Util = 0.290276 
Issued_on_Two_Bus_Simul_Util = 0.008616 
issued_two_Eff = 0.029683 
queue_avg = 60.925476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.9255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11967017 n_act=686702 n_pre=686686 n_ref_event=0 n_req=2801381 n_rd=2362768 n_rd_L2_A=0 n_write=0 n_wr_bk=1301193 bw_util=0.8693
n_activity=16757402 dram_eff=0.8746
bk0: 147722a 6168346i bk1: 147804a 6078025i bk2: 147327a 6236184i bk3: 146775a 6276269i bk4: 147600a 6211557i bk5: 147354a 6188470i bk6: 147865a 6186704i bk7: 147913a 5978410i bk8: 147516a 6231318i bk9: 147551a 6175723i bk10: 147674a 6228704i bk11: 147943a 6058450i bk12: 147513a 6321172i bk13: 147615a 6147499i bk14: 148070a 6057623i bk15: 148526a 5820966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754870
Row_Buffer_Locality_read = 0.822217
Row_Buffer_Locality_write = 0.392081
Bank_Level_Parallism = 10.387026
Bank_Level_Parallism_Col = 8.371210
Bank_Level_Parallism_Ready = 3.359426
write_to_read_ratio_blp_rw_average = 0.574958
GrpLevelPara = 3.758487 

BW Util details:
bwutil = 0.869326 
total_CMD = 16858868 
util_bw = 14655844 
Wasted_Col = 2093391 
Wasted_Row = 6158 
Idle = 103475 

BW Util Bottlenecks: 
RCDc_limit = 1710974 
RCDWRc_limit = 568005 
WTRc_limit = 3670257 
RTWc_limit = 8969302 
CCDLc_limit = 2176390 
rwq = 0 
CCDLc_limit_alone = 1090319 
WTRc_limit_alone = 3445497 
RTWc_limit_alone = 8107991 

Commands details: 
total_CMD = 16858868 
n_nop = 11967017 
Read = 2362768 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301193 
n_act = 686702 
n_pre = 686686 
n_ref = 0 
n_req = 2801381 
total_req = 3663961 

Dual Bus Interface Util: 
issued_total_row = 1373388 
issued_total_col = 3663961 
Row_Bus_Util =  0.081464 
CoL_Bus_Util = 0.217331 
Either_Row_CoL_Bus_Util = 0.290165 
Issued_on_Two_Bus_Simul_Util = 0.008630 
issued_two_Eff = 0.029743 
queue_avg = 61.069279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.0693
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11972349 n_act=685020 n_pre=685004 n_ref_event=0 n_req=2798469 n_rd=2361645 n_rd_L2_A=0 n_write=0 n_wr_bk=1300110 bw_util=0.8688
n_activity=16757120 dram_eff=0.8741
bk0: 147772a 6259341i bk1: 147653a 6116466i bk2: 147787a 6154386i bk3: 147376a 6198093i bk4: 147115a 6412566i bk5: 147130a 6341032i bk6: 147684a 6191498i bk7: 147849a 6091787i bk8: 147327a 6338431i bk9: 147620a 6158199i bk10: 147544a 6252073i bk11: 148212a 5992948i bk12: 147507a 6361004i bk13: 147489a 6180481i bk14: 148021a 6106245i bk15: 147559a 6088301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755216
Row_Buffer_Locality_read = 0.822002
Row_Buffer_Locality_write = 0.394147
Bank_Level_Parallism = 10.334793
Bank_Level_Parallism_Col = 8.331023
Bank_Level_Parallism_Ready = 3.345030
write_to_read_ratio_blp_rw_average = 0.574467
GrpLevelPara = 3.754292 

BW Util details:
bwutil = 0.868802 
total_CMD = 16858868 
util_bw = 14647020 
Wasted_Col = 2101374 
Wasted_Row = 6288 
Idle = 104186 

BW Util Bottlenecks: 
RCDc_limit = 1715291 
RCDWRc_limit = 571642 
WTRc_limit = 3673646 
RTWc_limit = 8923261 
CCDLc_limit = 2183370 
rwq = 0 
CCDLc_limit_alone = 1096467 
WTRc_limit_alone = 3447362 
RTWc_limit_alone = 8062642 

Commands details: 
total_CMD = 16858868 
n_nop = 11972349 
Read = 2361645 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300110 
n_act = 685020 
n_pre = 685004 
n_ref = 0 
n_req = 2798469 
total_req = 3661755 

Dual Bus Interface Util: 
issued_total_row = 1370024 
issued_total_col = 3661755 
Row_Bus_Util =  0.081264 
CoL_Bus_Util = 0.217201 
Either_Row_CoL_Bus_Util = 0.289849 
Issued_on_Two_Bus_Simul_Util = 0.008616 
issued_two_Eff = 0.029727 
queue_avg = 60.698738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.6987
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11958200 n_act=688963 n_pre=688947 n_ref_event=0 n_req=2805419 n_rd=2365266 n_rd_L2_A=0 n_write=0 n_wr_bk=1303667 bw_util=0.8705
n_activity=16756948 dram_eff=0.8758
bk0: 147700a 6112907i bk1: 147928a 6022367i bk2: 147773a 6184838i bk3: 148045a 5999075i bk4: 147372a 6348972i bk5: 147381a 6153515i bk6: 148387a 6069082i bk7: 148138a 5899405i bk8: 147560a 6303437i bk9: 148184a 5977928i bk10: 148018a 6151869i bk11: 147977a 6007962i bk12: 147465a 6190896i bk13: 147882a 6055958i bk14: 147600a 6166888i bk15: 147856a 5906407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754417
Row_Buffer_Locality_read = 0.821937
Row_Buffer_Locality_write = 0.391584
Bank_Level_Parallism = 10.436267
Bank_Level_Parallism_Col = 8.407995
Bank_Level_Parallism_Ready = 3.351374
write_to_read_ratio_blp_rw_average = 0.576195
GrpLevelPara = 3.767817 

BW Util details:
bwutil = 0.870505 
total_CMD = 16858868 
util_bw = 14675732 
Wasted_Col = 2073802 
Wasted_Row = 5311 
Idle = 104023 

BW Util Bottlenecks: 
RCDc_limit = 1696909 
RCDWRc_limit = 569692 
WTRc_limit = 3699247 
RTWc_limit = 8965346 
CCDLc_limit = 2169484 
rwq = 0 
CCDLc_limit_alone = 1082474 
WTRc_limit_alone = 3470966 
RTWc_limit_alone = 8106617 

Commands details: 
total_CMD = 16858868 
n_nop = 11958200 
Read = 2365266 
Write = 0 
L2_Alloc = 0 
L2_WB = 1303667 
n_act = 688963 
n_pre = 688947 
n_ref = 0 
n_req = 2805419 
total_req = 3668933 

Dual Bus Interface Util: 
issued_total_row = 1377910 
issued_total_col = 3668933 
Row_Bus_Util =  0.081732 
CoL_Bus_Util = 0.217626 
Either_Row_CoL_Bus_Util = 0.290688 
Issued_on_Two_Bus_Simul_Util = 0.008671 
issued_two_Eff = 0.029828 
queue_avg = 61.785950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.7859
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16858868 n_nop=11965166 n_act=687190 n_pre=687174 n_ref_event=0 n_req=2801033 n_rd=2362963 n_rd_L2_A=0 n_write=0 n_wr_bk=1301399 bw_util=0.8694
n_activity=16756456 dram_eff=0.8747
bk0: 147733a 6243094i bk1: 147631a 6093642i bk2: 147999a 6126139i bk3: 148103a 5966282i bk4: 147484a 6378632i bk5: 147014a 6367461i bk6: 147707a 6203241i bk7: 147861a 6104119i bk8: 147529a 6248314i bk9: 147306a 6227895i bk10: 147697a 6221217i bk11: 147529a 6160488i bk12: 147611a 6326490i bk13: 147790a 6061720i bk14: 147840a 6126160i bk15: 148129a 5981625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754665
Row_Buffer_Locality_read = 0.821861
Row_Buffer_Locality_write = 0.392211
Bank_Level_Parallism = 10.359757
Bank_Level_Parallism_Col = 8.345922
Bank_Level_Parallism_Ready = 3.349186
write_to_read_ratio_blp_rw_average = 0.573541
GrpLevelPara = 3.758320 

BW Util details:
bwutil = 0.869421 
total_CMD = 16858868 
util_bw = 14657448 
Wasted_Col = 2090586 
Wasted_Row = 6033 
Idle = 104801 

BW Util Bottlenecks: 
RCDc_limit = 1707267 
RCDWRc_limit = 571547 
WTRc_limit = 3690103 
RTWc_limit = 8899704 
CCDLc_limit = 2172985 
rwq = 0 
CCDLc_limit_alone = 1090005 
WTRc_limit_alone = 3461104 
RTWc_limit_alone = 8045723 

Commands details: 
total_CMD = 16858868 
n_nop = 11965166 
Read = 2362963 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301399 
n_act = 687190 
n_pre = 687174 
n_ref = 0 
n_req = 2801033 
total_req = 3664362 

Dual Bus Interface Util: 
issued_total_row = 1374364 
issued_total_col = 3664362 
Row_Bus_Util =  0.081522 
CoL_Bus_Util = 0.217355 
Either_Row_CoL_Bus_Util = 0.290275 
Issued_on_Two_Bus_Simul_Util = 0.008602 
issued_two_Eff = 0.029635 
queue_avg = 60.931213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.9312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2423953, Miss = 1523597, Miss_rate = 0.629, Pending_hits = 36598, Reservation_fails = 3818
L2_cache_bank[1]: Access = 2394089, Miss = 1524059, Miss_rate = 0.637, Pending_hits = 16558, Reservation_fails = 3443
L2_cache_bank[2]: Access = 2390641, Miss = 1523280, Miss_rate = 0.637, Pending_hits = 15848, Reservation_fails = 2584
L2_cache_bank[3]: Access = 2391351, Miss = 1523365, Miss_rate = 0.637, Pending_hits = 16270, Reservation_fails = 4347
L2_cache_bank[4]: Access = 2391028, Miss = 1523300, Miss_rate = 0.637, Pending_hits = 16246, Reservation_fails = 2455
L2_cache_bank[5]: Access = 2391756, Miss = 1523800, Miss_rate = 0.637, Pending_hits = 16826, Reservation_fails = 3686
L2_cache_bank[6]: Access = 2388645, Miss = 1522123, Miss_rate = 0.637, Pending_hits = 15601, Reservation_fails = 1886
L2_cache_bank[7]: Access = 2389918, Miss = 1523101, Miss_rate = 0.637, Pending_hits = 16134, Reservation_fails = 3868
L2_cache_bank[8]: Access = 2424657, Miss = 1524273, Miss_rate = 0.629, Pending_hits = 36926, Reservation_fails = 3140
L2_cache_bank[9]: Access = 2392074, Miss = 1524138, Miss_rate = 0.637, Pending_hits = 16988, Reservation_fails = 5570
L2_cache_bank[10]: Access = 2392857, Miss = 1523425, Miss_rate = 0.637, Pending_hits = 16289, Reservation_fails = 3460
L2_cache_bank[11]: Access = 2393093, Miss = 1522977, Miss_rate = 0.636, Pending_hits = 16285, Reservation_fails = 2207
L2_cache_bank[12]: Access = 2392120, Miss = 1523183, Miss_rate = 0.637, Pending_hits = 16038, Reservation_fails = 2305
L2_cache_bank[13]: Access = 2388902, Miss = 1523210, Miss_rate = 0.638, Pending_hits = 16600, Reservation_fails = 1373
L2_cache_bank[14]: Access = 2395213, Miss = 1523578, Miss_rate = 0.636, Pending_hits = 16630, Reservation_fails = 3164
L2_cache_bank[15]: Access = 2391385, Miss = 1524144, Miss_rate = 0.637, Pending_hits = 16713, Reservation_fails = 3062
L2_cache_bank[16]: Access = 2422719, Miss = 1523671, Miss_rate = 0.629, Pending_hits = 35678, Reservation_fails = 4696
L2_cache_bank[17]: Access = 2393474, Miss = 1523865, Miss_rate = 0.637, Pending_hits = 16981, Reservation_fails = 4910
L2_cache_bank[18]: Access = 2389424, Miss = 1523141, Miss_rate = 0.637, Pending_hits = 16155, Reservation_fails = 2856
L2_cache_bank[19]: Access = 2391016, Miss = 1523272, Miss_rate = 0.637, Pending_hits = 16481, Reservation_fails = 3388
L2_cache_bank[20]: Access = 2392946, Miss = 1524259, Miss_rate = 0.637, Pending_hits = 17188, Reservation_fails = 4328
L2_cache_bank[21]: Access = 2400848, Miss = 1525775, Miss_rate = 0.636, Pending_hits = 17537, Reservation_fails = 5489
L2_cache_bank[22]: Access = 2393248, Miss = 1523984, Miss_rate = 0.637, Pending_hits = 16363, Reservation_fails = 1597
L2_cache_bank[23]: Access = 2390411, Miss = 1523747, Miss_rate = 0.637, Pending_hits = 16664, Reservation_fails = 3356
L2_total_cache_accesses = 57505768
L2_total_cache_misses = 36567267
L2_total_cache_miss_rate = 0.6359
L2_total_cache_pending_hits = 455597
L2_total_cache_reservation_fails = 80988
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9284861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 455597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8445805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19904274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 455597
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11198043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2054298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6162890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38090537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19415231
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 185
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 80803
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=57505768
icnt_total_pkts_simt_to_mem=57505768
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57505768
Req_Network_cycles = 6574024
Req_Network_injected_packets_per_cycle =       8.7474 
Req_Network_conflicts_per_cycle =       3.6454
Req_Network_conflicts_per_cycle_util =       3.7028
Req_Bank_Level_Parallism =       8.8852
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9521
Req_Network_out_buffer_full_per_cycle =       0.0002
Req_Network_out_buffer_avg_util =      30.8947

Reply_Network_injected_packets_num = 57505768
Reply_Network_cycles = 6574024
Reply_Network_injected_packets_per_cycle =        8.7474
Reply_Network_conflicts_per_cycle =        3.8423
Reply_Network_conflicts_per_cycle_util =       3.8604
Reply_Bank_Level_Parallism =       8.7888
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2432
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2916
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 20 min, 6 sec (58806 sec)
gpgpu_simulation_rate = 38482 (inst/sec)
gpgpu_simulation_rate = 111 (cycle/sec)
gpgpu_silicon_slowdown = 12297297x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc10ebfcc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fffc10ec0d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebf98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec0f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebf80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56224f46235a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd70 (mst_topo.1.sm_75.ptx:749) @%p3 bra $L__BB6_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe10 (mst_topo.1.sm_75.ptx:772) @%p4 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe28 (mst_topo.1.sm_75.ptx:776) @%p5 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe58 (mst_topo.1.sm_75.ptx:783) @%p6 bra $L__BB6_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xea8 (mst_topo.1.sm_75.ptx:796) @%p7 bra $L__BB6_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xef0 (mst_topo.1.sm_75.ptx:807) @%p8 bra $L__BB6_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf38 (mst_topo.1.sm_75.ptx:818) @%p9 bra $L__BB6_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf58 (mst_topo.1.sm_75.ptx:826) @%p10 bra $L__BB6_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf88 (mst_topo.1.sm_75.ptx:835) @%p11 bra $L__BB6_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfa0 (mst_topo.1.sm_75.ptx:840) @%p4 bra $L__BB6_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (mst_topo.1.sm_75.ptx:846) setp.eq.s32 %p14, %r56, %r57;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfd0 (mst_topo.1.sm_75.ptx:849) @%p16 bra $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xff8 (mst_topo.1.sm_75.ptx:855) @%p17 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1020 (mst_topo.1.sm_75.ptx:861) @%p18 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1060 (mst_topo.1.sm_75.ptx:870) @%p19 bra $L__BB6_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1068 (mst_topo.1.sm_75.ptx:871) bra.uni $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f0 (mst_topo.1.sm_75.ptx:892) st.global.u8 [%rd9], %rs3;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10e8 (mst_topo.1.sm_75.ptx:889) bra.uni $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1108 (mst_topo.1.sm_75.ptx:897) @%p10 bra $L__BB6_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1138 (mst_topo.1.sm_75.ptx:906) @%p21 bra $L__BB6_24;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1158 (mst_topo.1.sm_75.ptx:912) @%p22 bra $L__BB6_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'.
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 6: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 138158351
gpu_sim_insn = 662038608
gpu_ipc =       4.7919
gpu_tot_sim_cycle = 144732375
gpu_tot_sim_insn = 2925027758
gpu_tot_ipc =      20.2099
gpu_tot_issued_cta = 128410
gpu_occupancy = 25.0000% 
gpu_tot_occupancy = 31.2111% 
max_total_param_size = 0
gpu_stall_dramfull = 14892131
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3739
partiton_level_parallism_total  =       0.7543
partiton_level_parallism_util =       1.5181
partiton_level_parallism_util_total  =       2.6949
L2_BW  =      16.3329 GB/Sec
L2_BW_total  =      32.9462 GB/Sec
gpu_total_sim_rate=9131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2004852, Miss = 1223818, Miss_rate = 0.610, Pending_hits = 140455, Reservation_fails = 313211
	L1D_cache_core[1]: Access = 2011238, Miss = 1229795, Miss_rate = 0.611, Pending_hits = 140889, Reservation_fails = 310640
	L1D_cache_core[2]: Access = 2010236, Miss = 1227195, Miss_rate = 0.610, Pending_hits = 140381, Reservation_fails = 306938
	L1D_cache_core[3]: Access = 2008366, Miss = 1226782, Miss_rate = 0.611, Pending_hits = 140748, Reservation_fails = 313530
	L1D_cache_core[4]: Access = 2011809, Miss = 1229690, Miss_rate = 0.611, Pending_hits = 140908, Reservation_fails = 310154
	L1D_cache_core[5]: Access = 2012145, Miss = 1230219, Miss_rate = 0.611, Pending_hits = 140950, Reservation_fails = 326510
	L1D_cache_core[6]: Access = 2006356, Miss = 1226134, Miss_rate = 0.611, Pending_hits = 140868, Reservation_fails = 316644
	L1D_cache_core[7]: Access = 2003483, Miss = 1222377, Miss_rate = 0.610, Pending_hits = 140581, Reservation_fails = 317242
	L1D_cache_core[8]: Access = 2010806, Miss = 1227587, Miss_rate = 0.610, Pending_hits = 141004, Reservation_fails = 309548
	L1D_cache_core[9]: Access = 4330852, Miss = 2121603, Miss_rate = 0.490, Pending_hits = 168857, Reservation_fails = 362867
	L1D_cache_core[10]: Access = 4302075, Miss = 2106464, Miss_rate = 0.490, Pending_hits = 168451, Reservation_fails = 368470
	L1D_cache_core[11]: Access = 4316436, Miss = 2115048, Miss_rate = 0.490, Pending_hits = 169001, Reservation_fails = 367935
	L1D_cache_core[12]: Access = 4304044, Miss = 2118006, Miss_rate = 0.492, Pending_hits = 167861, Reservation_fails = 366129
	L1D_cache_core[13]: Access = 4325381, Miss = 2119118, Miss_rate = 0.490, Pending_hits = 168271, Reservation_fails = 369960
	L1D_cache_core[14]: Access = 4313027, Miss = 2110845, Miss_rate = 0.489, Pending_hits = 168516, Reservation_fails = 366472
	L1D_cache_core[15]: Access = 4304332, Miss = 2109553, Miss_rate = 0.490, Pending_hits = 168395, Reservation_fails = 363621
	L1D_cache_core[16]: Access = 4316365, Miss = 2110637, Miss_rate = 0.489, Pending_hits = 168792, Reservation_fails = 370564
	L1D_cache_core[17]: Access = 4309098, Miss = 2111416, Miss_rate = 0.490, Pending_hits = 168933, Reservation_fails = 366379
	L1D_cache_core[18]: Access = 4311590, Miss = 2109157, Miss_rate = 0.489, Pending_hits = 168031, Reservation_fails = 355675
	L1D_cache_core[19]: Access = 4316708, Miss = 2110064, Miss_rate = 0.489, Pending_hits = 168310, Reservation_fails = 367508
	L1D_cache_core[20]: Access = 4306341, Miss = 2109374, Miss_rate = 0.490, Pending_hits = 169068, Reservation_fails = 364506
	L1D_cache_core[21]: Access = 4295436, Miss = 2113166, Miss_rate = 0.492, Pending_hits = 168702, Reservation_fails = 361713
	L1D_cache_core[22]: Access = 2004755, Miss = 1225483, Miss_rate = 0.611, Pending_hits = 140471, Reservation_fails = 318289
	L1D_cache_core[23]: Access = 2008377, Miss = 1227952, Miss_rate = 0.611, Pending_hits = 140342, Reservation_fails = 317465
	L1D_cache_core[24]: Access = 2014881, Miss = 1230841, Miss_rate = 0.611, Pending_hits = 140930, Reservation_fails = 322423
	L1D_cache_core[25]: Access = 2012401, Miss = 1227705, Miss_rate = 0.610, Pending_hits = 141110, Reservation_fails = 315480
	L1D_cache_core[26]: Access = 2006974, Miss = 1227903, Miss_rate = 0.612, Pending_hits = 140177, Reservation_fails = 315987
	L1D_cache_core[27]: Access = 2011097, Miss = 1227583, Miss_rate = 0.610, Pending_hits = 140459, Reservation_fails = 315198
	L1D_cache_core[28]: Access = 2014703, Miss = 1229564, Miss_rate = 0.610, Pending_hits = 141015, Reservation_fails = 314966
	L1D_cache_core[29]: Access = 2004142, Miss = 1223230, Miss_rate = 0.610, Pending_hits = 140547, Reservation_fails = 306954
	L1D_total_cache_accesses = 90208306
	L1D_total_cache_misses = 48328309
	L1D_total_cache_miss_rate = 0.5357
	L1D_total_cache_pending_hits = 4583023
	L1D_total_cache_reservation_fails = 10102978
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32512810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4581517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9430662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1942642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19713580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4583658
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4784164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7981038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8160336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11203029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66238569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23969737

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1717060
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 225582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8160336
ctas_completed 128410, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
87928, 87723, 87818, 88103, 87788, 87793, 87673, 88108, 88269, 88104, 88279, 88044, 87599, 88274, 88029, 87889, 87955, 87910, 88135, 88340, 88035, 87875, 87735, 88430, 87726, 88066, 87846, 88126, 88326, 88296, 88241, 88276, 
gpgpu_n_tot_thrd_icount = 6288086720
gpgpu_n_tot_w_icount = 196502710
gpgpu_n_stall_shd_mem = 58064856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85196555
gpgpu_n_mem_write_global = 23969737
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 401807779
gpgpu_n_store_insn = 154371165
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 270724608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5087405
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52977451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29588164	W0_Idle:1038459974	W0_Scoreboard:-1885020860	W1:74817134	W2:10985532	W3:5564021	W4:3350571	W5:2177750	W6:1552254	W7:1134029	W8:864825	W9:672651	W10:515227	W11:393606	W12:309462	W13:235787	W14:183709	W15:146320	W16:123162	W17:113520	W18:120516	W19:140997	W20:180921	W21:236482	W22:317330	W23:412986	W24:514257	W25:622403	W26:723965	W27:813490	W28:901668	W29:984021	W30:1084624	W31:1280451	W32:85029039
single_issue_nums: WS0:86022402	WS1:36822992	WS2:36820428	WS3:36836888	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 233136808 {8:29142101,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 958789480 {40:23969737,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2242178160 {40:56054454,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1165684040 {40:29142101,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 191757896 {8:23969737,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2242178160 {40:56054454,}
maxmflatency = 3331 
max_icnt2mem_latency = 3044 
maxmrqlatency = 2768 
max_icnt2sh_latency = 384 
averagemflatency = 657 
avg_icnt2mem_latency = 316 
avg_mrq_latency = 119 
avg_icnt2sh_latency = 3 
mrq_lat_table:8213326 	645617 	881889 	1775498 	4797418 	5153924 	6200230 	7533600 	5099731 	964529 	145318 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43526783 	20592544 	23624005 	16082475 	5340485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21312329 	6144487 	5079364 	3066053 	42864527 	4310171 	2790138 	2475566 	4885131 	12897803 	3340723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	87552680 	13451787 	5237343 	1671527 	683548 	428363 	135761 	5283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114356 	9644 	6199 	11975 	2531 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        62        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        61        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    270622    273119    320384    268448    462321    321879    390083    540492    313341    383978    264488    360784    454609    524959    298842    274431 
dram[1]:    272957    272949    329053    404563    322505    281151    390102    390037    313487    441244    273934    465510    316701    524680    274009    273913 
dram[2]:    315448    315454    329256    305605    315478    377310    322832    620185    316887    316887    414737    274109    446277    424911    270447    270792 
dram[3]:    274112    323615    322412    305544    366954    366964    368079    390048    382277    389188    289872    281717    524897    524642    267037    272904 
dram[4]:    268030    266487    323066    360250    273227    366953    322846    390033    316862    316854    273758    271164    457980    448166    269692    374235 
dram[5]:    274285    267518    305427    404536    367248    391820    389984    322828    441206    392537    407092    355073    586653    424564    275213    427358 
dram[6]:    262437    315492    329117    326288    367246    367222    330133    390133    317125    382372    281632    267489    580436    523361    322611    273813 
dram[7]:    315479    283398    305405    305407    367165    378796    390122    322687    378692    288974    267715    254648    455542    458970    273649    269294 
dram[8]:    315495    315452    313257    281471    367166    367214    272435    390058    267500    287050    290071    406897    590031    431721    275692    276199 
dram[9]:    283301    262119    305003    304996    367210    367199    322857    390048    382331    268335    406954    289964    576957    360337    386546    301130 
dram[10]:    270419    271774    273075    270271    367195    385469    390120    510199    313363    276475    276335    289862    576952    443656    274536    278992 
dram[11]:    283330    283411    272569    280306    321854    315654    319331    319329    382205    382163    290076    272147    374386    310135    272347    271924 
average row accesses per activate:
dram[0]:  3.415931  3.501365  3.468574  3.500794  3.482547  3.509261  3.452234  3.478336  3.475285  3.512234  3.486479  3.517795  3.524438  3.539574  3.426570  3.488389 
dram[1]:  3.423068  3.454722  3.461806  3.480551  3.457009  3.516039  3.410986  3.495248  3.465608  3.497105  3.482990  3.530673  3.510075  3.567419  3.461029  3.450790 
dram[2]:  3.469589  3.497505  3.485241  3.507607  3.442262  3.484787  3.456675  3.493389  3.488945  3.524083  3.489118  3.554265  3.504702  3.518569  3.442332  3.486990 
dram[3]:  3.507438  3.445023  3.511660  3.500526  3.486093  3.517762  3.527389  3.482045  3.506363  3.481040  3.508039  3.507581  3.508794  3.496198  3.457927  3.449108 
dram[4]:  3.404555  3.475609  3.482639  3.515339  3.458622  3.527660  3.427880  3.526563  3.492379  3.512734  3.468645  3.491738  3.465189  3.517962  3.461521  3.494403 
dram[5]:  3.476439  3.472222  3.491670  3.502039  3.459411  3.511599  3.460000  3.477875  3.474563  3.544174  3.438917  3.494055  3.491143  3.504285  3.423871  3.460691 
dram[6]:  3.432361  3.455641  3.504822  3.510707  3.454034  3.514585  3.495411  3.536779  3.493126  3.562998  3.460679  3.524785  3.470060  3.465260  3.490939  3.499032 
dram[7]:  3.438672  3.432720  3.483974  3.524225  3.507353  3.465255  3.521993  3.461055  3.547523  3.512822  3.472232  3.498606  3.473422  3.483444  3.483096  3.481519 
dram[8]:  3.474284  3.491884  3.495095  3.564634  3.447138  3.526674  3.456641  3.496908  3.473057  3.520219  3.474307  3.513750  3.487626  3.520076  3.428592  3.458372 
dram[9]:  3.454282  3.478715  3.469594  3.515790  3.496465  3.528019  3.469971  3.480350  3.487121  3.490926  3.473600  3.440395  3.500814  3.506254  3.430354  3.498500 
dram[10]:  3.439156  3.494295  3.465371  3.471901  3.484716  3.510991  3.434721  3.454654  3.510378  3.462685  3.462575  3.488277  3.493053  3.498123  3.486013  3.472239 
dram[11]:  3.490545  3.470268  3.477768  3.452522  3.504213  3.522627  3.462297  3.485454  3.469365  3.497785  3.493242  3.501972  3.505382  3.479836  3.462004  3.465760 
average row locality = 41411518/11883072 = 3.484917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    180011    179113    179172    179472    178990    179500    179701    179713    178993    178987    178917    179166    178132    178632    180054    179807 
dram[1]:    179616    180126    179545    179790    179104    179067    180377    179625    179216    179708    179293    179051    178278    178432    179002    180101 
dram[2]:    178995    179440    178807    179416    179837    179652    179517    179360    178945    179144    178854    178689    178709    179388    179497    179813 
dram[3]:    178436    180144    178252    179672    178813    178814    178349    179034    178489    179657    178836    179268    178372    179245    179061    179890 
dram[4]:    180068    179633    179003    178918    179525    179232    179778    178922    178960    179257    179551    179470    179550    179078    179167    179448 
dram[5]:    179151    179668    179017    179161    179247    178873    179639    180079    179016    178718    180119    179616    178963    179089    179722    179845 
dram[6]:    179844    180235    178847    179348    179411    179333    179013    179193    178734    178466    179417    178759    179121    179626    178747    179052 
dram[7]:    179506    180485    178929    178932    178915    179878    178472    180062    177774    178749    178956    179416    179162    179301    179017    179571 
dram[8]:    179303    179315    178687    177979    179487    178913    179512    179495    179048    178991    179237    179411    179012    179062    179785    180184 
dram[9]:    179427    179457    179313    179029    178654    178678    179430    179839    178887    179591    179101    180332    179069    179179    179830    179280 
dram[10]:    179391    179700    179330    180025    178811    179150    180376    180091    179045    179915    179659    179545    179060    179674    178943    179698 
dram[11]:    178862    179556    179158    180099    179020    178807    179171    179683    178830    179186    178961    179342    178634    179538    179098    179991 
total dram reads = 34421706
bank skew: 180485/177774 = 1.02
chip skew: 2872413/2864332 = 1.00
number of total write accesses:
dram[0]:    106358    105405    105572    105746    105292    105736    105964    105928    105280    105225    105128    105417    104443    104981    106522    106227 
dram[1]:    105918    106442    105818    105997    105456    105389    106723    106018    105507    105967    105644    105296    104646    104769    105464    106614 
dram[2]:    105357    105586    105206    105686    106251    105926    105945    105500    105426    105383    105255    104973    105148    105752    106020    106154 
dram[3]:    104782    106386    104493    106060    105167    105203    104543    105312    104833    105938    105032    105586    104791    105627    105528    106405 
dram[4]:    106327    105916    105300    105160    105842    105469    106056    105194    105294    105518    105819    105778    105889    105394    105628    105901 
dram[5]:    105390    106038    105365    105443    105587    105278    105946    106346    105439    105090    106412    105991    105412    105522    106218    106410 
dram[6]:    106223    106502    105211    105514    105776    105584    105346    105383    105095    104788    105777    104955    105619    105902    105377    105409 
dram[7]:    105933    106903    105245    105226    105204    106186    104738    106430    104147    105106    105240    105755    105566    105653    105400    106011 
dram[8]:    105683    105619    104964    104282    105760    105269    105814    105823    105334    105328    105513    105724    105355    105386    106239    106608 
dram[9]:    105716    105758    105618    105311    104954    104930    105662    106089    105268    105792    105423    106573    105327    105436    106317    105741 
dram[10]:    105735    105955    105722    106261    105151    105348    106700    106323    105445    106120    106041    105779    105338    105915    105456    106099 
dram[11]:    105260    105877    105519    106397    105272    105116    105426    106064    105193    105524    105221    105588    105028    105908    105666    106494 
total dram writes = 20277279
bank skew: 106903/104147 = 1.03
chip skew: 1693388/1685686 = 1.00
average mf latency per bank:
dram[0]:        799       787       797       789       800       792       800       789       803       790       798       789       799       788       800       787
dram[1]:        818       752       723       752       728       755       732       756     33118       758       727       751       725       753       721       754
dram[2]:        755       761       758       760       764       763       766       764       766       766       762       761       762       764       758       763
dram[3]:        733       741       736       744       741       741       736       741       743       745       738       743       739       742       740       743
dram[4]:        776       758       777       759      1325       761       783       761       780       764       781       762       779       759     29974       757
dram[5]:        766       780       769       777     41908       780       772       786       773       787       771       783       771       784       771       780
dram[6]:        765       765       764       764       766       765       764       766       763       763       764       760       765       762       766       759
dram[7]:        774       785       777       784       783       783       777       783       778       786       771       781       776       783       774       785
dram[8]:        788       774       792       775       790       777       786       776       787       779       785       778       787       777       786       777
dram[9]:        748       773       753       773       749       773       753       775       754       778       750       779       752       778       750       775
dram[10]:        809       841       807       841       810       836       811       837       812       843       814       841       814       841       806       838
dram[11]:        765       781       766       781       766       781       767       787       771       787       769       783       768       784       770       783
maximum mf latency per bank:
dram[0]:       2973      2938      3024      3022      2937      2973      2880      2980      2913      2918      2873      2935      2957      2930      2972      2990
dram[1]:       2716      2975      2842      2955      2794      2971      2838      2955      3244      2963      2786      2963      2732      2999      2835      2941
dram[2]:       2874      2961      2920      2938      2932      2932      2914      2901      2933      2909      2890      3004      2955      2949      2883      2942
dram[3]:       2936      2980      2826      2958      2880      2972      2871      3009      2931      2973      2924      2958      2871      2964      2933      2990
dram[4]:       2879      2936      2986      2992      2907      2980      2968      2929      2938      2919      2897      2983      2929      2941      3061      2949
dram[5]:       2855      2969      2827      2991      3107      2958      2703      2956      2878      2973      2802      2955      2780      2961      2809      2956
dram[6]:       2890      2891      2871      2936      2868      2964      2944      2979      2928      2970      2935      2960      2896      2919      2932      2932
dram[7]:       2891      2965      2915      3008      2969      3018      2899      2956      2898      2976      2923      2956      2998      2922      2886      3331
dram[8]:       2931      2972      2987      2923      2939      2847      2946      2948      2885      2907      2886      2992      2965      2913      2872      2958
dram[9]:       2788      3005      2771      2968      2831      2943      2800      2937      2592      2980      2730      2978      2780      3035      2726      2997
dram[10]:       2868      2898      2946      2947      2935      2922      2878      2930      2875      2975      2851      2934      2868      2958      2970      2904
dram[11]:       2917      2988      2896      2973      2879      3035      2938      2943      2873      2943      3037      2960      2889      2937      2983      2985

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364791314 n_act=989894 n_pre=989878 n_ref_event=0 n_req=3450601 n_rd=2868360 n_rd_L2_A=0 n_write=0 n_wr_bk=1689224 bw_util=0.04912
n_activity=31069686 dram_eff=0.5868
bk0: 180011a 358631376i bk1: 179113a 358652335i bk2: 179172a 358785088i bk3: 179472a 358655185i bk4: 178990a 358879170i bk5: 179500a 358680721i bk6: 179701a 358744970i bk7: 179713a 358554397i bk8: 178993a 358875126i bk9: 178987a 358748004i bk10: 178917a 358822134i bk11: 179166a 358735240i bk12: 178132a 358983983i bk13: 178632a 358880706i bk14: 180054a 358545547i bk15: 179807a 358525548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713124
Row_Buffer_Locality_read = 0.794622
Row_Buffer_Locality_write = 0.311632
Bank_Level_Parallism = 7.394917
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.940681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.049117 
total_CMD = 371161656 
util_bw = 18230336 
Wasted_Col = 6950848 
Wasted_Row = 2463896 
Idle = 343516576 

BW Util Bottlenecks: 
RCDc_limit = 4806152 
RCDWRc_limit = 1775982 
WTRc_limit = 5083380 
RTWc_limit = 11457847 
CCDLc_limit = 3150748 
rwq = 0 
CCDLc_limit_alone = 1806976 
WTRc_limit_alone = 4773188 
RTWc_limit_alone = 10424267 

Commands details: 
total_CMD = 371161656 
n_nop = 364791314 
Read = 2868360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1689224 
n_act = 989894 
n_pre = 989878 
n_ref = 0 
n_req = 3450601 
total_req = 4557584 

Dual Bus Interface Util: 
issued_total_row = 1979772 
issued_total_col = 4557584 
Row_Bus_Util =  0.005334 
CoL_Bus_Util = 0.012279 
Either_Row_CoL_Bus_Util = 0.017163 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.026217 
queue_avg = 2.840485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84048
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364778632 n_act=992866 n_pre=992850 n_ref_event=0 n_req=3453701 n_rd=2870331 n_rd_L2_A=0 n_write=0 n_wr_bk=1691668 bw_util=0.04916
n_activity=31520990 dram_eff=0.5789
bk0: 179616a 358702488i bk1: 180126a 358581877i bk2: 179545a 358776758i bk3: 179790a 358629927i bk4: 179104a 358888276i bk5: 179067a 358876649i bk6: 180377a 358571626i bk7: 179625a 358693972i bk8: 179216a 358845073i bk9: 179708a 358741290i bk10: 179293a 358838483i bk11: 179051a 358824737i bk12: 178278a 359117723i bk13: 178432a 359037666i bk14: 179002a 358824563i bk15: 180101a 358560394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712521
Row_Buffer_Locality_read = 0.793965
Row_Buffer_Locality_write = 0.311799
Bank_Level_Parallism = 7.275438
Bank_Level_Parallism_Col = 6.273886
Bank_Level_Parallism_Ready = 2.929183
write_to_read_ratio_blp_rw_average = 0.540674
GrpLevelPara = 3.067132 

BW Util details:
bwutil = 0.049165 
total_CMD = 371161656 
util_bw = 18247996 
Wasted_Col = 7169964 
Wasted_Row = 2575886 
Idle = 343167810 

BW Util Bottlenecks: 
RCDc_limit = 4892133 
RCDWRc_limit = 1821528 
WTRc_limit = 5133581 
RTWc_limit = 11496328 
CCDLc_limit = 3184574 
rwq = 0 
CCDLc_limit_alone = 1829489 
WTRc_limit_alone = 4819993 
RTWc_limit_alone = 10454831 

Commands details: 
total_CMD = 371161656 
n_nop = 364778632 
Read = 2870331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1691668 
n_act = 992866 
n_pre = 992850 
n_ref = 0 
n_req = 3453701 
total_req = 4561999 

Dual Bus Interface Util: 
issued_total_row = 1985716 
issued_total_col = 4561999 
Row_Bus_Util =  0.005350 
CoL_Bus_Util = 0.012291 
Either_Row_CoL_Bus_Util = 0.017197 
Issued_on_Two_Bus_Simul_Util = 0.000444 
issued_two_Eff = 0.025801 
queue_avg = 2.825579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364792083 n_act=988699 n_pre=988683 n_ref_event=0 n_req=3450661 n_rd=2868063 n_rd_L2_A=0 n_write=0 n_wr_bk=1689568 bw_util=0.04912
n_activity=31204472 dram_eff=0.5842
bk0: 178995a 358907361i bk1: 179440a 358739187i bk2: 178807a 358862487i bk3: 179416a 358736554i bk4: 179837a 358725383i bk5: 179652a 358721881i bk6: 179517a 358752002i bk7: 179360a 358752796i bk8: 178945a 358888808i bk9: 179144a 358768901i bk10: 178854a 358918492i bk11: 178689a 358894373i bk12: 178709a 358971047i bk13: 179388a 358829145i bk14: 179497a 358723758i bk15: 179813a 358594599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713475
Row_Buffer_Locality_read = 0.794825
Row_Buffer_Locality_write = 0.313000
Bank_Level_Parallism = 7.328996
Bank_Level_Parallism_Col = 6.302193
Bank_Level_Parallism_Ready = 2.921701
write_to_read_ratio_blp_rw_average = 0.541295
GrpLevelPara = 3.078642 

BW Util details:
bwutil = 0.049117 
total_CMD = 371161656 
util_bw = 18230524 
Wasted_Col = 7025012 
Wasted_Row = 2490897 
Idle = 343415223 

BW Util Bottlenecks: 
RCDc_limit = 4831190 
RCDWRc_limit = 1788375 
WTRc_limit = 5076150 
RTWc_limit = 11451392 
CCDLc_limit = 3162376 
rwq = 0 
CCDLc_limit_alone = 1821079 
WTRc_limit_alone = 4767047 
RTWc_limit_alone = 10419198 

Commands details: 
total_CMD = 371161656 
n_nop = 364792083 
Read = 2868063 
Write = 0 
L2_Alloc = 0 
L2_WB = 1689568 
n_act = 988699 
n_pre = 988683 
n_ref = 0 
n_req = 3450661 
total_req = 4557631 

Dual Bus Interface Util: 
issued_total_row = 1977382 
issued_total_col = 4557631 
Row_Bus_Util =  0.005328 
CoL_Bus_Util = 0.012279 
Either_Row_CoL_Bus_Util = 0.017161 
Issued_on_Two_Bus_Simul_Util = 0.000446 
issued_two_Eff = 0.025973 
queue_avg = 2.830205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83021
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364804667 n_act=986098 n_pre=986082 n_ref_event=0 n_req=3444505 n_rd=2864332 n_rd_L2_A=0 n_write=0 n_wr_bk=1685686 bw_util=0.04904
n_activity=31051984 dram_eff=0.5861
bk0: 178436a 358975882i bk1: 180144a 358536533i bk2: 178252a 358939830i bk3: 179672a 358720203i bk4: 178813a 358889597i bk5: 178814a 358872212i bk6: 178349a 359056532i bk7: 179034a 358736764i bk8: 178489a 358975396i bk9: 179657a 358751931i bk10: 178836a 358887681i bk11: 179268a 358825496i bk12: 178372a 359030837i bk13: 179245a 358802840i bk14: 179061a 358716452i bk15: 179890a 358563962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713719
Row_Buffer_Locality_read = 0.794873
Row_Buffer_Locality_write = 0.313057
Bank_Level_Parallism = 7.332731
Bank_Level_Parallism_Col = 6.302998
Bank_Level_Parallism_Ready = 2.925461
write_to_read_ratio_blp_rw_average = 0.541030
GrpLevelPara = 3.081859 

BW Util details:
bwutil = 0.049035 
total_CMD = 371161656 
util_bw = 18200072 
Wasted_Col = 6990102 
Wasted_Row = 2465881 
Idle = 343505601 

BW Util Bottlenecks: 
RCDc_limit = 4817570 
RCDWRc_limit = 1774525 
WTRc_limit = 5078175 
RTWc_limit = 11433485 
CCDLc_limit = 3169293 
rwq = 0 
CCDLc_limit_alone = 1823229 
WTRc_limit_alone = 4768057 
RTWc_limit_alone = 10397539 

Commands details: 
total_CMD = 371161656 
n_nop = 364804667 
Read = 2864332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1685686 
n_act = 986098 
n_pre = 986082 
n_ref = 0 
n_req = 3444505 
total_req = 4550018 

Dual Bus Interface Util: 
issued_total_row = 1972180 
issued_total_col = 4550018 
Row_Bus_Util =  0.005314 
CoL_Bus_Util = 0.012259 
Either_Row_CoL_Bus_Util = 0.017127 
Issued_on_Two_Bus_Simul_Util = 0.000445 
issued_two_Eff = 0.025989 
queue_avg = 2.804472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80447
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364786270 n_act=991550 n_pre=991534 n_ref_event=0 n_req=3452884 n_rd=2869560 n_rd_L2_A=0 n_write=0 n_wr_bk=1690485 bw_util=0.04914
n_activity=31151984 dram_eff=0.5855
bk0: 180068a 358529113i bk1: 179633a 358556560i bk2: 179003a 358788246i bk3: 178918a 358735634i bk4: 179525a 358817834i bk5: 179232a 358738630i bk6: 179778a 358611371i bk7: 178922a 358732641i bk8: 178960a 358862304i bk9: 179257a 358695339i bk10: 179551a 358689761i bk11: 179470a 358643510i bk12: 179550a 358770004i bk13: 179078a 358704457i bk14: 179167a 358713818i bk15: 179448a 358620169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712834
Row_Buffer_Locality_read = 0.794344
Row_Buffer_Locality_write = 0.311861
Bank_Level_Parallism = 7.397263
Bank_Level_Parallism_Col = 6.366846
Bank_Level_Parallism_Ready = 2.946652
write_to_read_ratio_blp_rw_average = 0.542484
GrpLevelPara = 3.090840 

BW Util details:
bwutil = 0.049143 
total_CMD = 371161656 
util_bw = 18240180 
Wasted_Col = 6970509 
Wasted_Row = 2496794 
Idle = 343454173 

BW Util Bottlenecks: 
RCDc_limit = 4812671 
RCDWRc_limit = 1774895 
WTRc_limit = 5094837 
RTWc_limit = 11477094 
CCDLc_limit = 3140719 
rwq = 0 
CCDLc_limit_alone = 1798129 
WTRc_limit_alone = 4783102 
RTWc_limit_alone = 10446239 

Commands details: 
total_CMD = 371161656 
n_nop = 364786270 
Read = 2869560 
Write = 0 
L2_Alloc = 0 
L2_WB = 1690485 
n_act = 991550 
n_pre = 991534 
n_ref = 0 
n_req = 3452884 
total_req = 4560045 

Dual Bus Interface Util: 
issued_total_row = 1983084 
issued_total_col = 4560045 
Row_Bus_Util =  0.005343 
CoL_Bus_Util = 0.012286 
Either_Row_CoL_Bus_Util = 0.017177 
Issued_on_Two_Bus_Simul_Util = 0.000452 
issued_two_Eff = 0.026311 
queue_avg = 2.856061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85606
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364780296 n_act=992422 n_pre=992406 n_ref_event=0 n_req=3453515 n_rd=2869923 n_rd_L2_A=0 n_write=0 n_wr_bk=1691887 bw_util=0.04916
n_activity=31455256 dram_eff=0.5801
bk0: 179151a 358885405i bk1: 179668a 358612627i bk2: 179017a 358855932i bk3: 179161a 358729270i bk4: 179247a 358918896i bk5: 178873a 358844885i bk6: 179639a 358844993i bk7: 180079a 358604754i bk8: 179016a 358910849i bk9: 178718a 358885611i bk10: 180119a 358710432i bk11: 179616a 358698248i bk12: 178963a 358943031i bk13: 179089a 358792934i bk14: 179722a 358605139i bk15: 179845a 358546805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712634
Row_Buffer_Locality_read = 0.794053
Row_Buffer_Locality_write = 0.312244
Bank_Level_Parallism = 7.295488
Bank_Level_Parallism_Col = 6.287582
Bank_Level_Parallism_Ready = 2.926082
write_to_read_ratio_blp_rw_average = 0.541041
GrpLevelPara = 3.069956 

BW Util details:
bwutil = 0.049163 
total_CMD = 371161656 
util_bw = 18247240 
Wasted_Col = 7130051 
Wasted_Row = 2555529 
Idle = 343228836 

BW Util Bottlenecks: 
RCDc_limit = 4884542 
RCDWRc_limit = 1818113 
WTRc_limit = 5097677 
RTWc_limit = 11480236 
CCDLc_limit = 3198300 
rwq = 0 
CCDLc_limit_alone = 1844826 
WTRc_limit_alone = 4783760 
RTWc_limit_alone = 10440679 

Commands details: 
total_CMD = 371161656 
n_nop = 364780296 
Read = 2869923 
Write = 0 
L2_Alloc = 0 
L2_WB = 1691887 
n_act = 992422 
n_pre = 992406 
n_ref = 0 
n_req = 3453515 
total_req = 4561810 

Dual Bus Interface Util: 
issued_total_row = 1984828 
issued_total_col = 4561810 
Row_Bus_Util =  0.005348 
CoL_Bus_Util = 0.012291 
Either_Row_CoL_Bus_Util = 0.017193 
Issued_on_Two_Bus_Simul_Util = 0.000445 
issued_two_Eff = 0.025900 
queue_avg = 2.828565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82857
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364796713 n_act=987644 n_pre=987628 n_ref_event=0 n_req=3448401 n_rd=2867146 n_rd_L2_A=0 n_write=0 n_wr_bk=1688461 bw_util=0.0491
n_activity=31143324 dram_eff=0.5851
bk0: 179844a 358690944i bk1: 180235a 358487996i bk2: 178847a 358911668i bk3: 179348a 358719009i bk4: 179411a 358796639i bk5: 179333a 358783770i bk6: 179013a 358938244i bk7: 179193a 358825117i bk8: 178734a 358993556i bk9: 178466a 358918321i bk10: 179417a 358793201i bk11: 178759a 358791505i bk12: 179121a 358832619i bk13: 179626a 358620731i bk14: 178747a 358879594i bk15: 179052a 358804025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713594
Row_Buffer_Locality_read = 0.794626
Row_Buffer_Locality_write = 0.313885
Bank_Level_Parallism = 7.340272
Bank_Level_Parallism_Col = 6.313737
Bank_Level_Parallism_Ready = 2.926818
write_to_read_ratio_blp_rw_average = 0.541053
GrpLevelPara = 3.081241 

BW Util details:
bwutil = 0.049096 
total_CMD = 371161656 
util_bw = 18222428 
Wasted_Col = 6999901 
Wasted_Row = 2479482 
Idle = 343459845 

BW Util Bottlenecks: 
RCDc_limit = 4825111 
RCDWRc_limit = 1781536 
WTRc_limit = 5090113 
RTWc_limit = 11434725 
CCDLc_limit = 3166956 
rwq = 0 
CCDLc_limit_alone = 1821246 
WTRc_limit_alone = 4778479 
RTWc_limit_alone = 10400649 

Commands details: 
total_CMD = 371161656 
n_nop = 364796713 
Read = 2867146 
Write = 0 
L2_Alloc = 0 
L2_WB = 1688461 
n_act = 987644 
n_pre = 987628 
n_ref = 0 
n_req = 3448401 
total_req = 4555607 

Dual Bus Interface Util: 
issued_total_row = 1975272 
issued_total_col = 4555607 
Row_Bus_Util =  0.005322 
CoL_Bus_Util = 0.012274 
Either_Row_CoL_Bus_Util = 0.017149 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.026070 
queue_avg = 2.817740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364793311 n_act=989218 n_pre=989202 n_ref_event=0 n_req=3448769 n_rd=2867125 n_rd_L2_A=0 n_write=0 n_wr_bk=1688743 bw_util=0.0491
n_activity=30974776 dram_eff=0.5883
bk0: 179506a 358653702i bk1: 180485a 358396041i bk2: 178929a 358789470i bk3: 178932a 358821655i bk4: 178915a 358894683i bk5: 179878a 358632342i bk6: 178472a 358953581i bk7: 180062a 358578633i bk8: 177774a 359056120i bk9: 178749a 358830935i bk10: 178956a 358767923i bk11: 179416a 358700276i bk12: 179162a 358771256i bk13: 179301a 358671392i bk14: 179017a 358724880i bk15: 179571a 358571964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713168
Row_Buffer_Locality_read = 0.794499
Row_Buffer_Locality_write = 0.312260
Bank_Level_Parallism = 7.398657
Bank_Level_Parallism_Col = 6.352879
Bank_Level_Parallism_Ready = 2.941794
write_to_read_ratio_blp_rw_average = 0.541681
GrpLevelPara = 3.089706 

BW Util details:
bwutil = 0.049098 
total_CMD = 371161656 
util_bw = 18223472 
Wasted_Col = 6950651 
Wasted_Row = 2436146 
Idle = 343551387 

BW Util Bottlenecks: 
RCDc_limit = 4799385 
RCDWRc_limit = 1772364 
WTRc_limit = 5104103 
RTWc_limit = 11421488 
CCDLc_limit = 3138305 
rwq = 0 
CCDLc_limit_alone = 1803435 
WTRc_limit_alone = 4792412 
RTWc_limit_alone = 10398309 

Commands details: 
total_CMD = 371161656 
n_nop = 364793311 
Read = 2867125 
Write = 0 
L2_Alloc = 0 
L2_WB = 1688743 
n_act = 989218 
n_pre = 989202 
n_ref = 0 
n_req = 3448769 
total_req = 4555868 

Dual Bus Interface Util: 
issued_total_row = 1978420 
issued_total_col = 4555868 
Row_Bus_Util =  0.005330 
CoL_Bus_Util = 0.012275 
Either_Row_CoL_Bus_Util = 0.017158 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.026057 
queue_avg = 2.834319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83432
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364794670 n_act=988769 n_pre=988753 n_ref_event=0 n_req=3449728 n_rd=2867421 n_rd_L2_A=0 n_write=0 n_wr_bk=1688701 bw_util=0.0491
n_activity=31055128 dram_eff=0.5868
bk0: 179303a 358745391i bk1: 179315a 358681100i bk2: 178687a 358840511i bk3: 177979a 358920088i bk4: 179487a 358763856i bk5: 178913a 358791889i bk6: 179512a 358753877i bk7: 179495a 358565953i bk8: 179048a 358808395i bk9: 178991a 358799929i bk10: 179237a 358792207i bk11: 179411a 358650295i bk12: 179012a 358915648i bk13: 179062a 358759585i bk14: 179785a 358617157i bk15: 180184a 358394200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713378
Row_Buffer_Locality_read = 0.794761
Row_Buffer_Locality_write = 0.312627
Bank_Level_Parallism = 7.393779
Bank_Level_Parallism_Col = 6.355274
Bank_Level_Parallism_Ready = 2.942414
write_to_read_ratio_blp_rw_average = 0.542488
GrpLevelPara = 3.089521 

BW Util details:
bwutil = 0.049101 
total_CMD = 371161656 
util_bw = 18224488 
Wasted_Col = 6945118 
Wasted_Row = 2465680 
Idle = 343526370 

BW Util Bottlenecks: 
RCDc_limit = 4804132 
RCDWRc_limit = 1768562 
WTRc_limit = 5044930 
RTWc_limit = 11482329 
CCDLc_limit = 3144779 
rwq = 0 
CCDLc_limit_alone = 1804680 
WTRc_limit_alone = 4738905 
RTWc_limit_alone = 10448255 

Commands details: 
total_CMD = 371161656 
n_nop = 364794670 
Read = 2867421 
Write = 0 
L2_Alloc = 0 
L2_WB = 1688701 
n_act = 988769 
n_pre = 988753 
n_ref = 0 
n_req = 3449728 
total_req = 4556122 

Dual Bus Interface Util: 
issued_total_row = 1977522 
issued_total_col = 4556122 
Row_Bus_Util =  0.005328 
CoL_Bus_Util = 0.012275 
Either_Row_CoL_Bus_Util = 0.017154 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.026175 
queue_avg = 2.839787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83979
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364786617 n_act=991031 n_pre=991015 n_ref_event=0 n_req=3451084 n_rd=2869096 n_rd_L2_A=0 n_write=0 n_wr_bk=1689915 bw_util=0.04913
n_activity=31317383 dram_eff=0.5823
bk0: 179427a 358826463i bk1: 179457a 358682359i bk2: 179313a 358737935i bk3: 179029a 358794418i bk4: 178654a 359011033i bk5: 178678a 358937851i bk6: 179430a 358759415i bk7: 179839a 358651206i bk8: 178887a 358924950i bk9: 179591a 358713428i bk10: 179101a 358829788i bk11: 180332a 358512944i bk12: 179069a 358970809i bk13: 179179a 358753384i bk14: 179830a 358665738i bk15: 179280a 358661114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712835
Row_Buffer_Locality_read = 0.793926
Row_Buffer_Locality_write = 0.313070
Bank_Level_Parallism = 7.317199
Bank_Level_Parallism_Col = 6.297163
Bank_Level_Parallism_Ready = 2.927730
write_to_read_ratio_blp_rw_average = 0.541059
GrpLevelPara = 3.073797 

BW Util details:
bwutil = 0.049132 
total_CMD = 371161656 
util_bw = 18236044 
Wasted_Col = 7077169 
Wasted_Row = 2526183 
Idle = 343322260 

BW Util Bottlenecks: 
RCDc_limit = 4868928 
RCDWRc_limit = 1803079 
WTRc_limit = 5077222 
RTWc_limit = 11466508 
CCDLc_limit = 3188258 
rwq = 0 
CCDLc_limit_alone = 1838489 
WTRc_limit_alone = 4767613 
RTWc_limit_alone = 10426348 

Commands details: 
total_CMD = 371161656 
n_nop = 364786617 
Read = 2869096 
Write = 0 
L2_Alloc = 0 
L2_WB = 1689915 
n_act = 991031 
n_pre = 991015 
n_ref = 0 
n_req = 3451084 
total_req = 4559011 

Dual Bus Interface Util: 
issued_total_row = 1982046 
issued_total_col = 4559011 
Row_Bus_Util =  0.005340 
CoL_Bus_Util = 0.012283 
Either_Row_CoL_Bus_Util = 0.017176 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.026042 
queue_avg = 2.825421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82542
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364774110 n_act=994512 n_pre=994496 n_ref_event=0 n_req=3457550 n_rd=2872413 n_rd_L2_A=0 n_write=0 n_wr_bk=1693388 bw_util=0.04921
n_activity=31210593 dram_eff=0.5852
bk0: 179391a 358680690i bk1: 179700a 358609511i bk2: 179330a 358759081i bk3: 180025a 358550741i bk4: 178811a 358954926i bk5: 179150a 358736490i bk6: 180376a 358607635i bk7: 180091a 358460914i bk8: 179045a 358916285i bk9: 179915a 358561922i bk10: 179659a 358736381i bk11: 179545a 358602055i bk12: 179060a 358781718i bk13: 179674a 358643234i bk14: 178943a 358771432i bk15: 179698a 358485776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712365
Row_Buffer_Locality_read = 0.793995
Row_Buffer_Locality_write = 0.311645
Bank_Level_Parallism = 7.396616
Bank_Level_Parallism_Col = 6.355007
Bank_Level_Parallism_Ready = 2.932598
write_to_read_ratio_blp_rw_average = 0.542449
GrpLevelPara = 3.087034 

BW Util details:
bwutil = 0.049206 
total_CMD = 371161656 
util_bw = 18263204 
Wasted_Col = 7005860 
Wasted_Row = 2486690 
Idle = 343405902 

BW Util Bottlenecks: 
RCDc_limit = 4837375 
RCDWRc_limit = 1790431 
WTRc_limit = 5107687 
RTWc_limit = 11502203 
CCDLc_limit = 3157777 
rwq = 0 
CCDLc_limit_alone = 1812884 
WTRc_limit_alone = 4795834 
RTWc_limit_alone = 10469163 

Commands details: 
total_CMD = 371161656 
n_nop = 364774110 
Read = 2872413 
Write = 0 
L2_Alloc = 0 
L2_WB = 1693388 
n_act = 994512 
n_pre = 994496 
n_ref = 0 
n_req = 3457550 
total_req = 4565801 

Dual Bus Interface Util: 
issued_total_row = 1989008 
issued_total_col = 4565801 
Row_Bus_Util =  0.005359 
CoL_Bus_Util = 0.012301 
Either_Row_CoL_Bus_Util = 0.017210 
Issued_on_Two_Bus_Simul_Util = 0.000451 
issued_two_Eff = 0.026186 
queue_avg = 2.872162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87216
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371161656 n_nop=364789136 n_act=990369 n_pre=990353 n_ref_event=0 n_req=3450119 n_rd=2867936 n_rd_L2_A=0 n_write=0 n_wr_bk=1689553 bw_util=0.04912
n_activity=31091162 dram_eff=0.5863
bk0: 178862a 358878175i bk1: 179556a 358656855i bk2: 179158a 358736553i bk3: 180099a 358510823i bk4: 179020a 358980381i bk5: 178807a 358943682i bk6: 179171a 358789839i bk7: 179683a 358667139i bk8: 178830a 358863727i bk9: 179186a 358787249i bk10: 178961a 358851085i bk11: 179342a 358728181i bk12: 178634a 358971840i bk13: 179538a 358633619i bk14: 179098a 358729240i bk15: 179991a 358536182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712946
Row_Buffer_Locality_read = 0.794310
Row_Buffer_Locality_write = 0.312137
Bank_Level_Parallism = 7.360592
Bank_Level_Parallism_Col = 6.322989
Bank_Level_Parallism_Ready = 2.932536
write_to_read_ratio_blp_rw_average = 0.541106
GrpLevelPara = 3.084095 

BW Util details:
bwutil = 0.049116 
total_CMD = 371161656 
util_bw = 18229956 
Wasted_Col = 6990369 
Wasted_Row = 2472624 
Idle = 343468707 

BW Util Bottlenecks: 
RCDc_limit = 4818329 
RCDWRc_limit = 1785616 
WTRc_limit = 5077462 
RTWc_limit = 11443801 
CCDLc_limit = 3154217 
rwq = 0 
CCDLc_limit_alone = 1812693 
WTRc_limit_alone = 4767290 
RTWc_limit_alone = 10412449 

Commands details: 
total_CMD = 371161656 
n_nop = 364789136 
Read = 2867936 
Write = 0 
L2_Alloc = 0 
L2_WB = 1689553 
n_act = 990369 
n_pre = 990353 
n_ref = 0 
n_req = 3450119 
total_req = 4557489 

Dual Bus Interface Util: 
issued_total_row = 1980722 
issued_total_col = 4557489 
Row_Bus_Util =  0.005337 
CoL_Bus_Util = 0.012279 
Either_Row_CoL_Bus_Util = 0.017169 
Issued_on_Two_Bus_Simul_Util = 0.000446 
issued_two_Eff = 0.026001 
queue_avg = 2.834215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3740281, Miss = 1776354, Miss_rate = 0.475, Pending_hits = 44489, Reservation_fails = 4747
L2_cache_bank[1]: Access = 3703110, Miss = 1776774, Miss_rate = 0.480, Pending_hits = 24725, Reservation_fails = 4392
L2_cache_bank[2]: Access = 10412494, Miss = 1776815, Miss_rate = 0.171, Pending_hits = 24604, Reservation_fails = 4077
L2_cache_bank[3]: Access = 3736254, Miss = 1778284, Miss_rate = 0.476, Pending_hits = 32330, Reservation_fails = 5392
L2_cache_bank[4]: Access = 3708186, Miss = 1775545, Miss_rate = 0.479, Pending_hits = 23906, Reservation_fails = 3635
L2_cache_bank[5]: Access = 3707838, Miss = 1777282, Miss_rate = 0.479, Pending_hits = 24484, Reservation_fails = 4916
L2_cache_bank[6]: Access = 3654767, Miss = 1770992, Miss_rate = 0.485, Pending_hits = 22974, Reservation_fails = 3044
L2_cache_bank[7]: Access = 3721135, Miss = 1778108, Miss_rate = 0.478, Pending_hits = 24138, Reservation_fails = 4980
L2_cache_bank[8]: Access = 10538942, Miss = 1777978, Miss_rate = 0.169, Pending_hits = 44931, Reservation_fails = 4162
L2_cache_bank[9]: Access = 3692629, Miss = 1776334, Miss_rate = 0.481, Pending_hits = 25136, Reservation_fails = 6748
L2_cache_bank[10]: Access = 10297833, Miss = 1777258, Miss_rate = 0.173, Pending_hits = 25037, Reservation_fails = 5270
L2_cache_bank[11]: Access = 3740083, Miss = 1777433, Miss_rate = 0.475, Pending_hits = 32205, Reservation_fails = 3254
L2_cache_bank[12]: Access = 3712761, Miss = 1775514, Miss_rate = 0.478, Pending_hits = 23760, Reservation_fails = 3779
L2_cache_bank[13]: Access = 3707750, Miss = 1776392, Miss_rate = 0.479, Pending_hits = 24144, Reservation_fails = 2451
L2_cache_bank[14]: Access = 3670706, Miss = 1773115, Miss_rate = 0.483, Pending_hits = 24233, Reservation_fails = 3855
L2_cache_bank[15]: Access = 3723889, Miss = 1778778, Miss_rate = 0.478, Pending_hits = 24729, Reservation_fails = 4468
L2_cache_bank[16]: Access = 3730678, Miss = 1776455, Miss_rate = 0.476, Pending_hits = 43574, Reservation_fails = 5894
L2_cache_bank[17]: Access = 3692132, Miss = 1775734, Miss_rate = 0.481, Pending_hits = 25131, Reservation_fails = 5623
L2_cache_bank[18]: Access = 3699794, Miss = 1776095, Miss_rate = 0.480, Pending_hits = 24735, Reservation_fails = 3223
L2_cache_bank[19]: Access = 3737348, Miss = 1777769, Miss_rate = 0.476, Pending_hits = 32722, Reservation_fails = 5220
L2_cache_bank[20]: Access = 3718065, Miss = 1776999, Miss_rate = 0.478, Pending_hits = 25021, Reservation_fails = 5624
L2_cache_bank[21]: Access = 3727162, Miss = 1780182, Miss_rate = 0.478, Pending_hits = 25315, Reservation_fails = 6795
L2_cache_bank[22]: Access = 3674101, Miss = 1774118, Miss_rate = 0.483, Pending_hits = 23975, Reservation_fails = 2452
L2_cache_bank[23]: Access = 3718354, Miss = 1778586, Miss_rate = 0.478, Pending_hits = 24786, Reservation_fails = 4009
L2_total_cache_accesses = 109166292
L2_total_cache_misses = 42638894
L2_total_cache_miss_rate = 0.3906
L2_total_cache_pending_hits = 671084
L2_total_cache_reservation_fails = 108010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50103765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 671084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10784682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23637024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 671084
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15752549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2054298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6162890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85196555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23969737
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 185
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 107825
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=109166292
icnt_total_pkts_simt_to_mem=109166292
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 109166292
Req_Network_cycles = 144732375
Req_Network_injected_packets_per_cycle =       0.7543 
Req_Network_conflicts_per_cycle =       1.4207
Req_Network_conflicts_per_cycle_util =       5.0767
Req_Bank_Level_Parallism =       2.6953
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.2987
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.4185

Reply_Network_injected_packets_num = 109166292
Reply_Network_cycles = 144732375
Reply_Network_injected_packets_per_cycle =        0.7543
Reply_Network_conflicts_per_cycle =        0.2263
Reply_Network_conflicts_per_cycle_util =       0.8005
Reply_Bank_Level_Parallism =       2.6684
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0624
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0251
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 16 hrs, 58 min, 59 sec (320339 sec)
gpgpu_simulation_rate = 9131 (inst/sec)
gpgpu_simulation_rate = 451 (cycle/sec)
gpgpu_silicon_slowdown = 3026607x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc10ebfcc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfc0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fffc10ec0d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebfa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebf98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ec0f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc10ebf80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56224f46235a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim PTX: WARNING (mst_topo.1.sm_75.ptx:846) ** reading undefined register '%r56' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
