Analysis & Synthesis report for div_mult_test
Sat Jun 08 11:58:34 2019
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: div:b2v_inst|lpm_divide:LPM_DIVIDE_component
 12. Parameter Settings for User Entity Instance: mult:b2v_inst1|lpm_mult:lpm_mult_component
 13. lpm_mult Parameter Settings by Entity Instance
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 08 11:58:34 2019     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; div_mult_test                             ;
; Top-level Entity Name              ; div_mult_test                             ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 187                                       ;
;     Total combinational functions  ; 187                                       ;
;     Dedicated logic registers      ; 0                                         ;
; Total registers                    ; 0                                         ;
; Total pins                         ; 72                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 2                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; div_mult_test      ; div_mult_test      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; code/div_mult_test.v             ; yes             ; User Verilog HDL File        ; C:/Users/wxn/Desktop/div_mult_test/code/div_mult_test.v            ;
; ipcore/div.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/wxn/Desktop/div_mult_test/ipcore/div.v                    ;
; ipcore/mult.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/wxn/Desktop/div_mult_test/ipcore/mult.v                   ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc      ;
; db/lpm_divide_6ks.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/wxn/Desktop/div_mult_test/db/lpm_divide_6ks.tdf           ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/wxn/Desktop/div_mult_test/db/sign_div_unsign_5nh.tdf      ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/wxn/Desktop/div_mult_test/db/alt_u_div_c5f.tdf            ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/wxn/Desktop/div_mult_test/db/add_sub_lkc.tdf              ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/wxn/Desktop/div_mult_test/db/add_sub_mkc.tdf              ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_van.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/wxn/Desktop/div_mult_test/db/mult_van.tdf                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 187                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 187                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 75                                                                           ;
;     -- 3 input functions                    ; 94                                                                           ;
;     -- <=2 input functions                  ; 18                                                                           ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 112                                                                          ;
;     -- arithmetic mode                      ; 75                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 0                                                                            ;
;     -- Dedicated logic registers            ; 0                                                                            ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 72                                                                           ;
; Embedded Multiplier 9-bit elements          ; 2                                                                            ;
; Maximum fan-out node                        ; mult:b2v_inst1|lpm_mult:lpm_mult_component|mult_van:auto_generated|result[0] ;
; Maximum fan-out                             ; 24                                                                           ;
; Total fan-out                               ; 670                                                                          ;
; Average fan-out                             ; 2.57                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |div_mult_test                            ; 187 (1)           ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 72   ; 0            ; |div_mult_test                                                                                                                                                    ;              ;
;    |div:b2v_inst|                         ; 186 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |div_mult_test|div:b2v_inst                                                                                                                                       ;              ;
;       |lpm_divide:LPM_DIVIDE_component|   ; 186 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |div_mult_test|div:b2v_inst|lpm_divide:LPM_DIVIDE_component                                                                                                       ;              ;
;          |lpm_divide_6ks:auto_generated|  ; 186 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |div_mult_test|div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated                                                                         ;              ;
;             |sign_div_unsign_5nh:divider| ; 186 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |div_mult_test|div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated|sign_div_unsign_5nh:divider                                             ;              ;
;                |alt_u_div_c5f:divider|    ; 186 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |div_mult_test|div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                       ;              ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |div_mult_test|div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_mkc:add_sub_1 ;              ;
;    |mult:b2v_inst1|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |div_mult_test|mult:b2v_inst1                                                                                                                                     ;              ;
;       |lpm_mult:lpm_mult_component|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |div_mult_test|mult:b2v_inst1|lpm_mult:lpm_mult_component                                                                                                         ;              ;
;          |mult_van:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |div_mult_test|mult:b2v_inst1|lpm_mult:lpm_mult_component|mult_van:auto_generated                                                                                 ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------+--------------------------------------------------+
; Altera ; LPM_DIVIDE   ; 11.0    ; N/A          ; N/A          ; |div_mult_test|div:b2v_inst   ; C:/Users/wxn/Desktop/div_mult_test/ipcore/div.v  ;
; Altera ; LPM_MULT     ; 11.0    ; N/A          ; N/A          ; |div_mult_test|mult:b2v_inst1 ; C:/Users/wxn/Desktop/div_mult_test/ipcore/mult.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div:b2v_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Signed Integer                                  ;
; LPM_WIDTHD             ; 12             ; Signed Integer                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_6ks ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult:b2v_inst1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 12         ; Signed Integer            ;
; LPM_WIDTHB                                     ; 12         ; Signed Integer            ;
; LPM_WIDTHP                                     ; 24         ; Signed Integer            ;
; LPM_WIDTHR                                     ; 0          ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_van   ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; mult:b2v_inst1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                         ;
;     -- LPM_WIDTHB                     ; 12                                         ;
;     -- LPM_WIDTHP                     ; 24                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Sat Jun 08 11:58:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off div_mult_test -c div_mult_test
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file code/div_mult_test.v
    Info: Found entity 1: div_mult_test
Info: Found 1 design units, including 1 entities, in source file ipcore/div.v
    Info: Found entity 1: div
Info: Found 1 design units, including 1 entities, in source file ipcore/mult.v
    Info: Found entity 1: mult
Info: Found 1 design units, including 1 entities, in source file code/test_bench.v
    Info: Found entity 1: test_bench
Info: Elaborating entity "div_mult_test" for the top level hierarchy
Info: Elaborating entity "div" for hierarchy "div:b2v_inst"
Info: Elaborating entity "lpm_divide" for hierarchy "div:b2v_inst|lpm_divide:LPM_DIVIDE_component"
Info: Elaborated megafunction instantiation "div:b2v_inst|lpm_divide:LPM_DIVIDE_component"
Info: Instantiated megafunction "div:b2v_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "12"
    Info: Parameter "lpm_widthn" = "12"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_6ks.tdf
    Info: Found entity 1: lpm_divide_6ks
Info: Elaborating entity "lpm_divide_6ks" for hierarchy "div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Elaborating entity "sign_div_unsign_5nh" for hierarchy "div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated|sign_div_unsign_5nh:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info: Found entity 1: alt_u_div_c5f
Info: Elaborating entity "alt_u_div_c5f" for hierarchy "div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "div:b2v_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ks:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "mult" for hierarchy "mult:b2v_inst1"
Info: Elaborating entity "lpm_mult" for hierarchy "mult:b2v_inst1|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "mult:b2v_inst1|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "mult:b2v_inst1|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "12"
    Info: Parameter "lpm_widthb" = "12"
    Info: Parameter "lpm_widthp" = "24"
Info: Found 1 design units, including 1 entities, in source file db/mult_van.tdf
    Info: Found entity 1: mult_van
Info: Elaborating entity "mult_van" for hierarchy "mult:b2v_inst1|lpm_mult:lpm_mult_component|mult_van:auto_generated"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 261 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 48 output pins
    Info: Implemented 187 logic cells
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Sat Jun 08 11:58:34 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


