0.7
2020.2
Nov 18 2020
09:47:47
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,uvm,,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sim_1/new/MCU_tb.v,1688022846,verilog,,,,MCU_tb,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1688420254,verilog,,,,clk_wiz_0,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1688433108,verilog,,D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v,1688428427,verilog,,D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,dist_mem_gen_0,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem/sim/dmem.v,1688433979,verilog,,D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v,,dmem,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v,1688426371,verilog,,D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem/sim/dmem.v,,ila_0,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v,1688428542,systemVerilog,,D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v,,MCU,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v,1688435611,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/adder.v,,TOP,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v,1688022277,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/datapath.v,,counter,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/adder.v,1688190130,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/alu.v,,adder,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/alu.v,1688432343,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/arm.v,,alu,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/arm.v,1688399971,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/condlogic.v,,arm,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/condlogic.v,1688312250,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/controller.v,,condcheck;condlogic,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/controller.v,1688312164,systemVerilog,,D:/viviado2020/simulation_success_optimize/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v,,controller,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/datapath.v,1688312278,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/decoder.v,,datapath,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/decoder.v,1688312184,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/extend.v,,decoder,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/extend.v,1688190244,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/flopenr.v,,extend,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/flopenr.v,1688189504,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/flopr.v,,flopenr,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/flopr.v,1688190355,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/mux2.v,,flopr,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/mux2.v,1688190442,systemVerilog,,D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/regfile.v,,mux2,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/viviado2020/simulation_success_optimize/final_project/final_project.srcs/sources_1/new/regfile.v,1688190074,systemVerilog,,,,regfile,,uvm,../../../../MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0,,,,,
