<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › ipu.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ipu.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2008</span>
<span class="cm"> * Guennadi Liakhovetski, DENX Software Engineering, &lt;lg@denx.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2007 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _IPU_H_</span>
<span class="cp">#define _IPU_H_</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>

<span class="cm">/* IPU DMA Controller channel definitions. */</span>
<span class="k">enum</span> <span class="n">ipu_channel</span> <span class="p">{</span>
	<span class="n">IDMAC_IC_0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>		<span class="cm">/* IC (encoding task) to memory */</span>
	<span class="n">IDMAC_IC_1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>		<span class="cm">/* IC (viewfinder task) to memory */</span>
	<span class="n">IDMAC_ADC_0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">IDMAC_IC_2</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDMAC_ADC_1</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDMAC_IC_3</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">IDMAC_IC_4</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">IDMAC_IC_5</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">IDMAC_IC_6</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">IDMAC_IC_7</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>		<span class="cm">/* IC (sensor data) to memory */</span>
	<span class="n">IDMAC_IC_8</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">IDMAC_IC_9</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">IDMAC_IC_10</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">IDMAC_IC_11</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">IDMAC_IC_12</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">IDMAC_IC_13</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
	<span class="n">IDMAC_SDC_0</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>	<span class="cm">/* Background synchronous display data */</span>
	<span class="n">IDMAC_SDC_1</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>	<span class="cm">/* Foreground data (overlay) */</span>
	<span class="n">IDMAC_SDC_2</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">IDMAC_SDC_3</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
	<span class="n">IDMAC_ADC_2</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">IDMAC_ADC_3</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
	<span class="n">IDMAC_ADC_4</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">IDMAC_ADC_5</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span>
	<span class="n">IDMAC_ADC_6</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="n">IDMAC_ADC_7</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="n">IDMAC_PF_0</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
	<span class="n">IDMAC_PF_1</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
	<span class="n">IDMAC_PF_2</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
	<span class="n">IDMAC_PF_3</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
	<span class="n">IDMAC_PF_4</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
	<span class="n">IDMAC_PF_5</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span>
	<span class="n">IDMAC_PF_6</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">IDMAC_PF_7</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Order significant! */</span>
<span class="k">enum</span> <span class="n">ipu_channel_status</span> <span class="p">{</span>
	<span class="n">IPU_CHANNEL_FREE</span><span class="p">,</span>
	<span class="n">IPU_CHANNEL_INITIALIZED</span><span class="p">,</span>
	<span class="n">IPU_CHANNEL_READY</span><span class="p">,</span>
	<span class="n">IPU_CHANNEL_ENABLED</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define IPU_CHANNELS_NUM 32</span>

<span class="k">enum</span> <span class="n">pixel_fmt</span> <span class="p">{</span>
	<span class="cm">/* 1 byte */</span>
	<span class="n">IPU_PIX_FMT_GENERIC</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_RGB332</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_YUV420P</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_YUV422P</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_YUV420P2</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_YVU422P</span><span class="p">,</span>
	<span class="cm">/* 2 bytes */</span>
	<span class="n">IPU_PIX_FMT_RGB565</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_RGB666</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_BGR666</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_YUYV</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_UYVY</span><span class="p">,</span>
	<span class="cm">/* 3 bytes */</span>
	<span class="n">IPU_PIX_FMT_RGB24</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_BGR24</span><span class="p">,</span>
	<span class="cm">/* 4 bytes */</span>
	<span class="n">IPU_PIX_FMT_GENERIC_32</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_RGB32</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_BGR32</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_ABGR32</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_BGRA32</span><span class="p">,</span>
	<span class="n">IPU_PIX_FMT_RGBA32</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ipu_color_space</span> <span class="p">{</span>
	<span class="n">IPU_COLORSPACE_RGB</span><span class="p">,</span>
	<span class="n">IPU_COLORSPACE_YCBCR</span><span class="p">,</span>
	<span class="n">IPU_COLORSPACE_YUV</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Enumeration of IPU rotation modes</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">ipu_rotate_mode</span> <span class="p">{</span>
	<span class="cm">/* Note the enum values correspond to BAM value */</span>
	<span class="n">IPU_ROTATE_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IPU_ROTATE_VERT_FLIP</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">IPU_ROTATE_HORIZ_FLIP</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IPU_ROTATE_180</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">IPU_ROTATE_90_RIGHT</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">IPU_ROTATE_90_RIGHT_VFLIP</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">IPU_ROTATE_90_RIGHT_HFLIP</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">IPU_ROTATE_90_LEFT</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipu_platform_data</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">irq_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Enumeration of DI ports for ADC.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">display_port</span> <span class="p">{</span>
	<span class="n">DISP0</span><span class="p">,</span>
	<span class="n">DISP1</span><span class="p">,</span>
	<span class="n">DISP2</span><span class="p">,</span>
	<span class="n">DISP3</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">idmac_video_param</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">in_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">in_height</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">in_pixel_fmt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">out_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">out_height</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">out_pixel_fmt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">out_stride</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">graphics_combine_en</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">global_alpha_en</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">key_color_en</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">display_port</span>	<span class="n">disp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">out_left</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">out_top</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Union of initialization parameters for a logical channel. So far only video</span>
<span class="cm"> * parameters are used.</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">ipu_channel_param</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_video_param</span> <span class="n">video</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span>	<span class="n">txd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span>		<span class="o">*</span><span class="n">sg</span><span class="p">;</span>	<span class="cm">/* scatterlist for this */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">sg_len</span><span class="p">;</span>	<span class="cm">/* tx-descriptor. */</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">list</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="n">dma_chan</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span>		<span class="n">completed</span><span class="p">;</span>	<span class="cm">/* last completed cookie	   */</span>
	<span class="k">union</span> <span class="n">ipu_channel_param</span>	<span class="n">params</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ipu_channel</span>	<span class="n">link</span><span class="p">;</span>	<span class="cm">/* input channel, linked to the output	   */</span>
	<span class="k">enum</span> <span class="n">ipu_channel_status</span>	<span class="n">status</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">client</span><span class="p">;</span>	<span class="cm">/* Only one client per channel	   */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">n_tx_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">idmac_tx_desc</span>	<span class="o">*</span><span class="n">desc</span><span class="p">;</span>		<span class="cm">/* allocated tx-descriptors	   */</span>
	<span class="k">struct</span> <span class="n">scatterlist</span>	<span class="o">*</span><span class="n">sg</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>	<span class="cm">/* scatterlist elements in buffer-0 and -1 */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">free_list</span><span class="p">;</span>	<span class="cm">/* free tx-descriptors		   */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>		<span class="cm">/* queued tx-descriptors	   */</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>		<span class="cm">/* protects sg[0,1], queue	   */</span>
	<span class="k">struct</span> <span class="n">mutex</span>		<span class="n">chan_mutex</span><span class="p">;</span> <span class="cm">/* protects status, cookie, free_list  */</span>
	<span class="n">bool</span>			<span class="n">sec_chan_en</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">active_buffer</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">eof_irq</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="n">eof_name</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>	<span class="cm">/* EOF IRQ name for request_irq()  */</span>
<span class="p">};</span>

<span class="cp">#define to_tx_desc(tx) container_of(tx, struct idmac_tx_desc, txd)</span>
<span class="cp">#define to_idmac_chan(c) container_of(c, struct idmac_channel, dma_chan)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
