$date
	Sat Jun 24 10:17:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uart_test $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in [7:0] $end
$var reg 1 # trans $end
$scope module uut $end
$var wire 8 $ in [7:0] $end
$var wire 1 # trans $end
$var reg 12 % Rx [11:0] $end
$var reg 12 & Tx [11:0] $end
$var reg 8 ' out [7:0] $end
$var reg 1 ( parity_bit $end
$var reg 1 ) start_bit $end
$var reg 2 * stop_bit [1:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b11 *
1)
x(
bx '
bx &
bx %
b10110010 $
0#
b10110010 "
bx !
$end
#5
b1 +
#10
b10 +
#15
b11 +
#20
b100 +
#25
b101 +
#30
b10110010011 &
0(
0)
b110 +
1#
#35
b111 +
bx0xxxxxx %
#40
b1000 +
bx10xxxxxx %
#45
b1001 +
bx110xxxxxx %
#50
b1010 +
bx0110xxxxxx %
#55
b1011 +
bx10110xxxxxx %
#60
b10110xxx !
b10110xxx '
1)
b1100 +
b10110xxxxxx %
#80
b0 +
0#
#85
b1 +
b10110xxxxx1 %
#90
b10 +
b10110xxxx11 %
#95
b11 +
b10110xxx011 %
#100
b100 +
b10110xx0011 %
#105
b101 +
b10110x10011 %
#110
b110 +
b10110010011 %
#115
b111 +
#119
b100110 "
b100110 $
#120
b1000 +
#125
b1001 +
#130
b1010 +
#135
b1011 +
#140
b10110010 !
b10110010 '
b1100 +
#160
b100110111 &
1(
0)
1#
#210
b0 +
0#
#215
b1 +
#220
b10 +
#225
b11 +
b10110010111 %
#230
b100 +
#235
b101 +
#240
b110 +
b10110110111 %
#245
b111 +
#250
b1000 +
b10100110111 %
#255
b1001 +
#260
b1010 +
#265
b1011 +
b100110111 %
#270
b100110 !
b100110 '
1)
b1100 +
#350
