#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 14 20:29:52 2019
# Process ID: 11092
# Current directory: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10988 B:\COLLEGE\19_20\Fall_19\Compe_475\ASS_4\MultiCycle\MultiCycle.xpr
# Log file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_4/vivado.log
# Journal file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 689.387 ; gain = 102.145
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parta.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_partc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/inst_parte.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -view {B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/testbench0_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycle/testbench0_behav.wcfg
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 693.695 ; gain = 4.309
update_compile_order -fileset sources_1
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 20:30:49 2019...
