// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _send_frame_HH_
#define _send_frame_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "initial_edca_process.h"
#include "phy_txend_confirm.h"
#include "ma_unitdatax_request.h"
#include "phy_data_request.h"
#include "phy_txend_request.h"
#include "phy_data_request_1.h"
#include "send_frame_edca_qfYi.h"
#include "send_frame_frame.h"

namespace ap_rtl {

struct send_frame : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > source_addr_mac_address0;
    sc_out< sc_logic > source_addr_mac_ce0;
    sc_in< sc_lv<8> > source_addr_mac_q0;
    sc_out< sc_lv<3> > source_addr_mac_address1;
    sc_out< sc_logic > source_addr_mac_ce1;
    sc_in< sc_lv<8> > source_addr_mac_q1;
    sc_out< sc_lv<3> > dest_addr_mac_address0;
    sc_out< sc_logic > dest_addr_mac_ce0;
    sc_out< sc_logic > dest_addr_mac_we0;
    sc_out< sc_lv<8> > dest_addr_mac_d0;
    sc_in< sc_lv<8> > dest_addr_mac_q0;
    sc_out< sc_lv<3> > dest_addr_mac_address1;
    sc_out< sc_logic > dest_addr_mac_ce1;
    sc_out< sc_logic > dest_addr_mac_we1;
    sc_out< sc_lv<8> > dest_addr_mac_d1;
    sc_in< sc_lv<8> > dest_addr_mac_q1;
    sc_out< sc_lv<7> > data_address0;
    sc_out< sc_logic > data_ce0;
    sc_in< sc_lv<8> > data_q0;
    sc_in< sc_lv<4> > up;
    sc_in< sc_lv<1> > s_class;
    sc_in< sc_lv<8> > c_identifier_operating_class;
    sc_in< sc_lv<8> > c_identifier_channel_number;
    sc_in< sc_lv<2> > t_slot;
    sc_in< sc_lv<7> > d_rate;
    sc_in< sc_lv<4> > tx_power_lvl;
    sc_in< sc_lv<64> > expiry_time;
    sc_out< sc_lv<7> > mac_frame_address0;
    sc_out< sc_logic > mac_frame_ce0;
    sc_out< sc_logic > mac_frame_we0;
    sc_out< sc_lv<8> > mac_frame_d0;
    sc_in< sc_lv<8> > mac_frame_q0;
    sc_in< sc_lv<1> > medium_state;
    sc_in< sc_lv<3> > current_txop_holder_i;
    sc_out< sc_lv<3> > current_txop_holder_o;
    sc_out< sc_logic > current_txop_holder_o_ap_vld;
    sc_out< sc_lv<7> > received_frame_address0;
    sc_out< sc_logic > received_frame_ce0;
    sc_out< sc_logic > received_frame_we0;
    sc_out< sc_lv<8> > received_frame_d0;
    sc_in< sc_lv<8> > received_frame_q0;
    sc_out< sc_lv<7> > received_frame_address1;
    sc_out< sc_logic > received_frame_ce1;
    sc_out< sc_logic > received_frame_we1;
    sc_out< sc_lv<8> > received_frame_d1;
    sc_in< sc_lv<8> > received_frame_q1;


    // Module declarations
    send_frame(sc_module_name name);
    SC_HAS_PROCESS(send_frame);

    ~send_frame();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    send_frame_edca_qfYi* edca_queues_U;
    send_frame_frame* frame_U;
    initial_edca_process* grp_initial_edca_process_fu_240;
    phy_txend_confirm* grp_phy_txend_confirm_fu_292;
    ma_unitdatax_request* grp_ma_unitdatax_request_fu_344;
    phy_data_request* grp_phy_data_request_fu_422;
    phy_txend_request* call_ln17_phy_txend_request_fu_429;
    phy_data_request_1* call_ln6_phy_data_request_1_fu_435;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > available_spaces_bk;
    sc_signal< sc_lv<2> > write_pointer_bk;
    sc_signal< sc_lv<3> > available_spaces_be;
    sc_signal< sc_lv<2> > write_pointer_be;
    sc_signal< sc_lv<3> > available_spaces_vi;
    sc_signal< sc_lv<2> > write_pointer_vi;
    sc_signal< sc_lv<3> > available_spaces_vo;
    sc_signal< sc_lv<2> > write_pointer_vo;
    sc_signal< sc_lv<11> > edca_queues_address0;
    sc_signal< sc_logic > edca_queues_ce0;
    sc_signal< sc_logic > edca_queues_we0;
    sc_signal< sc_lv<8> > edca_queues_d0;
    sc_signal< sc_lv<8> > edca_queues_q0;
    sc_signal< sc_lv<2> > read_pointer_bk;
    sc_signal< sc_lv<2> > read_pointer_be;
    sc_signal< sc_lv<2> > read_pointer_vi;
    sc_signal< sc_lv<2> > read_pointer_vo;
    sc_signal< sc_lv<10> > CW_bk;
    sc_signal< sc_lv<32> > rand_state;
    sc_signal< sc_lv<10> > bk_backoff_counter;
    sc_signal< sc_lv<10> > CW_be;
    sc_signal< sc_lv<10> > be_backoff_counter;
    sc_signal< sc_lv<10> > CW_vi;
    sc_signal< sc_lv<10> > vi_backoff_counter;
    sc_signal< sc_lv<10> > vo_backoff_counter;
    sc_signal< sc_lv<7> > count;
    sc_signal< sc_lv<7> > frame_address0;
    sc_signal< sc_logic > frame_ce0;
    sc_signal< sc_logic > frame_we0;
    sc_signal< sc_lv<8> > frame_q0;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > i_fu_451_p2;
    sc_signal< sc_lv<7> > i_reg_546;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > count_load_reg_551;
    sc_signal< sc_lv<1> > icmp_ln22_fu_445_p2;
    sc_signal< sc_lv<1> > icmp_ln10_fu_461_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_556;
    sc_signal< sc_lv<7> > q_fu_473_p2;
    sc_signal< sc_lv<7> > q_reg_563;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > zext_ln12_fu_479_p1;
    sc_signal< sc_lv<64> > zext_ln12_reg_568;
    sc_signal< sc_lv<1> > icmp_ln11_fu_467_p2;
    sc_signal< sc_lv<7> > add_ln15_fu_484_p2;
    sc_signal< sc_lv<7> > add_ln15_reg_578;
    sc_signal< sc_lv<1> > icmp_ln16_fu_490_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_584;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_ap_start;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_ap_done;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_ap_idle;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_ap_ready;
    sc_signal< sc_lv<3> > grp_initial_edca_process_fu_240_current_txop_holder_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_current_txop_holder_o_ap_vld;
    sc_signal< sc_lv<7> > grp_initial_edca_process_fu_240_frame_to_transfer_address0;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_frame_to_transfer_ce0;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_frame_to_transfer_we0;
    sc_signal< sc_lv<8> > grp_initial_edca_process_fu_240_frame_to_transfer_d0;
    sc_signal< sc_lv<3> > grp_initial_edca_process_fu_240_available_spaces_vo_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
    sc_signal< sc_lv<10> > grp_initial_edca_process_fu_240_vo_backoff_counter_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_vo_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<32> > grp_initial_edca_process_fu_240_rand_state_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_rand_state_o_ap_vld;
    sc_signal< sc_lv<3> > grp_initial_edca_process_fu_240_available_spaces_vi_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
    sc_signal< sc_lv<10> > grp_initial_edca_process_fu_240_vi_backoff_counter_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_vi_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<10> > grp_initial_edca_process_fu_240_CW_vi_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
    sc_signal< sc_lv<3> > grp_initial_edca_process_fu_240_available_spaces_be_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
    sc_signal< sc_lv<10> > grp_initial_edca_process_fu_240_be_backoff_counter_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_be_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<10> > grp_initial_edca_process_fu_240_CW_be_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
    sc_signal< sc_lv<3> > grp_initial_edca_process_fu_240_available_spaces_bk_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
    sc_signal< sc_lv<10> > grp_initial_edca_process_fu_240_bk_backoff_counter_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_bk_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<10> > grp_initial_edca_process_fu_240_CW_bk_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_write_pointer_bk_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_write_pointer_be_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_write_pointer_vi_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_write_pointer_vo_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
    sc_signal< sc_lv<11> > grp_initial_edca_process_fu_240_edca_queues_address0;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_edca_queues_ce0;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_edca_queues_we0;
    sc_signal< sc_lv<8> > grp_initial_edca_process_fu_240_edca_queues_d0;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_read_pointer_bk_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_read_pointer_be_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_read_pointer_vi_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_read_pointer_vi_o_ap_vld;
    sc_signal< sc_lv<2> > grp_initial_edca_process_fu_240_read_pointer_vo_o;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_ap_start;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_ap_done;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_ap_idle;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_ap_ready;
    sc_signal< sc_lv<3> > grp_phy_txend_confirm_fu_292_current_txop_holder_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld;
    sc_signal< sc_lv<7> > grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_frame_to_transfer_ce0;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_frame_to_transfer_we0;
    sc_signal< sc_lv<8> > grp_phy_txend_confirm_fu_292_frame_to_transfer_d0;
    sc_signal< sc_lv<3> > grp_phy_txend_confirm_fu_292_available_spaces_vo_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld;
    sc_signal< sc_lv<10> > grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_vo_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<32> > grp_phy_txend_confirm_fu_292_rand_state_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_rand_state_o_ap_vld;
    sc_signal< sc_lv<3> > grp_phy_txend_confirm_fu_292_available_spaces_vi_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld;
    sc_signal< sc_lv<10> > grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_vi_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<10> > grp_phy_txend_confirm_fu_292_CW_vi_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld;
    sc_signal< sc_lv<3> > grp_phy_txend_confirm_fu_292_available_spaces_be_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld;
    sc_signal< sc_lv<10> > grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_be_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<10> > grp_phy_txend_confirm_fu_292_CW_be_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld;
    sc_signal< sc_lv<3> > grp_phy_txend_confirm_fu_292_available_spaces_bk_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld;
    sc_signal< sc_lv<10> > grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_bk_backoff_counter_o_ap_vld;
    sc_signal< sc_lv<10> > grp_phy_txend_confirm_fu_292_CW_bk_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_write_pointer_bk_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_write_pointer_be_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_write_pointer_vi_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_write_pointer_vo_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
    sc_signal< sc_lv<11> > grp_phy_txend_confirm_fu_292_edca_queues_address0;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_edca_queues_ce0;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_edca_queues_we0;
    sc_signal< sc_lv<8> > grp_phy_txend_confirm_fu_292_edca_queues_d0;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_read_pointer_bk_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_read_pointer_be_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_read_pointer_vi_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_read_pointer_vi_o_ap_vld;
    sc_signal< sc_lv<2> > grp_phy_txend_confirm_fu_292_read_pointer_vo_o;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_ap_start;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_ap_done;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_ap_idle;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_ap_ready;
    sc_signal< sc_lv<3> > grp_ma_unitdatax_request_fu_344_source_addr_mac_address0;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_source_addr_mac_ce0;
    sc_signal< sc_lv<3> > grp_ma_unitdatax_request_fu_344_source_addr_mac_address1;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_source_addr_mac_ce1;
    sc_signal< sc_lv<7> > grp_ma_unitdatax_request_fu_344_data_address0;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_data_ce0;
    sc_signal< sc_lv<3> > grp_ma_unitdatax_request_fu_344_available_spaces_bk_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_available_spaces_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_write_pointer_bk_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_write_pointer_bk_o_ap_vld;
    sc_signal< sc_lv<3> > grp_ma_unitdatax_request_fu_344_available_spaces_be_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_available_spaces_be_o_ap_vld;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_write_pointer_be_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_write_pointer_be_o_ap_vld;
    sc_signal< sc_lv<3> > grp_ma_unitdatax_request_fu_344_available_spaces_vi_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_available_spaces_vi_o_ap_vld;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_write_pointer_vi_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_write_pointer_vi_o_ap_vld;
    sc_signal< sc_lv<3> > grp_ma_unitdatax_request_fu_344_available_spaces_vo_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_available_spaces_vo_o_ap_vld;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_write_pointer_vo_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_write_pointer_vo_o_ap_vld;
    sc_signal< sc_lv<11> > grp_ma_unitdatax_request_fu_344_edca_queues_address0;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_edca_queues_ce0;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_edca_queues_we0;
    sc_signal< sc_lv<8> > grp_ma_unitdatax_request_fu_344_edca_queues_d0;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_read_pointer_bk_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_read_pointer_bk_o_ap_vld;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_read_pointer_be_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_read_pointer_be_o_ap_vld;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_read_pointer_vi_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_read_pointer_vi_o_ap_vld;
    sc_signal< sc_lv<2> > grp_ma_unitdatax_request_fu_344_read_pointer_vo_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_read_pointer_vo_o_ap_vld;
    sc_signal< sc_lv<32> > grp_ma_unitdatax_request_fu_344_rand_state_o;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_rand_state_o_ap_vld;
    sc_signal< sc_lv<10> > grp_ma_unitdatax_request_fu_344_bk_backoff_counter;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_bk_backoff_counter_ap_vld;
    sc_signal< sc_lv<10> > grp_ma_unitdatax_request_fu_344_be_backoff_counter;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_be_backoff_counter_ap_vld;
    sc_signal< sc_lv<10> > grp_ma_unitdatax_request_fu_344_vi_backoff_counter;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_vi_backoff_counter_ap_vld;
    sc_signal< sc_lv<10> > grp_ma_unitdatax_request_fu_344_vo_backoff_counter;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_vo_backoff_counter_ap_vld;
    sc_signal< sc_logic > grp_phy_data_request_fu_422_ap_start;
    sc_signal< sc_logic > grp_phy_data_request_fu_422_ap_done;
    sc_signal< sc_logic > grp_phy_data_request_fu_422_ap_idle;
    sc_signal< sc_logic > grp_phy_data_request_fu_422_ap_ready;
    sc_signal< sc_lv<7> > grp_phy_data_request_fu_422_data_address0;
    sc_signal< sc_logic > grp_phy_data_request_fu_422_data_ce0;
    sc_signal< sc_logic > call_ln17_phy_txend_request_fu_429_ap_start;
    sc_signal< sc_logic > call_ln17_phy_txend_request_fu_429_ap_done;
    sc_signal< sc_logic > call_ln17_phy_txend_request_fu_429_ap_idle;
    sc_signal< sc_logic > call_ln17_phy_txend_request_fu_429_ap_ready;
    sc_signal< sc_logic > call_ln6_phy_data_request_1_fu_435_ap_ready;
    sc_signal< sc_lv<7> > i_0_reg_208;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_state13_on_subcall_done;
    sc_signal< sc_lv<7> > q_0_i_reg_219;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<7> > ap_phi_mux_count_new_0_i_phi_fu_233_p4;
    sc_signal< sc_logic > grp_initial_edca_process_fu_240_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_phy_txend_confirm_fu_292_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_ma_unitdatax_request_fu_344_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_phy_data_request_fu_422_ap_start_reg;
    sc_signal< sc_lv<8> > data_1_fu_132;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_state4;
    static const sc_lv<14> ap_ST_fsm_state5;
    static const sc_lv<14> ap_ST_fsm_state6;
    static const sc_lv<14> ap_ST_fsm_state7;
    static const sc_lv<14> ap_ST_fsm_state8;
    static const sc_lv<14> ap_ST_fsm_state9;
    static const sc_lv<14> ap_ST_fsm_state10;
    static const sc_lv<14> ap_ST_fsm_state11;
    static const sc_lv<14> ap_ST_fsm_state12;
    static const sc_lv<14> ap_ST_fsm_state13;
    static const sc_lv<14> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln15_fu_484_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state13_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_count_new_0_i_phi_fu_233_p4();
    void thread_ap_ready();
    void thread_call_ln17_phy_txend_request_fu_429_ap_start();
    void thread_current_txop_holder_o();
    void thread_current_txop_holder_o_ap_vld();
    void thread_data_address0();
    void thread_data_ce0();
    void thread_dest_addr_mac_address0();
    void thread_dest_addr_mac_address1();
    void thread_dest_addr_mac_ce0();
    void thread_dest_addr_mac_ce1();
    void thread_dest_addr_mac_d0();
    void thread_dest_addr_mac_d1();
    void thread_dest_addr_mac_we0();
    void thread_dest_addr_mac_we1();
    void thread_edca_queues_address0();
    void thread_edca_queues_ce0();
    void thread_edca_queues_d0();
    void thread_edca_queues_we0();
    void thread_frame_address0();
    void thread_frame_ce0();
    void thread_frame_we0();
    void thread_grp_initial_edca_process_fu_240_ap_start();
    void thread_grp_ma_unitdatax_request_fu_344_ap_start();
    void thread_grp_phy_data_request_fu_422_ap_start();
    void thread_grp_phy_txend_confirm_fu_292_ap_start();
    void thread_i_fu_451_p2();
    void thread_icmp_ln10_fu_461_p2();
    void thread_icmp_ln11_fu_467_p2();
    void thread_icmp_ln16_fu_490_p2();
    void thread_icmp_ln22_fu_445_p2();
    void thread_mac_frame_address0();
    void thread_mac_frame_ce0();
    void thread_mac_frame_d0();
    void thread_mac_frame_we0();
    void thread_q_fu_473_p2();
    void thread_received_frame_address0();
    void thread_received_frame_address1();
    void thread_received_frame_ce0();
    void thread_received_frame_ce1();
    void thread_received_frame_d0();
    void thread_received_frame_d1();
    void thread_received_frame_we0();
    void thread_received_frame_we1();
    void thread_source_addr_mac_address0();
    void thread_source_addr_mac_address1();
    void thread_source_addr_mac_ce0();
    void thread_source_addr_mac_ce1();
    void thread_zext_ln12_fu_479_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
