{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580841170750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580841170756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 20:32:50 2020 " "Processing started: Tue Feb 04 20:32:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580841170756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841170756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sines_topde2_quartus -c Sines_topde2_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sines_topde2_quartus -c Sines_topde2_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841170756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580841171472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580841171472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines_pkg " "Found design unit 1: Sines_pkg" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_pkg.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/dac_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/dac_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_Control-rtl " "Found design unit 1: DAC_Control-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180095 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC_Control " "Found entity 1: DAC_Control" {  } { { "../hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem-rtl " "Found design unit 1: Subsystem-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10-rtl " "Found design unit 1: Subsystem10-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10 " "Found entity 1: Subsystem10" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11-rtl " "Found design unit 1: Subsystem11-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11 " "Found entity 1: Subsystem11" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12-rtl " "Found design unit 1: Subsystem12-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12 " "Found entity 1: Subsystem12" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13-rtl " "Found design unit 1: Subsystem13-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13 " "Found entity 1: Subsystem13" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14-rtl " "Found design unit 1: Subsystem14-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14 " "Found entity 1: Subsystem14" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15-rtl " "Found design unit 1: Subsystem15-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15 " "Found entity 1: Subsystem15" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16-rtl " "Found design unit 1: Subsystem16-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180174 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16 " "Found entity 1: Subsystem16" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17-rtl " "Found design unit 1: Subsystem17-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180175 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17 " "Found entity 1: Subsystem17" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18-rtl " "Found design unit 1: Subsystem18-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18 " "Found entity 1: Subsystem18" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19-rtl " "Found design unit 1: Subsystem19-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19 " "Found entity 1: Subsystem19" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2-rtl " "Found design unit 1: Subsystem2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2 " "Found entity 1: Subsystem2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20-rtl " "Found design unit 1: Subsystem20-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180179 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20 " "Found entity 1: Subsystem20" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3-rtl " "Found design unit 1: Subsystem3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3 " "Found entity 1: Subsystem3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4-rtl " "Found design unit 1: Subsystem4-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4 " "Found entity 1: Subsystem4" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5-rtl " "Found design unit 1: Subsystem5-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5 " "Found entity 1: Subsystem5" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6-rtl " "Found design unit 1: Subsystem6-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6 " "Found entity 1: Subsystem6" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7-rtl " "Found design unit 1: Subsystem7-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180285 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7 " "Found entity 1: Subsystem7" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8-rtl " "Found design unit 1: Subsystem8-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8 " "Found entity 1: Subsystem8" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9-rtl " "Found design unit 1: Subsystem9-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180287 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9 " "Found entity 1: Subsystem9" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero-rtl " "Found design unit 1: Wrap_To_Zero-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero " "Found entity 1: Wrap_To_Zero" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX0-rtl " "Found design unit 1: HEX0-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180291 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX0 " "Found entity 1: HEX0" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block-rtl " "Found design unit 1: Subsystem_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block " "Found entity 1: Subsystem_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block-rtl " "Found design unit 1: Subsystem10_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block " "Found entity 1: Subsystem10_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block-rtl " "Found design unit 1: Subsystem11_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block " "Found entity 1: Subsystem11_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block-rtl " "Found design unit 1: Subsystem12_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block " "Found entity 1: Subsystem12_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block-rtl " "Found design unit 1: Subsystem13_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block " "Found entity 1: Subsystem13_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14_block-rtl " "Found design unit 1: Subsystem14_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180400 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14_block " "Found entity 1: Subsystem14_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15_block-rtl " "Found design unit 1: Subsystem15_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180401 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15_block " "Found entity 1: Subsystem15_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16_block-rtl " "Found design unit 1: Subsystem16_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16_block " "Found entity 1: Subsystem16_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17_block-rtl " "Found design unit 1: Subsystem17_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180503 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17_block " "Found entity 1: Subsystem17_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18_block-rtl " "Found design unit 1: Subsystem18_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180504 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18_block " "Found entity 1: Subsystem18_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19_block-rtl " "Found design unit 1: Subsystem19_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19_block " "Found entity 1: Subsystem19_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block-rtl " "Found design unit 1: Subsystem2_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block " "Found entity 1: Subsystem2_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20_block-rtl " "Found design unit 1: Subsystem20_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180507 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20_block " "Found entity 1: Subsystem20_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block-rtl " "Found design unit 1: Subsystem3_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180508 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block " "Found entity 1: Subsystem3_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block-rtl " "Found design unit 1: Subsystem4_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block " "Found entity 1: Subsystem4_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block-rtl " "Found design unit 1: Subsystem5_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block " "Found entity 1: Subsystem5_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block-rtl " "Found design unit 1: Subsystem6_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block " "Found entity 1: Subsystem6_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block-rtl " "Found design unit 1: Subsystem7_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block " "Found entity 1: Subsystem7_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block-rtl " "Found design unit 1: Subsystem8_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block " "Found entity 1: Subsystem8_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block-rtl " "Found design unit 1: Subsystem9_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180619 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block " "Found entity 1: Subsystem9_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero_block-rtl " "Found design unit 1: Wrap_To_Zero_block-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180619 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero_block " "Found entity 1: Wrap_To_Zero_block" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX1-rtl " "Found design unit 1: HEX1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180622 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX1 " "Found entity 1: HEX1" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block1-rtl " "Found design unit 1: Subsystem_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block1 " "Found entity 1: Subsystem_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block1-rtl " "Found design unit 1: Subsystem10_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block1 " "Found entity 1: Subsystem10_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block1-rtl " "Found design unit 1: Subsystem11_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block1 " "Found entity 1: Subsystem11_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block1-rtl " "Found design unit 1: Subsystem12_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block1 " "Found entity 1: Subsystem12_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block1-rtl " "Found design unit 1: Subsystem13_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block1 " "Found entity 1: Subsystem13_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14_block1-rtl " "Found design unit 1: Subsystem14_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14_block1 " "Found entity 1: Subsystem14_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15_block1-rtl " "Found design unit 1: Subsystem15_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180728 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15_block1 " "Found entity 1: Subsystem15_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16_block1-rtl " "Found design unit 1: Subsystem16_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16_block1 " "Found entity 1: Subsystem16_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17_block1-rtl " "Found design unit 1: Subsystem17_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17_block1 " "Found entity 1: Subsystem17_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18_block1-rtl " "Found design unit 1: Subsystem18_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18_block1 " "Found entity 1: Subsystem18_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19_block1-rtl " "Found design unit 1: Subsystem19_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19_block1 " "Found entity 1: Subsystem19_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block1-rtl " "Found design unit 1: Subsystem2_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180835 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block1 " "Found entity 1: Subsystem2_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20_block1-rtl " "Found design unit 1: Subsystem20_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20_block1 " "Found entity 1: Subsystem20_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block1-rtl " "Found design unit 1: Subsystem3_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block1 " "Found entity 1: Subsystem3_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block1-rtl " "Found design unit 1: Subsystem4_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block1 " "Found entity 1: Subsystem4_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block1-rtl " "Found design unit 1: Subsystem5_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block1 " "Found entity 1: Subsystem5_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block1-rtl " "Found design unit 1: Subsystem6_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block1 " "Found entity 1: Subsystem6_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block1-rtl " "Found design unit 1: Subsystem7_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block1 " "Found entity 1: Subsystem7_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block1-rtl " "Found design unit 1: Subsystem8_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block1 " "Found entity 1: Subsystem8_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block1-rtl " "Found design unit 1: Subsystem9_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180946 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block1 " "Found entity 1: Subsystem9_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero_block1-rtl " "Found design unit 1: Wrap_To_Zero_block1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero_block1 " "Found entity 1: Wrap_To_Zero_block1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841180947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841180947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2-rtl " "Found design unit 1: HEX2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181052 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2 " "Found entity 1: HEX2" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block2-rtl " "Found design unit 1: Subsystem_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181053 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block2 " "Found entity 1: Subsystem_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block2-rtl " "Found design unit 1: Subsystem10_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block2 " "Found entity 1: Subsystem10_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block2-rtl " "Found design unit 1: Subsystem11_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block2 " "Found entity 1: Subsystem11_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block2-rtl " "Found design unit 1: Subsystem12_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block2 " "Found entity 1: Subsystem12_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block2-rtl " "Found design unit 1: Subsystem13_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block2 " "Found entity 1: Subsystem13_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14_block2-rtl " "Found design unit 1: Subsystem14_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14_block2 " "Found entity 1: Subsystem14_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15_block2-rtl " "Found design unit 1: Subsystem15_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181059 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15_block2 " "Found entity 1: Subsystem15_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16_block2-rtl " "Found design unit 1: Subsystem16_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16_block2 " "Found entity 1: Subsystem16_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17_block2-rtl " "Found design unit 1: Subsystem17_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17_block2 " "Found entity 1: Subsystem17_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18_block2-rtl " "Found design unit 1: Subsystem18_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181159 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18_block2 " "Found entity 1: Subsystem18_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19_block2-rtl " "Found design unit 1: Subsystem19_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19_block2 " "Found entity 1: Subsystem19_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block2-rtl " "Found design unit 1: Subsystem2_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block2 " "Found entity 1: Subsystem2_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20_block2-rtl " "Found design unit 1: Subsystem20_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20_block2 " "Found entity 1: Subsystem20_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block2-rtl " "Found design unit 1: Subsystem3_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block2 " "Found entity 1: Subsystem3_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block2-rtl " "Found design unit 1: Subsystem4_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block2 " "Found entity 1: Subsystem4_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block2-rtl " "Found design unit 1: Subsystem5_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block2 " "Found entity 1: Subsystem5_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block2-rtl " "Found design unit 1: Subsystem6_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block2 " "Found entity 1: Subsystem6_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block2-rtl " "Found design unit 1: Subsystem7_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block2 " "Found entity 1: Subsystem7_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block2-rtl " "Found design unit 1: Subsystem8_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181275 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block2 " "Found entity 1: Subsystem8_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block2-rtl " "Found design unit 1: Subsystem9_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block2 " "Found entity 1: Subsystem9_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero_block2-rtl " "Found design unit 1: Wrap_To_Zero_block2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181277 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero_block2 " "Found entity 1: Wrap_To_Zero_block2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX3-rtl " "Found design unit 1: HEX3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181377 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX3 " "Found entity 1: HEX3" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block3-rtl " "Found design unit 1: Subsystem10_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block3 " "Found entity 1: Subsystem10_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block3-rtl " "Found design unit 1: Subsystem11_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block3 " "Found entity 1: Subsystem11_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block3-rtl " "Found design unit 1: Subsystem12_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block3 " "Found entity 1: Subsystem12_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block3-rtl " "Found design unit 1: Subsystem13_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block3 " "Found entity 1: Subsystem13_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block3-rtl " "Found design unit 1: Subsystem8_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181383 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block3 " "Found entity 1: Subsystem8_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block3-rtl " "Found design unit 1: Subsystem9_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block3 " "Found entity 1: Subsystem9_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/apa_save.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/apa_save.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aPA_Save-rtl " "Found design unit 1: aPA_Save-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181489 ""} { "Info" "ISGN_ENTITY_NAME" "1 aPA_Save " "Found entity 1: aPA_Save" {  } { { "../hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin10-rtl " "Found design unit 1: Sin10-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin10 " "Found entity 1: Sin10" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin11-rtl " "Found design unit 1: Sin11-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin11 " "Found entity 1: Sin11" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin12-rtl " "Found design unit 1: Sin12-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181494 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin12 " "Found entity 1: Sin12" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin13-rtl " "Found design unit 1: Sin13-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181496 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin13 " "Found entity 1: Sin13" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin14-rtl " "Found design unit 1: Sin14-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin14 " "Found entity 1: Sin14" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin15-rtl " "Found design unit 1: Sin15-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin15 " "Found entity 1: Sin15" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin4-rtl " "Found design unit 1: Sin4-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin4 " "Found entity 1: Sin4" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin5-rtl " "Found design unit 1: Sin5-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin5 " "Found entity 1: Sin5" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin6-rtl " "Found design unit 1: Sin6-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin6 " "Found entity 1: Sin6" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin7-rtl " "Found design unit 1: Sin7-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181601 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin7 " "Found entity 1: Sin7" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin8-rtl " "Found design unit 1: Sin8-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181602 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin8 " "Found entity 1: Sin8" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin9-rtl " "Found design unit 1: Sin9-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin9 " "Found entity 1: Sin9" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block3-rtl " "Found design unit 1: Subsystem_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block3 " "Found entity 1: Subsystem_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem1-rtl " "Found design unit 1: Subsystem1-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem1 " "Found entity 1: Subsystem1" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block3-rtl " "Found design unit 1: Subsystem2_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block3 " "Found entity 1: Subsystem2_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block3-rtl " "Found design unit 1: Subsystem7_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block3 " "Found entity 1: Subsystem7_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block3-rtl " "Found design unit 1: Subsystem4_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block3 " "Found entity 1: Subsystem4_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block3-rtl " "Found design unit 1: Subsystem5_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block3 " "Found entity 1: Subsystem5_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block3-rtl " "Found design unit 1: Subsystem6_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block3 " "Found entity 1: Subsystem6_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block3-rtl " "Found design unit 1: Subsystem3_block3-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181708 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block3 " "Found entity 1: Subsystem3_block3" {  } { { "../hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines-rtl " "Found design unit 1: Sines-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sines " "Found entity 1: Sines" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2_clock_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2_clock_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines_topde2_clock_module-rtl " "Found design unit 1: Sines_topde2_clock_module-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sines_topde2_clock_module " "Found entity 1: Sines_topde2_clock_module" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/qsys_projects/closedloop_system/generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines_topde2-rtl " "Found design unit 1: Sines_topde2-rtl" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181814 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sines_topde2 " "Found entity 1: Sines_topde2" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841181814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841181814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sines_topde2 " "Elaborating entity \"Sines_topde2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580841183269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out_sig Sines_topde2.vhd(142) " "Verilog HDL or VHDL warning at Sines_topde2.vhd(142): object \"ce_out_sig\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841183281 "|Sines_topde2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG0_sig Sines_topde2.vhd(158) " "Verilog HDL or VHDL warning at Sines_topde2.vhd(158): object \"LEDG0_sig\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841183281 "|Sines_topde2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG1_sig Sines_topde2.vhd(159) " "Verilog HDL or VHDL warning at Sines_topde2.vhd(159): object \"LEDG1_sig\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841183281 "|Sines_topde2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG2_sig Sines_topde2.vhd(160) " "Verilog HDL or VHDL warning at Sines_topde2.vhd(160): object \"LEDG2_sig\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841183281 "|Sines_topde2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sines_topde2_clock_module Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst A:rtl " "Elaborating entity \"Sines_topde2_clock_module\" using architecture \"A:rtl\" for hierarchy \"Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "u_Sines_topde2_clock_module_inst" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 170 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841183346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll " "Elaborating entity \"altpll\" for hierarchy \"Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" "u_altpll" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841183529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll " "Elaborated megafunction instantiation \"Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841183569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll " "Instantiated megafunction \"Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841183570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841183570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841183570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841183570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841183570 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841183570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8cm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8cm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8cm " "Found entity 1: altpll_8cm" {  } { { "db/altpll_8cm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altpll_8cm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841183629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841183629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8cm Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated " "Elaborating entity \"altpll_8cm\" for hierarchy \"Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841183630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sines Sines:u_Sines A:rtl " "Elaborating entity \"Sines\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "u_Sines" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 177 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841183707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sin7_out1 Sines.vhd(1173) " "Verilog HDL or VHDL warning at Sines.vhd(1173): object \"Sin7_out1\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841183731 "|Sines_topde2|Sines:u_Sines"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DAC_Control Sines:u_Sines\|DAC_Control:u_DAC_Control A:rtl " "Elaborating entity \"DAC_Control\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|DAC_Control:u_DAC_Control\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_DAC_Control" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1340 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HEX0 Sines:u_Sines\|HEX0:u_HEX0 A:rtl " "Elaborating entity \"HEX0\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_HEX0" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1349 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Wrap_To_Zero Sines:u_Sines\|HEX0:u_HEX0\|Wrap_To_Zero:u_Wrap_To_Zero A:rtl " "Elaborating entity \"Wrap_To_Zero\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Wrap_To_Zero:u_Wrap_To_Zero\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Wrap_To_Zero" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 477 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem Sines:u_Sines\|HEX0:u_HEX0\|Subsystem:u_Subsystem A:rtl " "Elaborating entity \"Subsystem\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem:u_Subsystem\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 482 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem2 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem2:u_Subsystem2 A:rtl " "Elaborating entity \"Subsystem2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem2:u_Subsystem2\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem2" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 490 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem3 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem3:u_Subsystem3 A:rtl " "Elaborating entity \"Subsystem3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem3:u_Subsystem3\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem3" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 498 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem4 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem4:u_Subsystem4 A:rtl " "Elaborating entity \"Subsystem4\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem4:u_Subsystem4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem4" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 506 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem5 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem5:u_Subsystem5 A:rtl " "Elaborating entity \"Subsystem5\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem5:u_Subsystem5\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem5" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 514 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem6 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem6:u_Subsystem6 A:rtl " "Elaborating entity \"Subsystem6\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem6:u_Subsystem6\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem6" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 522 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem7 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem7:u_Subsystem7 A:rtl " "Elaborating entity \"Subsystem7\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem7:u_Subsystem7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem7" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 530 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem8 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem8:u_Subsystem8 A:rtl " "Elaborating entity \"Subsystem8\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem8:u_Subsystem8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem8" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 538 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem17 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem17:u_Subsystem17 A:rtl " "Elaborating entity \"Subsystem17\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem17:u_Subsystem17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 546 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem18 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem18:u_Subsystem18 A:rtl " "Elaborating entity \"Subsystem18\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem18:u_Subsystem18\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem18" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 554 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem9 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem9:u_Subsystem9 A:rtl " "Elaborating entity \"Subsystem9\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem9:u_Subsystem9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem9" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem10 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem10:u_Subsystem10 A:rtl " "Elaborating entity \"Subsystem10\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem10:u_Subsystem10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem10" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 570 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem11 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem11:u_Subsystem11 A:rtl " "Elaborating entity \"Subsystem11\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem11:u_Subsystem11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem11" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 578 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem12 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem12:u_Subsystem12 A:rtl " "Elaborating entity \"Subsystem12\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem12:u_Subsystem12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem12" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 586 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem13 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem13:u_Subsystem13 A:rtl " "Elaborating entity \"Subsystem13\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem13:u_Subsystem13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem13" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 594 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem14 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem14:u_Subsystem14 A:rtl " "Elaborating entity \"Subsystem14\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem14:u_Subsystem14\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem14" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 602 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem15 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem15:u_Subsystem15 A:rtl " "Elaborating entity \"Subsystem15\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem15:u_Subsystem15\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem15" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 610 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem16 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem16:u_Subsystem16 A:rtl " "Elaborating entity \"Subsystem16\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem16:u_Subsystem16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 618 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem19 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem19:u_Subsystem19 A:rtl " "Elaborating entity \"Subsystem19\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem19:u_Subsystem19\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem19" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 626 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem20 Sines:u_Sines\|HEX0:u_HEX0\|Subsystem20:u_Subsystem20 A:rtl " "Elaborating entity \"Subsystem20\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX0:u_HEX0\|Subsystem20:u_Subsystem20\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "u_Subsystem20" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 634 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HEX1 Sines:u_Sines\|HEX1:u_HEX1 A:rtl " "Elaborating entity \"HEX1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_HEX1" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1358 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Wrap_To_Zero_block Sines:u_Sines\|HEX1:u_HEX1\|Wrap_To_Zero_block:u_Wrap_To_Zero A:rtl " "Elaborating entity \"Wrap_To_Zero_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Wrap_To_Zero_block:u_Wrap_To_Zero\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Wrap_To_Zero" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 477 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem_block:u_Subsystem A:rtl " "Elaborating entity \"Subsystem_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem_block:u_Subsystem\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 482 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem2_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem2_block:u_Subsystem2 A:rtl " "Elaborating entity \"Subsystem2_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem2_block:u_Subsystem2\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem2" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 490 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem3_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem3_block:u_Subsystem3 A:rtl " "Elaborating entity \"Subsystem3_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem3_block:u_Subsystem3\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem3" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 498 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem4_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem4_block:u_Subsystem4 A:rtl " "Elaborating entity \"Subsystem4_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem4_block:u_Subsystem4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem4" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 506 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem5_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem5_block:u_Subsystem5 A:rtl " "Elaborating entity \"Subsystem5_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem5_block:u_Subsystem5\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem5" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 514 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem6_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem6_block:u_Subsystem6 A:rtl " "Elaborating entity \"Subsystem6_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem6_block:u_Subsystem6\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem6" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 522 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem7_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem7_block:u_Subsystem7 A:rtl " "Elaborating entity \"Subsystem7_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem7_block:u_Subsystem7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem7" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 530 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem8_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem8_block:u_Subsystem8 A:rtl " "Elaborating entity \"Subsystem8_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem8_block:u_Subsystem8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem8" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 538 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem17_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem17_block:u_Subsystem17 A:rtl " "Elaborating entity \"Subsystem17_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem17_block:u_Subsystem17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 546 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem18_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem18_block:u_Subsystem18 A:rtl " "Elaborating entity \"Subsystem18_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem18_block:u_Subsystem18\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem18" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 554 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem9_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem9_block:u_Subsystem9 A:rtl " "Elaborating entity \"Subsystem9_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem9_block:u_Subsystem9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem9" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem10_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem10_block:u_Subsystem10 A:rtl " "Elaborating entity \"Subsystem10_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem10_block:u_Subsystem10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem10" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 570 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem11_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem11_block:u_Subsystem11 A:rtl " "Elaborating entity \"Subsystem11_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem11_block:u_Subsystem11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem11" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 578 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem12_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem12_block:u_Subsystem12 A:rtl " "Elaborating entity \"Subsystem12_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem12_block:u_Subsystem12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem12" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 586 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem13_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem13_block:u_Subsystem13 A:rtl " "Elaborating entity \"Subsystem13_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem13_block:u_Subsystem13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem13" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 594 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem14_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem14_block:u_Subsystem14 A:rtl " "Elaborating entity \"Subsystem14_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem14_block:u_Subsystem14\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem14" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 602 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem15_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem15_block:u_Subsystem15 A:rtl " "Elaborating entity \"Subsystem15_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem15_block:u_Subsystem15\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem15" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 610 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem16_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem16_block:u_Subsystem16 A:rtl " "Elaborating entity \"Subsystem16_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem16_block:u_Subsystem16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 618 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem19_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem19_block:u_Subsystem19 A:rtl " "Elaborating entity \"Subsystem19_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem19_block:u_Subsystem19\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem19" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 626 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem20_block Sines:u_Sines\|HEX1:u_HEX1\|Subsystem20_block:u_Subsystem20 A:rtl " "Elaborating entity \"Subsystem20_block\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX1:u_HEX1\|Subsystem20_block:u_Subsystem20\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "u_Subsystem20" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 634 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841185997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HEX2 Sines:u_Sines\|HEX2:u_HEX2 A:rtl " "Elaborating entity \"HEX2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_HEX2" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1367 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Wrap_To_Zero_block1 Sines:u_Sines\|HEX2:u_HEX2\|Wrap_To_Zero_block1:u_Wrap_To_Zero A:rtl " "Elaborating entity \"Wrap_To_Zero_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Wrap_To_Zero_block1:u_Wrap_To_Zero\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Wrap_To_Zero" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 477 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem_block1:u_Subsystem A:rtl " "Elaborating entity \"Subsystem_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem_block1:u_Subsystem\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 482 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem2_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem2_block1:u_Subsystem2 A:rtl " "Elaborating entity \"Subsystem2_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem2_block1:u_Subsystem2\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem2" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 490 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem3_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem3_block1:u_Subsystem3 A:rtl " "Elaborating entity \"Subsystem3_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem3_block1:u_Subsystem3\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem3" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 498 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem4_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem4_block1:u_Subsystem4 A:rtl " "Elaborating entity \"Subsystem4_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem4_block1:u_Subsystem4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem4" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 506 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem5_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem5_block1:u_Subsystem5 A:rtl " "Elaborating entity \"Subsystem5_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem5_block1:u_Subsystem5\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem5" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 514 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem6_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem6_block1:u_Subsystem6 A:rtl " "Elaborating entity \"Subsystem6_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem6_block1:u_Subsystem6\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem6" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 522 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem7_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem7_block1:u_Subsystem7 A:rtl " "Elaborating entity \"Subsystem7_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem7_block1:u_Subsystem7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem7" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 530 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem8_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem8_block1:u_Subsystem8 A:rtl " "Elaborating entity \"Subsystem8_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem8_block1:u_Subsystem8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem8" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 538 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem17_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem17_block1:u_Subsystem17 A:rtl " "Elaborating entity \"Subsystem17_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem17_block1:u_Subsystem17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 546 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem18_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem18_block1:u_Subsystem18 A:rtl " "Elaborating entity \"Subsystem18_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem18_block1:u_Subsystem18\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem18" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 554 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem9_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem9_block1:u_Subsystem9 A:rtl " "Elaborating entity \"Subsystem9_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem9_block1:u_Subsystem9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem9" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem10_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem10_block1:u_Subsystem10 A:rtl " "Elaborating entity \"Subsystem10_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem10_block1:u_Subsystem10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem10" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 570 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem11_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem11_block1:u_Subsystem11 A:rtl " "Elaborating entity \"Subsystem11_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem11_block1:u_Subsystem11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem11" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 578 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem12_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem12_block1:u_Subsystem12 A:rtl " "Elaborating entity \"Subsystem12_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem12_block1:u_Subsystem12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem12" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 586 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem13_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem13_block1:u_Subsystem13 A:rtl " "Elaborating entity \"Subsystem13_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem13_block1:u_Subsystem13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem13" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 594 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem14_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem14_block1:u_Subsystem14 A:rtl " "Elaborating entity \"Subsystem14_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem14_block1:u_Subsystem14\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem14" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 602 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem15_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem15_block1:u_Subsystem15 A:rtl " "Elaborating entity \"Subsystem15_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem15_block1:u_Subsystem15\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem15" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 610 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem16_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem16_block1:u_Subsystem16 A:rtl " "Elaborating entity \"Subsystem16_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem16_block1:u_Subsystem16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 618 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem19_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem19_block1:u_Subsystem19 A:rtl " "Elaborating entity \"Subsystem19_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem19_block1:u_Subsystem19\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem19" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 626 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem20_block1 Sines:u_Sines\|HEX2:u_HEX2\|Subsystem20_block1:u_Subsystem20 A:rtl " "Elaborating entity \"Subsystem20_block1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX2:u_HEX2\|Subsystem20_block1:u_Subsystem20\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "u_Subsystem20" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 634 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HEX3 Sines:u_Sines\|HEX3:u_HEX3 A:rtl " "Elaborating entity \"HEX3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_HEX3" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1376 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Wrap_To_Zero_block2 Sines:u_Sines\|HEX3:u_HEX3\|Wrap_To_Zero_block2:u_Wrap_To_Zero A:rtl " "Elaborating entity \"Wrap_To_Zero_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Wrap_To_Zero_block2:u_Wrap_To_Zero\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Wrap_To_Zero" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 472 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem_block2:u_Subsystem A:rtl " "Elaborating entity \"Subsystem_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem_block2:u_Subsystem\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 477 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem2_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem2_block2:u_Subsystem2 A:rtl " "Elaborating entity \"Subsystem2_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem2_block2:u_Subsystem2\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem2" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 485 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem3_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem3_block2:u_Subsystem3 A:rtl " "Elaborating entity \"Subsystem3_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem3_block2:u_Subsystem3\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem3" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 493 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem4_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem4_block2:u_Subsystem4 A:rtl " "Elaborating entity \"Subsystem4_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem4_block2:u_Subsystem4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem4" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 501 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem5_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem5_block2:u_Subsystem5 A:rtl " "Elaborating entity \"Subsystem5_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem5_block2:u_Subsystem5\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem5" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 509 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem6_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem6_block2:u_Subsystem6 A:rtl " "Elaborating entity \"Subsystem6_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem6_block2:u_Subsystem6\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem6" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 517 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem7_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem7_block2:u_Subsystem7 A:rtl " "Elaborating entity \"Subsystem7_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem7_block2:u_Subsystem7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem7" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 525 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem8_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem8_block2:u_Subsystem8 A:rtl " "Elaborating entity \"Subsystem8_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem8_block2:u_Subsystem8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem8" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 533 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem17_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem17_block2:u_Subsystem17 A:rtl " "Elaborating entity \"Subsystem17_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem17_block2:u_Subsystem17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 541 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem18_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem18_block2:u_Subsystem18 A:rtl " "Elaborating entity \"Subsystem18_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem18_block2:u_Subsystem18\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem18" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 549 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem9_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem9_block2:u_Subsystem9 A:rtl " "Elaborating entity \"Subsystem9_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem9_block2:u_Subsystem9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem9" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 557 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem10_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem10_block2:u_Subsystem10 A:rtl " "Elaborating entity \"Subsystem10_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem10_block2:u_Subsystem10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem10" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 565 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem11_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem11_block2:u_Subsystem11 A:rtl " "Elaborating entity \"Subsystem11_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem11_block2:u_Subsystem11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem11" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 573 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem12_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem12_block2:u_Subsystem12 A:rtl " "Elaborating entity \"Subsystem12_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem12_block2:u_Subsystem12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem12" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 581 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem13_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem13_block2:u_Subsystem13 A:rtl " "Elaborating entity \"Subsystem13_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem13_block2:u_Subsystem13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem13" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 589 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem14_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem14_block2:u_Subsystem14 A:rtl " "Elaborating entity \"Subsystem14_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem14_block2:u_Subsystem14\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem14" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 597 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem15_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem15_block2:u_Subsystem15 A:rtl " "Elaborating entity \"Subsystem15_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem15_block2:u_Subsystem15\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem15" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 605 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem16_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem16_block2:u_Subsystem16 A:rtl " "Elaborating entity \"Subsystem16_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem16_block2:u_Subsystem16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 613 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem19_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem19_block2:u_Subsystem19 A:rtl " "Elaborating entity \"Subsystem19_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem19_block2:u_Subsystem19\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem19" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 621 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem20_block2 Sines:u_Sines\|HEX3:u_HEX3\|Subsystem20_block2:u_Subsystem20 A:rtl " "Elaborating entity \"Subsystem20_block2\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|HEX3:u_HEX3\|Subsystem20_block2:u_Subsystem20\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "u_Subsystem20" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 629 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin12 Sines:u_Sines\|Sin12:u_Sin12 A:rtl " "Elaborating entity \"Sin12\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin12:u_Sin12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin12" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1385 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin12.vhd(126) " "Verilog HDL or VHDL warning at Sin12.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841186753 "|Sines_topde2|Sines:u_Sines|Sin12:u_Sin12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin12.vhd(135) " "Verilog HDL or VHDL warning at Sin12.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841186754 "|Sines_topde2|Sines:u_Sines|Sin12:u_Sin12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "aPA_Save Sines:u_Sines\|aPA_Save:u_aPA_Save A:rtl " "Elaborating entity \"aPA_Save\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|aPA_Save:u_aPA_Save\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_aPA_Save" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1393 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin13 Sines:u_Sines\|Sin13:u_Sin13 A:rtl " "Elaborating entity \"Sin13\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin13:u_Sin13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin13" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1402 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin13.vhd(126) " "Verilog HDL or VHDL warning at Sin13.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841186917 "|Sines_topde2|Sines:u_Sines|Sin13:u_Sin13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin13.vhd(135) " "Verilog HDL or VHDL warning at Sin13.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841186917 "|Sines_topde2|Sines:u_Sines|Sin13:u_Sin13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin14 Sines:u_Sines\|Sin14:u_Sin14 A:rtl " "Elaborating entity \"Sin14\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin14:u_Sin14\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin14" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1419 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841186982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin14.vhd(126) " "Verilog HDL or VHDL warning at Sin14.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841186984 "|Sines_topde2|Sines:u_Sines|Sin14:u_Sin14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin14.vhd(135) " "Verilog HDL or VHDL warning at Sin14.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841186985 "|Sines_topde2|Sines:u_Sines|Sin14:u_Sin14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin15 Sines:u_Sines\|Sin15:u_Sin15 A:rtl " "Elaborating entity \"Sin15\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin15:u_Sin15\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin15" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1436 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin15.vhd(126) " "Verilog HDL or VHDL warning at Sin15.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187047 "|Sines_topde2|Sines:u_Sines|Sin15:u_Sin15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin15.vhd(135) " "Verilog HDL or VHDL warning at Sin15.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187047 "|Sines_topde2|Sines:u_Sines|Sin15:u_Sin15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem_block3 Sines:u_Sines\|Subsystem_block3:u_Subsystem A:rtl " "Elaborating entity \"Subsystem_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem_block3:u_Subsystem\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1453 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin4 Sines:u_Sines\|Sin4:u_Sin4 A:rtl " "Elaborating entity \"Sin4\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin4:u_Sin4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin4" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1462 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin4.vhd(126) " "Verilog HDL or VHDL warning at Sin4.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187197 "|Sines_topde2|Sines:u_Sines|Sin4:u_Sin4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin4.vhd(135) " "Verilog HDL or VHDL warning at Sin4.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187197 "|Sines_topde2|Sines:u_Sines|Sin4:u_Sin4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem1 Sines:u_Sines\|Subsystem1:u_Subsystem1 A:rtl " "Elaborating entity \"Subsystem1\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem1:u_Subsystem1\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem1" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1479 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin5 Sines:u_Sines\|Sin5:u_Sin5 A:rtl " "Elaborating entity \"Sin5\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin5:u_Sin5\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin5" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1488 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin5.vhd(126) " "Verilog HDL or VHDL warning at Sin5.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187288 "|Sines_topde2|Sines:u_Sines|Sin5:u_Sin5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin5.vhd(135) " "Verilog HDL or VHDL warning at Sin5.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187289 "|Sines_topde2|Sines:u_Sines|Sin5:u_Sin5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem2_block3 Sines:u_Sines\|Subsystem2_block3:u_Subsystem2 A:rtl " "Elaborating entity \"Subsystem2_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem2_block3:u_Subsystem2\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem2" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1505 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin6 Sines:u_Sines\|Sin6:u_Sin6 A:rtl " "Elaborating entity \"Sin6\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin6:u_Sin6\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin6" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1514 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin6.vhd(126) " "Verilog HDL or VHDL warning at Sin6.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187385 "|Sines_topde2|Sines:u_Sines|Sin6:u_Sin6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin6.vhd(135) " "Verilog HDL or VHDL warning at Sin6.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187386 "|Sines_topde2|Sines:u_Sines|Sin6:u_Sin6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem7_block3 Sines:u_Sines\|Subsystem7_block3:u_Subsystem7 A:rtl " "Elaborating entity \"Subsystem7_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem7_block3:u_Subsystem7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem7" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1531 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin11 Sines:u_Sines\|Sin11:u_Sin11 A:rtl " "Elaborating entity \"Sin11\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin11:u_Sin11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin11" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1540 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin11.vhd(126) " "Verilog HDL or VHDL warning at Sin11.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187462 "|Sines_topde2|Sines:u_Sines|Sin11:u_Sin11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin11.vhd(135) " "Verilog HDL or VHDL warning at Sin11.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187462 "|Sines_topde2|Sines:u_Sines|Sin11:u_Sin11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem4_block3 Sines:u_Sines\|Subsystem4_block3:u_Subsystem4 A:rtl " "Elaborating entity \"Subsystem4_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem4_block3:u_Subsystem4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem4" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1557 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin8 Sines:u_Sines\|Sin8:u_Sin8 A:rtl " "Elaborating entity \"Sin8\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin8:u_Sin8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin8" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1566 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin8.vhd(126) " "Verilog HDL or VHDL warning at Sin8.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187536 "|Sines_topde2|Sines:u_Sines|Sin8:u_Sin8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin8.vhd(135) " "Verilog HDL or VHDL warning at Sin8.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187537 "|Sines_topde2|Sines:u_Sines|Sin8:u_Sin8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem5_block3 Sines:u_Sines\|Subsystem5_block3:u_Subsystem5 A:rtl " "Elaborating entity \"Subsystem5_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem5_block3:u_Subsystem5\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem5" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1583 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin9 Sines:u_Sines\|Sin9:u_Sin9 A:rtl " "Elaborating entity \"Sin9\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin9:u_Sin9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin9" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1592 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin9.vhd(126) " "Verilog HDL or VHDL warning at Sin9.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187623 "|Sines_topde2|Sines:u_Sines|Sin9:u_Sin9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin9.vhd(135) " "Verilog HDL or VHDL warning at Sin9.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187623 "|Sines_topde2|Sines:u_Sines|Sin9:u_Sin9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem6_block3 Sines:u_Sines\|Subsystem6_block3:u_Subsystem6 A:rtl " "Elaborating entity \"Subsystem6_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem6_block3:u_Subsystem6\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem6" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1609 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin10 Sines:u_Sines\|Sin10:u_Sin10 A:rtl " "Elaborating entity \"Sin10\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin10:u_Sin10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin10" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1618 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187703 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin10.vhd(126) " "Verilog HDL or VHDL warning at Sin10.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187705 "|Sines_topde2|Sines:u_Sines|Sin10:u_Sin10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin10.vhd(135) " "Verilog HDL or VHDL warning at Sin10.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187705 "|Sines_topde2|Sines:u_Sines|Sin10:u_Sin10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem9_block3 Sines:u_Sines\|Subsystem9_block3:u_Subsystem9 A:rtl " "Elaborating entity \"Subsystem9_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem9_block3:u_Subsystem9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem9" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1644 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem10_block3 Sines:u_Sines\|Subsystem10_block3:u_Subsystem10 A:rtl " "Elaborating entity \"Subsystem10_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem10_block3:u_Subsystem10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem10" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1653 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem8_block3 Sines:u_Sines\|Subsystem8_block3:u_Subsystem8 A:rtl " "Elaborating entity \"Subsystem8_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem8" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1662 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem11_block3 Sines:u_Sines\|Subsystem11_block3:u_Subsystem11 A:rtl " "Elaborating entity \"Subsystem11_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem11_block3:u_Subsystem11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem11" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1671 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem12_block3 Sines:u_Sines\|Subsystem12_block3:u_Subsystem12 A:rtl " "Elaborating entity \"Subsystem12_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem12_block3:u_Subsystem12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem12" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1680 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem13_block3 Sines:u_Sines\|Subsystem13_block3:u_Subsystem13 A:rtl " "Elaborating entity \"Subsystem13_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem13_block3:u_Subsystem13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem13" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1689 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subsystem3_block3 Sines:u_Sines\|Subsystem3_block3:u_Subsystem3 A:rtl " "Elaborating entity \"Subsystem3_block3\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Subsystem3_block3:u_Subsystem3\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Subsystem3" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1698 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sin7 Sines:u_Sines\|Sin7:u_Sin7 A:rtl " "Elaborating entity \"Sin7\" using architecture \"A:rtl\" for hierarchy \"Sines:u_Sines\|Sin7:u_Sin7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "u_Sin7" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1707 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841187993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z11 Sin7.vhd(126) " "Verilog HDL or VHDL warning at Sin7.vhd(126): object \"z11\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187996 "|Sines_topde2|Sines:u_Sines|Sin7:u_Sin7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xout Sin7.vhd(135) " "Verilog HDL or VHDL warning at Sin7.vhd(135): object \"xout\" assigned a value but never read" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580841187996 "|Sines_topde2|Sines:u_Sines|Sin7:u_Sin7"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|Delay_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|Delay_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 100 " "Parameter TAP_DISTANCE set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|delayMatch52_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|delayMatch52_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 29 " "Parameter WIDTH set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|delayMatch44_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|delayMatch44_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|delayMatch14_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|delayMatch14_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|delayMatch14_reg_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|delayMatch14_reg_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 37 " "Parameter WIDTH set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|HwModeRegister11_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|HwModeRegister11_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|HwModeRegister19_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|HwModeRegister19_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|negate_reg_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|Sin13:u_Sin13\|negate_reg_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|HwModeRegister15_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|HwModeRegister15_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 66 " "Parameter WIDTH set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|z5_p_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|Sin13:u_Sin13\|z5_p_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|delayMatch10_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|delayMatch10_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 47 " "Parameter WIDTH set to 47" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sines:u_Sines\|delayMatch54_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sines:u_Sines\|delayMatch54_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201505 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1580841201505 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "219 " "Inferred 219 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult36\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult36" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4314 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult37\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult37" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4461 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult39\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult39" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4837 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult12" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2701 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult24\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult24" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3502 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult38\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult38" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4509 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult0" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1899 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult4" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult1\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult1" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1979 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult7" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2379 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult10" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2559 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3033 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult13" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2865 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult19\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult19" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3201 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3381 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3828 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult25\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult25" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3660 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult31\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult31" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3996 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|HEX0:u_HEX0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|HEX0:u_HEX0\|Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "Mult0" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 1223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult11" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2661 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3472 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|HEX1:u_HEX1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|HEX1:u_HEX1\|Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "Mult0" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 1223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|HEX2:u_HEX2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|HEX2:u_HEX2\|Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "Mult0" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 1223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult9" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2499 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult21\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult21" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3293 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult33\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult33" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4088 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult6\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult6" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2319 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult3\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult3" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2139 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult18\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult18" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult15\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult15" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2957 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult30\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult30" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3920 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult27\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult27" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3752 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult8" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2459 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult20\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult20" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3263 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult32\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult32" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4058 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult5\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult5" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2279 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult2\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult2" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2095 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3095 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult14\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult14" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2927 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3890 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sines:u_Sines\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sines:u_Sines\|Mult26\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "Mult26" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3722 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin15:u_Sin15\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin15:u_Sin15\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin11:u_Sin11\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin11:u_Sin11\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add63" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 683 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add59\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add59" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 633 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add53\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add53" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 583 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add52 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add52\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add52" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 579 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add47\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add47" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 533 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add46 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add46\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add46" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 529 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 483 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add40 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add40\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add40" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 433 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add34 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add34\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add34" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 429 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 383 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add28 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add28\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add28" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 379 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin14:u_Sin14\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin14:u_Sin14\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin6:u_Sin6\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin6:u_Sin6\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 333 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add22 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add22\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add22" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 329 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin10:u_Sin10\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin10:u_Sin10\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin13:u_Sin13\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin13:u_Sin13\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin12:u_Sin12\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin12:u_Sin12\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin5:u_Sin5\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin5:u_Sin5\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin4:u_Sin4\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin4:u_Sin4\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin9:u_Sin9\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin9:u_Sin9\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add17\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add17" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 283 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Sines:u_Sines\|Sin8:u_Sin8\|Add16 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Sines:u_Sines\|Sin8:u_Sin8\|Add16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "Add16" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 279 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841201523 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1580841201523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:Delay_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:Delay_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841201807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:Delay_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:Delay_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841201807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 100 " "Parameter \"TAP_DISTANCE\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841201807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841201807 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841201807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rlm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rlm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rlm " "Found entity 1: shift_taps_rlm" {  } { { "db/shift_taps_rlm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_rlm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841201846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841201846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43b1 " "Found entity 1: altsyncram_43b1" {  } { { "db/altsyncram_43b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_43b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841201891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841201891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9rf " "Found entity 1: cntr_9rf" {  } { { "db/cntr_9rf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_9rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841201935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841201935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841201994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841201994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vah " "Found entity 1: cntr_vah" {  } { { "db/cntr_vah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_vah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841202034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841202034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:delayMatch52_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:delayMatch52_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841203014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:delayMatch52_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:delayMatch52_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 29 " "Parameter \"WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841203014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5mm " "Found entity 1: shift_taps_5mm" {  } { { "db/shift_taps_5mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_5mm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5b1 " "Found entity 1: altsyncram_g5b1" {  } { { "db/altsyncram_g5b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_g5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_qqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gah " "Found entity 1: cntr_gah" {  } { { "db/cntr_gah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_gah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:delayMatch44_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:delayMatch44_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841203353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:delayMatch44_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:delayMatch44_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203353 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841203353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6mm " "Found entity 1: shift_taps_6mm" {  } { { "db/shift_taps_6mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_6mm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35b1 " "Found entity 1: altsyncram_35b1" {  } { { "db/altsyncram_35b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_35b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oqf " "Found entity 1: cntr_oqf" {  } { { "db/cntr_oqf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_oqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eah " "Found entity 1: cntr_eah" {  } { { "db/cntr_eah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_eah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841203635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841203635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tlm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tlm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tlm " "Found entity 1: shift_taps_tlm" {  } { { "db/shift_taps_tlm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_tlm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5b1 " "Found entity 1: altsyncram_i5b1" {  } { { "db/altsyncram_i5b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_i5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lah " "Found entity 1: cntr_lah" {  } { { "db/cntr_lah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_lah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_1 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841203901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_1 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:delayMatch14_reg_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 37 " "Parameter \"WIDTH\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841203901 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841203901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8mm " "Found entity 1: shift_taps_8mm" {  } { { "db/shift_taps_8mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_8mm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841203934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841203934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5b1 " "Found entity 1: altsyncram_m5b1" {  } { { "db/altsyncram_m5b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqf " "Found entity 1: cntr_uqf" {  } { { "db/cntr_uqf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_uqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kah " "Found entity 1: cntr_kah" {  } { { "db/cntr_kah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_kah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:HwModeRegister11_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:HwModeRegister11_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841204223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:HwModeRegister11_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:HwModeRegister11_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204223 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841204223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ekm " "Found entity 1: shift_taps_ekm" {  } { { "db/shift_taps_ekm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ekm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02b1 " "Found entity 1: altsyncram_02b1" {  } { { "db/altsyncram_02b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_02b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_fah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:HwModeRegister19_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:HwModeRegister19_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841204569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:HwModeRegister19_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:HwModeRegister19_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204569 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841204569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ulm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ulm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ulm " "Found entity 1: shift_taps_ulm" {  } { { "db/shift_taps_ulm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ulm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4b1 " "Found entity 1: altsyncram_u4b1" {  } { { "db/altsyncram_u4b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_u4b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqf " "Found entity 1: cntr_rqf" {  } { { "db/cntr_rqf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_rqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hah " "Found entity 1: cntr_hah" {  } { { "db/cntr_hah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_hah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:negate_reg_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:negate_reg_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841204815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:negate_reg_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:negate_reg_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841204815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841204815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_plm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_plm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_plm " "Found entity 1: shift_taps_plm" {  } { { "db/shift_taps_plm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_plm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4b1 " "Found entity 1: altsyncram_m4b1" {  } { { "db/altsyncram_m4b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m4b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_mqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cah " "Found entity 1: cntr_cah" {  } { { "db/cntr_cah.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_cah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841204983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841204983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:HwModeRegister15_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:HwModeRegister15_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841205080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:HwModeRegister15_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:HwModeRegister15_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 66 " "Parameter \"WIDTH\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205080 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841205080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1mm " "Found entity 1: shift_taps_1mm" {  } { { "db/shift_taps_1mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_1mm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2b1 " "Found entity 1: altsyncram_m2b1" {  } { { "db/altsyncram_m2b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_cpf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39h " "Found entity 1: cntr_39h" {  } { { "db/cntr_39h.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_39h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:z5_p_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:z5_p_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841205346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:z5_p_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|Sin13:u_Sin13\|altshift_taps:z5_p_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205346 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841205346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkm " "Found entity 1: shift_taps_bkm" {  } { { "db/shift_taps_bkm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_bkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1b1 " "Found entity 1: altsyncram_m1b1" {  } { { "db/altsyncram_m1b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_m1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8h " "Found entity 1: cntr_s8h" {  } { { "db/cntr_s8h.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_s8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:delayMatch10_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:delayMatch10_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841205623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:delayMatch10_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:delayMatch10_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 47 " "Parameter \"WIDTH\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205623 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841205623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jkm " "Found entity 1: shift_taps_jkm" {  } { { "db/shift_taps_jkm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_jkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42b1 " "Found entity 1: altsyncram_42b1" {  } { { "db/altsyncram_42b1.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_42b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_r8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|altshift_taps:delayMatch54_reg_rtl_0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|altshift_taps:delayMatch54_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841205882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|altshift_taps:delayMatch54_reg_rtl_0 " "Instantiated megafunction \"Sines:u_Sines\|altshift_taps:delayMatch54_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841205882 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841205882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ckm " "Found entity 1: shift_taps_ckm" {  } { { "db/shift_taps_ckm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ckm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t861 " "Found entity 1: altsyncram_t861" {  } { { "db/altsyncram_t861.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/altsyncram_t861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841205962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841205962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult36\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult36 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206119 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult37\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4461 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult37 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206207 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4461 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult12\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2701 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult12 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 78 " "Parameter \"LPM_WIDTHA\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 94 " "Parameter \"LPM_WIDTHP\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 94 " "Parameter \"LPM_WIDTHR\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206224 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2701 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j6t " "Found entity 1: mult_j6t" {  } { { "db/mult_j6t.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_j6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult38\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4509 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult38 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206318 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4509 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_66t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1899 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult0 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206423 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1899 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult4\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult4 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206436 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult1\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1979 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult1 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206494 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1979 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult7\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2379 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult7 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206505 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2379 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult10\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2559 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult10 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206518 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2559 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult16\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3033 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult16 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206542 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3033 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult13\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2865 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult13 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206554 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2865 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult19\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult19 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206566 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|HEX0:u_HEX0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|HEX0:u_HEX0\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 1223 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|HEX0:u_HEX0\|lpm_mult:Mult0 " "Instantiated megafunction \"Sines:u_Sines\|HEX0:u_HEX0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206608 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 1223 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_v5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|Sin15:u_Sin15\|lpm_add_sub:Add63 " "Elaborated megafunction instantiation \"Sines:u_Sines\|Sin15:u_Sin15\|lpm_add_sub:Add63\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 683 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|Sin15:u_Sin15\|lpm_add_sub:Add63 " "Instantiated megafunction \"Sines:u_Sines\|Sin15:u_Sin15\|lpm_add_sub:Add63\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206681 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 683 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rvi " "Found entity 1: add_sub_rvi" {  } { { "db/add_sub_rvi.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/add_sub_rvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult11\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult11 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 56 " "Parameter \"LPM_WIDTHA\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 78 " "Parameter \"LPM_WIDTHP\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 78 " "Parameter \"LPM_WIDTHR\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206789 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e6t " "Found entity 1: mult_e6t" {  } { { "db/mult_e6t.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_e6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|HEX1:u_HEX1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|HEX1:u_HEX1\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 1223 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|HEX1:u_HEX1\|lpm_mult:Mult0 " "Instantiated megafunction \"Sines:u_Sines\|HEX1:u_HEX1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206853 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 1223 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|HEX2:u_HEX2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Sines:u_Sines\|HEX2:u_HEX2\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 1223 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|HEX2:u_HEX2\|lpm_mult:Mult0 " "Instantiated megafunction \"Sines:u_Sines\|HEX2:u_HEX2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206865 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 1223 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult9\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2499 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841206914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult9 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 38 " "Parameter \"LPM_WIDTHA\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841206915 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2499 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841206915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b6t " "Found entity 1: mult_b6t" {  } { { "db/mult_b6t.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_b6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841206947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841206947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sines:u_Sines\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"Sines:u_Sines\|lpm_mult:Mult8\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2459 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841207054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sines:u_Sines\|lpm_mult:Mult8 " "Instantiated megafunction \"Sines:u_Sines\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580841207054 ""}  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 2459 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580841207054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/mult_76t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580841207086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841207086 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5366 " "Ignored 5366 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "5366 " "Ignored 5366 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1580841209612 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1580841209612 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_5mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_5mm.tdf" 39 2 0 } } { "db/shift_taps_ckm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ckm.tdf" 42 2 0 } } { "db/shift_taps_6mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_6mm.tdf" 39 2 0 } } { "db/shift_taps_8mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_8mm.tdf" 39 2 0 } } { "db/shift_taps_tlm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_tlm.tdf" 39 2 0 } } { "db/shift_taps_rlm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_rlm.tdf" 39 2 0 } } { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4386 -1 0 } } { "db/shift_taps_ekm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ekm.tdf" 39 2 0 } } { "db/shift_taps_ulm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_ulm.tdf" 39 2 0 } } { "db/shift_taps_jkm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_jkm.tdf" 39 2 0 } } { "db/shift_taps_plm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_plm.tdf" 39 2 0 } } { "db/shift_taps_bkm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_bkm.tdf" 39 2 0 } } { "db/shift_taps_1mm.tdf" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/quartus_prj/db/shift_taps_1mm.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1580841209795 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1580841209796 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sync_n GND " "Pin \"Sync_n\" is stuck at GND" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|Sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580841213627 "|Sines_topde2|HEX4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580841213627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580841214178 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "392 " "392 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580841219770 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[41\]~56 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[41\]~56\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[41\]~56" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[40\]~58 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[40\]~58\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[40\]~58" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[37\]~60 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[37\]~60\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[37\]~60" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[38\]~62 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[38\]~62\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[38\]~62" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[39\]~64 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[39\]~64\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[39\]~64" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[36\]~66 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[36\]~66\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[36\]~66" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[34\]~68 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[34\]~68\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[34\]~68" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[35\]~70 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[35\]~70\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[35\]~70" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[33\]~72 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[33\]~72\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[33\]~72" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[29\]~74 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[29\]~74\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[29\]~74" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[30\]~76 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[30\]~76\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[30\]~76" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[32\]~78 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[32\]~78\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[32\]~78" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[31\]~80 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[31\]~80\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[31\]~80" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[27\]~82 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[27\]~82\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[27\]~82" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[28\]~84 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[28\]~84\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[28\]~84" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[26\]~86 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[26\]~86\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[26\]~86" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[22\]~88 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[22\]~88\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[22\]~88" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[23\]~90 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[23\]~90\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[23\]~90" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[25\]~92 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[25\]~92\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[25\]~92" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[24\]~94 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[24\]~94\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[24\]~94" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[21\]~96 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[21\]~96\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[21\]~96" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[20\]~98 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[20\]~98\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[20\]~98" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[19\]~100 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[19\]~100\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[19\]~100" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[16\]~102 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[16\]~102\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[16\]~102" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[18\]~104 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[18\]~104\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[18\]~104" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch14_reg\[0\]\[17\]~106 " "Logic cell \"Sines:u_Sines\|delayMatch14_reg\[0\]\[17\]~106\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch14_reg\[0\]\[17\]~106" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 1921 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[7\]~19 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[7\]~19\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[7\]~19" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[6\]~21 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[6\]~21\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[6\]~21" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[5\]~23 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[5\]~23\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[5\]~23" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[4\]~25 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[4\]~25\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[4\]~25" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[3\]~27 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[3\]~27\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[3\]~27" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[2\]~29 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[2\]~29\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[2\]~29" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[1\]~31 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[1\]~31\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[1\]~31" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[0\]~33 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[0\]~33\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[0\]~33" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[8\]~35 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[8\]~35\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[8\]~35" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[9\]~37 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[9\]~37\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[9\]~37" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[10\]~39 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[10\]~39\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[10\]~39" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[11\]~41 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[11\]~41\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[11\]~41" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[12\]~43 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[12\]~43\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[12\]~43" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sines:u_Sines\|delayMatch24_reg\[0\]\[13\]~45 " "Logic cell \"Sines:u_Sines\|delayMatch24_reg\[0\]\[13\]~45\"" {  } { { "../hdlsrc/ThreeSines_DrSaher/Sines.vhd" "delayMatch24_reg\[0\]\[13\]~45" { Text "T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 3408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580841219899 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1580841219899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580841221544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580841221544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15448 " "Implemented 15448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580841222935 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580841222935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14774 " "Implemented 14774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580841222935 ""} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Implemented 296 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580841222935 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1580841222935 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "277 " "Implemented 277 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1580841222935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580841222935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580841223095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 20:33:43 2020 " "Processing ended: Tue Feb 04 20:33:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580841223095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580841223095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580841223095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580841223095 ""}
