Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:21:54 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_46_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.063ns (33.428%)  route 2.117ns (66.572%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 6.245 - 4.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.711ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.646ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=7552, routed)        1.786     2.737    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X139Y412       FDCE                                         r  Delay1No17_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y412       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.815 r  Delay1No17_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.656     3.471    Delay1No16_instance/Y_reg[33]_0[1]
    SLICE_X132Y448       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.561 r  Delay1No16_instance/geqOp_carry_i_16__4/O
                         net (fo=1, routed)           0.009     3.570    Sum12_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X132Y448       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.760 r  Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.786    Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.801 r  Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     3.853    Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.905 r  Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.232     4.137    Delay1No16_instance/CO[0]
    SLICE_X133Y450       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.103     4.240 r  Delay1No16_instance/shiftedFracY_d1[32]_i_16__4/O
                         net (fo=2, routed)           0.226     4.466    Delay1No16_instance/Sum12_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X133Y449       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.589 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.055     4.644    Delay1No16_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X133Y449       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     4.767 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=34, routed)          0.321     5.088    Delay1No17_instance/shiftVal__5[0]
    SLICE_X130Y450       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.237 r  Delay1No17_instance/shiftedFracY_d1[38]_i_2__4/O
                         net (fo=4, routed)           0.219     5.456    Delay1No17_instance/Sum12_2_impl_instance/level2[15]
    SLICE_X128Y451       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     5.546 r  Delay1No17_instance/shiftedFracY_d1[30]_i_3__4/O
                         net (fo=2, routed)           0.272     5.818    Delay1No16_instance/Y_reg[26]_0[7]
    SLICE_X130Y453       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     5.868 r  Delay1No16_instance/shiftedFracY_d1[30]_i_1__4/O
                         net (fo=1, routed)           0.049     5.917    Sum12_2_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X130Y453       FDRE                                         r  Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=7552, routed)        1.585     6.245    Sum12_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X130Y453       FDRE                                         r  Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.356     6.601    
                         clock uncertainty           -0.035     6.565    
    SLICE_X130Y453       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.590    Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                  0.674    




