<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC17XX/40XX microcontrollers: LPC_USART_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC17XX/40XX microcontrollers
   &#160;<span id="projectnumber">17XX40XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC17XX/40XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_USART_T Struct Reference<div class="ingroups"><a class="el" href="group___u_a_r_t__17_x_x__40_x_x.html">CHIP: LPC17xx/40xx UART driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>USART register block structure. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00049">49</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab9d75daac95eb745b0cb209cd0bedcad"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae2249b8b2ab54c7bd62ee83cd78f9bca"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#ae2249b8b2ab54c7bd62ee83cd78f9bca">DLL</a></td></tr>
<tr class="separator:ae2249b8b2ab54c7bd62ee83cd78f9bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f676c9b260c56f817a731fa0d5bd038"><td class="memItemLeft" >&#160;&#160;&#160;__O uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a2f676c9b260c56f817a731fa0d5bd038">THR</a></td></tr>
<tr class="separator:a2f676c9b260c56f817a731fa0d5bd038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6148ef7c298a3bf4982bb640b55470"><td class="memItemLeft" >&#160;&#160;&#160;__I uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a3e6148ef7c298a3bf4982bb640b55470">RBR</a></td></tr>
<tr class="separator:a3e6148ef7c298a3bf4982bb640b55470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d75daac95eb745b0cb209cd0bedcad"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab9d75daac95eb745b0cb209cd0bedcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd15dd1792e2c1d7d04bf23d336c493"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee9a1f3f48fd193f59f8a85a11d0462"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#abee9a1f3f48fd193f59f8a85a11d0462">DLM</a></td></tr>
<tr class="separator:abee9a1f3f48fd193f59f8a85a11d0462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd15dd1792e2c1d7d04bf23d336c493"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1fd15dd1792e2c1d7d04bf23d336c493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087961aa6301f47471bf767f8948f3c4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a29e4c904f59eeaca0d80186f3b36dedf"><td class="memItemLeft" >&#160;&#160;&#160;__O uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a29e4c904f59eeaca0d80186f3b36dedf">FCR</a></td></tr>
<tr class="separator:a29e4c904f59eeaca0d80186f3b36dedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cab358d182aaf444bd1e2e6fa824d15"><td class="memItemLeft" >&#160;&#160;&#160;__I uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a2cab358d182aaf444bd1e2e6fa824d15">IIR</a></td></tr>
<tr class="separator:a2cab358d182aaf444bd1e2e6fa824d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087961aa6301f47471bf767f8948f3c4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a087961aa6301f47471bf767f8948f3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982bb8011be2ffc1dd0d4379012b816e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a982bb8011be2ffc1dd0d4379012b816e">LCR</a></td></tr>
<tr class="separator:a982bb8011be2ffc1dd0d4379012b816e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8387dc0dc9f45c8a81cfc98bfff7ae32"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a8387dc0dc9f45c8a81cfc98bfff7ae32">LSR</a></td></tr>
<tr class="separator:a8387dc0dc9f45c8a81cfc98bfff7ae32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6b26f316e5df5ed4648b0d9eab433"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#abfc6b26f316e5df5ed4648b0d9eab433">MSR</a></td></tr>
<tr class="separator:abfc6b26f316e5df5ed4648b0d9eab433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb55206b29a8c16354747c556ab8bea"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a></td></tr>
<tr class="separator:a9cb55206b29a8c16354747c556ab8bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616cc6e68c464708de180402999a93d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a616cc6e68c464708de180402999a93d6">FDR</a></td></tr>
<tr class="separator:a616cc6e68c464708de180402999a93d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb78312b461e3fc533df44b1cba1e56f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#aeb78312b461e3fc533df44b1cba1e56f">OSR</a></td></tr>
<tr class="separator:aeb78312b461e3fc533df44b1cba1e56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1574eb815427899237323c62ec6ff1a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#ad1574eb815427899237323c62ec6ff1a">TER1</a></td></tr>
<tr class="separator:ad1574eb815427899237323c62ec6ff1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5872ef46261e096eae509eec8bc5c3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a8d5872ef46261e096eae509eec8bc5c3">RESERVED0</a> [3]</td></tr>
<tr class="separator:a8d5872ef46261e096eae509eec8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2368f94732ad41da998cb2eb03cd2e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#ad2368f94732ad41da998cb2eb03cd2e0">HDEN</a></td></tr>
<tr class="separator:ad2368f94732ad41da998cb2eb03cd2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606a37e6c3d5b6067982d4f7997395d1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a606a37e6c3d5b6067982d4f7997395d1">RESERVED1</a> [1]</td></tr>
<tr class="separator:a606a37e6c3d5b6067982d4f7997395d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2492017eca871e198d76f9666b1653"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a6c2492017eca871e198d76f9666b1653">SCICTRL</a></td></tr>
<tr class="separator:a6c2492017eca871e198d76f9666b1653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa050dd8fb88765dfd1d758dc90bf71"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a8fa050dd8fb88765dfd1d758dc90bf71">RS485CTRL</a></td></tr>
<tr class="separator:a8fa050dd8fb88765dfd1d758dc90bf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3474404c184dbae6cdee388d3ae17d3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#af3474404c184dbae6cdee388d3ae17d3">RS485ADRMATCH</a></td></tr>
<tr class="separator:af3474404c184dbae6cdee388d3ae17d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc7d4b838c20506b9951f792a35e463"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a4bc7d4b838c20506b9951f792a35e463">RS485DLY</a></td></tr>
<tr class="separator:a4bc7d4b838c20506b9951f792a35e463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e5d1b5c0f1c96f752e756235f04b73"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9185268c32e68e69d4cc067e1fb01d37"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a9185268c32e68e69d4cc067e1fb01d37">SYNCCTRL</a></td></tr>
<tr class="separator:a9185268c32e68e69d4cc067e1fb01d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3efa91f1a115b49c3d11d6fda600db"><td class="memItemLeft" >&#160;&#160;&#160;__I uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#abe3efa91f1a115b49c3d11d6fda600db">FIFOLVL</a></td></tr>
<tr class="separator:abe3efa91f1a115b49c3d11d6fda600db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e5d1b5c0f1c96f752e756235f04b73"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a80e5d1b5c0f1c96f752e756235f04b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6929e8b6502e9904314c20fb3a79235e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html#a6929e8b6502e9904314c20fb3a79235e">TER2</a></td></tr>
<tr class="separator:a6929e8b6502e9904314c20fb3a79235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a80e5d1b5c0f1c96f752e756235f04b73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9d75daac95eb745b0cb209cd0bedcad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1fd15dd1792e2c1d7d04bf23d336c493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a087961aa6301f47471bf767f8948f3c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cb55206b29a8c16354747c556ab8bea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-baud Control Register. Contains controls for the auto-baud feature. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00072">72</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2249b8b2ab54c7bd62ee83cd78f9bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB = 1). </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00052">52</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abee9a1f3f48fd193f59f8a85a11d0462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB = 1). </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00059">59</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29e4c904f59eeaca0d80186f3b36dedf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Control Register. Controls UART FIFO usage and modes. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00063">63</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a616cc6e68c464708de180402999a93d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fractional Divider Register. Generates a clock input for the baud rate divider. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00074">74</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe3efa91f1a115b49c3d11d6fda600db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FIFOLVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Level register. Provides the current fill levels of the transmit and receive FIFOs. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00088">88</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2368f94732ad41da998cb2eb03cd2e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t HDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half-duplex enable Register- only on some UARTs </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00078">78</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA control register (not all UARTS) </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00073">73</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB = 0). </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00058">58</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2cab358d182aaf444bd1e2e6fa824d15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt ID Register. Identifies which interrupt(s) are pending. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00064">64</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a982bb8011be2ffc1dd0d4379012b816e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Control Register. Contains controls for frame formatting and break generation. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00067">67</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8387dc0dc9f45c8a81cfc98bfff7ae32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Status Register. Contains flags for transmit and receive status, including line errors. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00069">69</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem Control Register. Only present on USART ports with full modem support. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00068">68</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfc6b26f316e5df5ed4648b0d9eab433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem Status Register. Only present on USART ports with full modem support. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00070">70</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb78312b461e3fc533df44b1cba1e56f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t OSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Oversampling Register. Controls the degree of oversampling during each bit time. Only on some UARTS. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00075">75</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e6148ef7c298a3bf4982bb640b55470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Buffer Register. Contains the next received character to be read (DLAB = 0). </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00054">54</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d5872ef46261e096eae509eec8bc5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00077">77</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a606a37e6c3d5b6067982d4f7997395d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00079">79</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3474404c184dbae6cdee388d3ae17d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RS485ADRMATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00083">83</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8fa050dd8fb88765dfd1d758dc90bf71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RS485CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00082">82</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bc7d4b838c20506b9951f792a35e463"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RS485DLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 direction control delay. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00084">84</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c2492017eca871e198d76f9666b1653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SCICTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart card interface control register- only on some UARTs </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00080">80</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64a95891ad3e904dd5548112539c1c98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Scratch Pad Register. Eight-bit temporary storage for software. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00071">71</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9185268c32e68e69d4cc067e1fb01d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SYNCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Synchronous mode control register. Only on USARTs. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00087">87</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1574eb815427899237323c62ec6ff1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Enable Register. Turns off USART transmitter for use with software flow control. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00076">76</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6929e8b6502e9904314c20fb3a79235e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Enable Register. Only on LPC177X_8X UART4 and LPC18XX/43XX USART0/2/3. </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00091">91</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f676c9b260c56f817a731fa0d5bd038"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Holding Register. The next character to be transmitted is written here (DLAB = 0). </p>

<p>Definition at line <a class="el" href="uart__17xx__40xx_8h_source.html#l00053">53</a> of file <a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_17xx_40xx/<a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Mar 12 2014 13:32:12 for LPCOpen Platform for LPC17XX/40XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
