// Seed: 46179103
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output tri1 id_1;
  wire id_3;
  assign module_2.id_3 = 0;
  logic id_4;
  ;
  assign id_1 = 1 == id_4;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    input  tri   id_2
    , id_5,
    output logic id_3
);
  always @(1) begin : LABEL_0
    begin : LABEL_1
      id_3 = id_5;
    end
  end
  wire id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd25,
    parameter id_2 = 32'd52
) (
    output wor id_0,
    input tri0 _id_1,
    input wand _id_2,
    input supply0 id_3,
    output wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output wire id_9
);
  wire id_11;
  logic [7:0][-1  ===  1  +  id_2 : -1] id_12;
  wire id_13;
  logic [id_1 : -1 'b0 ==  -1] id_14[1 : 1];
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_14
  );
  wire id_17;
  assign id_12[id_1] = -1'b0 * id_15 + 1'b0;
  wire id_18;
  ;
endmodule
