<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v81A_xml-00bet3-->
  <register_group name="TLB">
    <gui_name language="en">TLB</gui_name>
    <description language="en">TLB</description>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-dtlbiall.html" name="DTLBIALL" size="4">
      <gui_name language="en">Data TLB Invalidate All</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from data TLBs that are from any level of the translation table walk. The entries that are invalidated are as follows...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-dtlbiasid.html" name="DTLBIASID" size="4">
      <gui_name language="en">Data TLB Invalidate by ASID match</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from data TLBs that meet the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-dtlbimva.html" name="DTLBIMVA" size="4">
      <gui_name language="en">Data TLB Invalidate by VA</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from data TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-itlbiall.html" name="ITLBIALL" size="4">
      <gui_name language="en">Instruction TLB Invalidate All</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from instruction TLBs that are from any level of the translation table walk. The entries that are invalidated are as follows...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-itlbiasid.html" name="ITLBIASID" size="4">
      <gui_name language="en">Instruction TLB Invalidate by ASID match</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from instruction TLBs that meet the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-itlbimva.html" name="ITLBIMVA" size="4">
      <gui_name language="en">Instruction TLB Invalidate by VA</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from instruction TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiall.html" name="TLBIALL" size="4">
      <gui_name language="en">TLB Invalidate All</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk. The entries that are invalidated are as follows...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiallh.html" name="TLBIALLH" size="4">
      <gui_name language="en">TLB Invalidate All, Hyp mode</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk that would be required for the Non-secure EL2 translation regime...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiallhis.html" name="TLBIALLHIS" size="4">
      <gui_name language="en">TLB Invalidate All, Hyp mode, Inner Shareable</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk that would be required for the Non-secure EL2 translation regime...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiallis.html" name="TLBIALLIS" size="4">
      <gui_name language="en">TLB Invalidate All, Inner Shareable</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk. The entries that are invalidated are as follows...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiallnsnh.html" name="TLBIALLNSNH" size="4">
      <gui_name language="en">TLB Invalidate All, Non-Secure Non-Hyp</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk that would be required for stage 1 or stage 2 of the Non-secure PL1&amp;0 translation regime, regardless of the associated VMID...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiallnsnhis.html" name="TLBIALLNSNHIS" size="4">
      <gui_name language="en">TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk that would be required for stage 1 or stage 2 of the Non-secure PL1&amp;0 translation regime, regardless of the associated VMID...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiasid.html" name="TLBIASID" size="4">
      <gui_name language="en">TLB Invalidate by ASID match</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiasidis.html" name="TLBIASIDIS" size="4">
      <gui_name language="en">TLB Invalidate by ASID match, Inner Shareable</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries for non-global pages that match the ASID values will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiipas2.html" name="TLBIIPAS2" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiipas2is.html" name="TLBIIPAS2IS" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiipas2l.html" name="TLBIIPAS2L" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbiipas2lis.html" name="TLBIIPAS2LIS" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimva.html" name="TLBIMVA" size="4">
      <gui_name language="en">TLB Invalidate by VA</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvaa.html" name="TLBIMVAA" size="4">
      <gui_name language="en">TLB Invalidate by VA, All ASID</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvaais.html" name="TLBIMVAAIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, All ASID, Inner Shareable</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvaal.html" name="TLBIMVAAL" size="4">
      <gui_name language="en">TLB Invalidate by VA, All ASID, Last level</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvaalis.html" name="TLBIMVAALIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, All ASID, Last level, Inner Shareable</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any unlocked TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvah.html" name="TLBIMVAH" size="4">
      <gui_name language="en">TLB Invalidate by VA, Hyp mode</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk that would be required for the Non-secure EL2 translation regime and used to translate the specified address...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvahis.html" name="TLBIMVAHIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, Hyp mode, Inner Shareable</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from any level of the translation table walk that would be required for the Non-secure EL2 translation regime and used to translate the specified address...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvais.html" name="TLBIMVAIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, Inner Shareable</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimval.html" name="TLBIMVAL" size="4">
      <gui_name language="en">TLB Invalidate by VA, Last level</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvalh.html" name="TLBIMVALH" size="4">
      <gui_name language="en">TLB Invalidate by VA, Last level, Hyp mode</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from the final level of the translation table walk that would be required for the Non-secure EL2 translation regime and used to translate the specified address...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvalhis.html" name="TLBIMVALHIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</gui_name>
      <description language="en">If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from the final level of the translation table walk that would be required for the Non-secure EL2 translation regime and used to translate the specified address...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch32-tlbimvalis.html" name="TLBIMVALIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, Last level, Inner Shareable</gui_name>
      <description language="en">Invalidate all cached copies of translation table entries from TLBs that meet the following requirements...</description>
      <bitField name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
  </register_group>
</register_list>
