==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8750 ; free virtual = 24148
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8717 ; free virtual = 24114
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8522 ; free virtual = 23920
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8505 ; free virtual = 23903
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (digitrec.cpp:22) in function 'digitrec' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (digitrec.cpp:122) in function 'knn_vote' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (digitrec.cpp:88) in function 'update_knn' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (digitrec.cpp:22) in function 'digitrec' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (digitrec.cpp:122) in function 'knn_vote' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (digitrec.cpp:88) in function 'update_knn' completely.
INFO: [XFORM 203-102] Partitioning array 'knn_set.V' (digitrec.cpp:17) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:27:17) to (digitrec.cpp:40:10) in function 'digitrec'... converting 2 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8502 ; free virtual = 23900
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8511 ; free virtual = 23909
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'digitrec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.67 seconds; current allocated memory: 125.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 125.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digitrec'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 125.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 126.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 126.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digitrec'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_0_V' to 'digitrec_knn_set_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'digitrec/input_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 126.838 MB.
WARNING: [RTMG 210-274] Memory 'digitrec_knn_set_bkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'digitrec_knn_set_bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8562 ; free virtual = 23960
INFO: [SYSC 207-301] Generating SystemC RTL for digitrec.
INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.
INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.
INFO: [HLS 200-10] Creating and opening project '/mnt/f/dev/522r/522r_asst4/2-nn.prj'.
INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/f/dev/522r/522r_asst4/2-nn.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
