#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar 22 14:08:12 2024
# Process ID: 8683
# Current directory: /home/arthur/project_01_SWITCHES/project_01_SWITCHES.runs/synth_1
# Command line: vivado -log testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl
# Log file: /home/arthur/project_01_SWITCHES/project_01_SWITCHES.runs/synth_1/testbench.vds
# Journal file: /home/arthur/project_01_SWITCHES/project_01_SWITCHES.runs/synth_1/vivado.jou
# Running On: arthur, OS: Linux, CPU Frequency: 1397.090 MHz, CPU Physical cores: 16, Host memory: 7628 MB
#-----------------------------------------------------------
source testbench.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/utils_1/imports/synth_1/and_teste.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/utils_1/imports/synth_1/and_teste.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top testbench -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8753
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.652 ; gain = 370.770 ; free physical = 204 ; free virtual = 1986
Synthesis current peak Physical Memory [PSS] (MB): peak = 1262.180; parent = 1090.028; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2941.773; parent = 1938.656; children = 1003.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:140]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:162]
INFO: [Synth 8-638] synthesizing module 'testbench' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:21]
INFO: [Synth 8-3491] module 'and_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/and_teste.vhd:4' bound to instance 'DUT1' of component 'AND_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:118]
INFO: [Synth 8-638] synthesizing module 'and_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/and_teste.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'and_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/and_teste.vhd:14]
INFO: [Synth 8-3491] module 'or_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/or_teste.vhd:5' bound to instance 'DUT2' of component 'or_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:119]
INFO: [Synth 8-638] synthesizing module 'or_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/or_teste.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'or_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/or_teste.vhd:13]
INFO: [Synth 8-3491] module 'nor_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/nor_teste.vhd:5' bound to instance 'DUT3' of component 'NOR_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:120]
INFO: [Synth 8-638] synthesizing module 'nor_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/nor_teste.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'nor_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/nor_teste.vhd:13]
INFO: [Synth 8-3491] module 'nand_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/nand_teste.vhd:6' bound to instance 'DUT4' of component 'NAND_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:121]
INFO: [Synth 8-638] synthesizing module 'nand_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/nand_teste.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nand_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/nand_teste.vhd:14]
INFO: [Synth 8-3491] module 'xor_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/xor teste.vhd:4' bound to instance 'DUT5' of component 'XOR_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:122]
INFO: [Synth 8-638] synthesizing module 'xor_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/xor teste.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'xor_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/xor teste.vhd:12]
INFO: [Synth 8-3491] module 'xnor_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/xnor_teste.vhd:4' bound to instance 'DUT6' of component 'XNOR_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:123]
INFO: [Synth 8-638] synthesizing module 'xnor_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/xnor_teste.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'xnor_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/xnor_teste.vhd:12]
INFO: [Synth 8-3491] module 'not_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/not_teste.vhd:4' bound to instance 'DUT7' of component 'NOT_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:124]
INFO: [Synth 8-638] synthesizing module 'not_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/not_teste.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'not_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/not_teste.vhd:11]
INFO: [Synth 8-3491] module 'lacth_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/lacth_teste.vhd:4' bound to instance 'DUT8' of component 'LACTH_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:125]
INFO: [Synth 8-638] synthesizing module 'lacth_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/lacth_teste.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'lacth_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/lacth_teste.vhd:12]
INFO: [Synth 8-3491] module 'ffd_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/flip_flop_D_teste.vhd:4' bound to instance 'DUT9' of component 'FFD_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ffd_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/flip_flop_D_teste.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ffd_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/flip_flop_D_teste.vhd:11]
INFO: [Synth 8-3491] module 'hall_adder_teste' declared at '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/hall_adder_teste.vhd:4' bound to instance 'DUT11' of component 'hall_adder_TESTE' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:127]
INFO: [Synth 8-638] synthesizing module 'hall_adder_teste' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/hall_adder_teste.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'hall_adder_teste' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Área de Trabalho/2024.1/SISTEMAS DIGITAIS/practice_01_ports/hall_adder_teste.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'testbench' (0#1) [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.621 ; gain = 436.738 ; free physical = 327 ; free virtual = 2074
Synthesis current peak Physical Memory [PSS] (MB): peak = 1262.180; parent = 1090.028; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3007.742; parent = 2004.625; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.465 ; gain = 451.582 ; free physical = 326 ; free virtual = 2073
Synthesis current peak Physical Memory [PSS] (MB): peak = 1262.180; parent = 1090.028; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3022.586; parent = 2019.469; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.465 ; gain = 451.582 ; free physical = 326 ; free virtual = 2073
Synthesis current peak Physical Memory [PSS] (MB): peak = 1262.180; parent = 1090.028; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3022.586; parent = 2019.469; children = 1003.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.465 ; gain = 0.000 ; free physical = 320 ; free virtual = 2068
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[4]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[4]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[5]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[4]'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS_O'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS_O'. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.215 ; gain = 0.000 ; free physical = 217 ; free virtual = 1980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.215 ; gain = 0.000 ; free physical = 217 ; free virtual = 1980
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 280 ; free virtual = 2045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1299.710; parent = 1127.837; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 280 ; free virtual = 2045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1299.710; parent = 1127.837; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 281 ; free virtual = 2046
Synthesis current peak Physical Memory [PSS] (MB): peak = 1299.710; parent = 1127.837; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'xx_reg' [/home/arthur/project_01_SWITCHES/project_01_SWITCHES.srcs/sources_1/imports/arthur/Downloads/Codigos/testbench.vhd:132]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 273 ; free virtual = 2039
Synthesis current peak Physical Memory [PSS] (MB): peak = 1299.710; parent = 1127.837; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 254 ; free virtual = 2026
Synthesis current peak Physical Memory [PSS] (MB): peak = 1299.710; parent = 1127.837; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 124 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.276; parent = 1194.435; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 124 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.401; parent = 1194.560; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 149 ; free virtual = 1903
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.624; parent = 1194.782; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 160 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.808; parent = 1194.966; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 160 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.823; parent = 1194.981; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 160 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.839; parent = 1194.999; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 160 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.917; parent = 1195.077; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 160 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.917; parent = 1195.077; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 160 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.933; parent = 1195.093; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |FDRE |     4|
|7     |LD   |     1|
|8     |IBUF |     7|
|9     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 160 ; free virtual = 1905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.964; parent = 1195.124; children = 172.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.320; parent = 2131.203; children = 1003.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2163.215 ; gain = 451.582 ; free physical = 214 ; free virtual = 1959
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2163.215 ; gain = 595.332 ; free physical = 214 ; free virtual = 1959
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2163.215 ; gain = 0.000 ; free physical = 206 ; free virtual = 1957
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.215 ; gain = 0.000 ; free physical = 252 ; free virtual = 2004
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: 82530217
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2163.215 ; gain = 845.551 ; free physical = 462 ; free virtual = 2214
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/arthur/project_01_SWITCHES/project_01_SWITCHES.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 14:08:46 2024...
