Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:33 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: cin[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[0] (in)                              0.02       0.07 f
  u_cmem/D[0] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[10] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[10] (in)                             0.02       0.07 f
  u_cmem/D[10] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[11] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[11] (in)                             0.02       0.07 f
  u_cmem/D[11] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[12] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[12] (in)                             0.02       0.07 f
  u_cmem/D[12] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[13] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[13] (in)                             0.02       0.07 f
  u_cmem/D[13] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[14] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[14] (in)                             0.02       0.07 f
  u_cmem/D[14] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[15] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[15] (in)                             0.02       0.07 f
  u_cmem/D[15] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[1] (in)                              0.02       0.07 f
  u_cmem/D[1] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[2] (in)                              0.02       0.07 f
  u_cmem/D[2] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[3] (in)                              0.02       0.07 f
  u_cmem/D[3] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[4] (in)                              0.02       0.07 f
  u_cmem/D[4] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[5] (in)                              0.02       0.07 f
  u_cmem/D[5] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[6] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[6] (in)                              0.02       0.07 f
  u_cmem/D[6] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[7] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[7] (in)                              0.02       0.07 f
  u_cmem/D[7] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[8] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[8] (in)                              0.02       0.07 f
  u_cmem/D[8] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: cin[9] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[9] (in)                              0.02       0.07 f
  u_cmem/D[9] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: clk_slow (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  clk_slow (in)                            0.02       0.07 f
  ...
  u_cmem/WEN (SP_CMEM)                     0.20       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rst_n (in)                               0.03       0.08 f
  ...
  u_regf/CEN (SP_REGF)                     0.20       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: u_fpalu_s3_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_1_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s4_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s3_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_4_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s4_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  u_fpalu_s4_sa_r_reg/Q (DFFHQX4TS)        0.25       0.25 r
  u_fpalu_s5_sa_r_reg/D (DFFHQX4TS)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s5_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: u_fpalu_s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_1_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_5_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_eb_r_reg_5_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_1_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_ea_r_reg_1_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_4_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_ea_r_reg_4_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_2_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_eb_r_reg_2_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_0_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_eb_r_reg_0_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_0_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s4_ea_gte_eb_r_reg/Q (DFFHQX4TS)                0.25       0.25 r
  u_fpalu_s5_ea_gte_eb_r_reg/D (DFFHQX4TS)                0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_4_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: u_fpalu_s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s3_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 f
  u_fpalu_s4_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_eb_r_reg_4_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_4_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_1_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: alu_a_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_25_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_3_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: u_fpalu_s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_2_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s5_ea_r_reg_2_/D (DFFHQX2TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_2_/CK (DFFHQX2TS)                   0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_3_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_1_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_2_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_0_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: u_fpalu_s2_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s2_ea_r_reg_0_/Q (DFFHQX4TS)                    0.25       0.25 r
  u_fpalu_s3_ea_r_reg_0_/D (DFFHQX1TS)                    0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_fpalu_s4_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  u_fpalu_s4_sb_r_reg/Q (DFFHQX4TS)        0.25       0.25 r
  u_fpalu_s5_sb_r_reg/D (DFFHQX1TS)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s5_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFHQX8TS)                 0.30       0.30 r
  u_fpalu_s3_s2_r_reg/D (DFFHQX4TS)                       0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_s2_r_reg/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: caddr[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  caddr[0] (in)                            0.03       0.08 r
  ...
  u_cmem/A[0] (SP_CMEM)                    0.26       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: u_fpalu_s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s3_ea_gte_eb_r_reg/Q (DFFHQX1TS)                0.31       0.31 r
  u_fpalu_s4_ea_gte_eb_r_reg/D (DFFHQX4TS)                0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s3_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_0_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s4_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s3_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_0_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s4_eb_r_reg_0_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s3_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_1_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s4_ea_r_reg_1_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s3_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_2_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s4_ea_r_reg_2_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s3_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_2_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s4_eb_r_reg_2_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_3_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s5_ea_r_reg_3_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_3_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s5_eb_r_reg_3_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s3_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_4_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s4_ea_r_reg_4_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s3_sa_r_reg/Q (DFFHQX1TS)        0.31       0.31 r
  u_fpalu_s4_sa_r_reg/D (DFFHQX4TS)        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: u_fpalu_s3_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s3_sb_r_reg/Q (DFFHQX1TS)        0.31       0.31 r
  u_fpalu_s4_sb_r_reg/D (DFFHQX4TS)        0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: u_fpalu_s3_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_5_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s4_eb_r_reg_5_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_5_/Q (DFFHQX1TS)                    0.31       0.31 r
  u_fpalu_s5_ea_r_reg_5_/D (DFFHQX4TS)                    0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_22_/D (DFFQX1TS)                   0.08       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: caddr[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  caddr[1] (in)                            0.03       0.08 r
  ...
  u_cmem/A[1] (SP_CMEM)                    0.30       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: caddr[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  caddr[2] (in)                            0.03       0.08 r
  ...
  u_cmem/A[2] (SP_CMEM)                    0.30       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: caddr[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  caddr[3] (in)                            0.03       0.08 r
  ...
  u_cmem/A[3] (SP_CMEM)                    0.30       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: caddr[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  caddr[4] (in)                            0.03       0.08 r
  ...
  u_cmem/A[4] (SP_CMEM)                    0.30       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: caddr[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  caddr[5] (in)                            0.03       0.08 r
  ...
  u_cmem/A[5] (SP_CMEM)                    0.30       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFHQX8TS)       0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFHQX8TS)        0.29       0.29 r
  u_fpalu_s2_sa_r_reg/D (DFFHQX1TS)        0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)       0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)        0.35       0.35 f
  u_fpalu_s2_ea_r_reg_2_/D (DFFQX1TS)      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: u_fpalu_s2_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s2_ea_r_reg_5_/Q (DFFHQX1TS)                    0.30       0.30 r
  u_fpalu_s3_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: u_fpalu_s3_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_5_/Q (DFFHQX1TS)                    0.30       0.30 r
  u_fpalu_s4_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: u_fpalu_s3_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_3_/Q (DFFHQX1TS)                    0.30       0.30 r
  u_fpalu_s4_ea_r_reg_3_/D (DFFHQX1TS)                    0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: u_fpalu_s3_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_3_/Q (DFFHQX1TS)                    0.30       0.30 r
  u_fpalu_s4_eb_r_reg_3_/D (DFFHQX1TS)                    0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: u_fpalu_s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s2_sa_r_reg/Q (DFFHQX1TS)        0.30       0.30 r
  u_fpalu_s3_sa_r_reg/D (DFFHQX1TS)        0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: u_fpalu_s2_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s2_sb_r_reg/Q (DFFHQX1TS)        0.30       0.30 r
  u_fpalu_s3_sb_r_reg/D (DFFHQX1TS)        0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: u_fpalu_s2_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s2_eb_r_reg_5_/Q (DFFHQX1TS)                    0.30       0.30 r
  u_fpalu_s3_eb_r_reg_5_/D (DFFHQX1TS)                    0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_14_/Q (DFFHQX4TS)             0.28       0.28 f
  ...
  u_fpalu_s3_lhs_r_reg_14_/D (DFFQX1TS)                   0.11       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_14_/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_21_/Q (DFFHQX4TS)             0.28       0.28 f
  ...
  u_fpalu_s3_lhs_r_reg_21_/D (DFFQX1TS)                   0.13       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (DFFHQX8TS)             0.30       0.30 r
  ...
  alumux_self_fp29i_r_reg_7_/D (DFFNSRX1TS)               0.22       0.52 r
  data arrival time                                                  0.52

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.35       0.35 r
  u_fpalu_s5_opcode_r_reg_1_/D (DFFHQX4TS)                0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)       0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFHQX1TS)        0.32       0.32 r
  u_fpalu_s2_sb_r_reg/D (DFFHQX1TS)        0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_18_/Q (DFFHQX4TS)             0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_18_/D (DFFHQX4TS)                  0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFHQX4TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_6_/Q (DFFHQX4TS)              0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_6_/D (DFFHQX4TS)                   0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFHQX4TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_8_/Q (DFFHQX4TS)              0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_8_/D (DFFHQX4TS)                   0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFHQX4TS)             0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_15_/D (DFFHQX4TS)                  0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_13_/Q (DFFHQX4TS)             0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_13_/D (DFFHQX4TS)                  0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_10_/Q (DFFHQX4TS)             0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_10_/D (DFFHQX4TS)                  0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_12_/Q (DFFHQX4TS)             0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_12_/D (DFFHQX4TS)                  0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFHQX4TS)             0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_11_/D (DFFHQX4TS)                  0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_19_/Q (DFFHQX4TS)             0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_19_/D (DFFHQX4TS)                  0.13       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_20_/Q (DFFHQX4TS)             0.26       0.26 r
  ...
  u_fpalu_s3_lhs_r_reg_20_/D (DFFHQX4TS)                  0.14       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_20_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFHQX4TS)                 0.29       0.29 r
  ...
  u_fpalu_s5_many_r_reg_20_/D (DFFQX1TS)                  0.15       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFHQX4TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_9_/Q (DFFHQX4TS)              0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_9_/D (DFFHQX2TS)                   0.12       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_9_/CK (DFFHQX2TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.27       0.27 r
  u_fpalu_s2_mmux_lhs_r_reg_4_/D1 (MDFFHQX1TS)            0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.28       0.28 r
  u_fpalu_s2_mmux_lhs_r_reg_1_/D1 (MDFFHQX1TS)            0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/D1 (MDFFHQX1TS)            0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFHQX4TS)                        0.28       0.28 r
  u_fpalu_s2_mmux_lhs_r_reg_0_/D1 (MDFFHQX1TS)            0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  ...
  u_fpalu_s2_ea_r_reg_0_/D (DFFHQX4TS)                    0.14       0.42 r
  data arrival time                                                  0.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: alumux_dly_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_25_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_25_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alumux_dly_r_reg_25_/D (DFFHQX4TS)       0.16       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_25_/CK (DFFHQX4TS)      0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: alumux_dly_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_22_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_22_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alumux_dly_r_reg_22_/D (DFFHQX4TS)       0.16       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_22_/CK (DFFHQX4TS)      0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: alu_a_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_17_/Q (DFFHQX4TS)                       0.26       0.26 r
  u_fpalu_s2_mmux_lhs_r_reg_17_/D0 (MDFFHQX1TS)           0.00       0.26 r
  data arrival time                                                  0.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: alu_a_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_16_/Q (DFFHQX4TS)                       0.26       0.26 r
  u_fpalu_s2_mmux_lhs_r_reg_16_/D0 (MDFFHQX1TS)           0.00       0.26 r
  data arrival time                                                  0.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.26       0.26 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/D0 (MDFFHQX1TS)            0.00       0.26 r
  data arrival time                                                  0.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)               0.18       0.46 f
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFHQX4TS)                        0.30       0.30 f
  ...
  u_fpalu_s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)               0.16       0.47 f
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)              0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (DFFHQX4TS)            0.26       0.26 r
  ...
  alumux_self_fp29i_r_reg_15_/D (DFFNSRX1TS)              0.30       0.56 r
  data arrival time                                                  0.56

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.07       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFHQX4TS)                        0.29       0.29 r
  u_fpalu_s2_mmux_lhs_r_reg_2_/D1 (MDFFHQX1TS)            0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  u_fpalu_s2_mmux_lhs_r_reg_3_/D1 (MDFFHQX1TS)            0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_fpalu_s5_many_skip_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_16_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_16_/D (DFFNSRX1TS)              0.31       0.60 r
  data arrival time                                                  0.60

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_11_/D (DFFNSRX1TS)              0.31       0.61 r
  data arrival time                                                  0.61

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: alumux_dly_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_23_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_23_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alumux_dly_r_reg_23_/D (DFFHQX4TS)       0.19       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_23_/CK (DFFHQX4TS)      0.00       0.00 r
  library hold time                       -0.06      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: alu_a_29i_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_14_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_14_/Q (DFFHQX2TS)                       0.32       0.32 f
  ...
  u_fpalu_s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)              0.17       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: alu_a_29i_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_11_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_11_/Q (DFFHQX2TS)                       0.32       0.32 f
  ...
  u_fpalu_s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)              0.17       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFHQX2TS)                        0.29       0.29 r
  u_fpalu_s2_mmux_lhs_r_reg_4_/D0 (MDFFHQX1TS)            0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFHQX2TS)                        0.29       0.29 r
  u_fpalu_s2_mmux_lhs_r_reg_3_/D0 (MDFFHQX1TS)            0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.29       0.29 r
  u_fpalu_s2_mmux_lhs_r_reg_2_/D0 (MDFFHQX1TS)            0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: alu_a_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_1_/Q (DFFHQX2TS)                        0.29       0.29 r
  u_fpalu_s2_mmux_lhs_r_reg_1_/D0 (MDFFHQX1TS)            0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: alumux_dly_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_24_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_24_/Q (DFFHQX4TS)       0.27       0.27 r
  ...
  alumux_dly_r_reg_24_/D (DFFHQX4TS)       0.20       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_24_/CK (DFFHQX4TS)      0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: alumux_dly_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_26_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_26_/Q (DFFHQX4TS)       0.27       0.27 r
  ...
  alumux_dly_r_reg_26_/D (DFFHQX4TS)       0.20       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_26_/CK (DFFHQX4TS)      0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: alu_b_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_17_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_17_/Q (DFFHQX1TS)                       0.32       0.32 r
  u_fpalu_s2_mmux_lhs_r_reg_17_/D1 (MDFFHQX1TS)           0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: alu_b_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_16_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_16_/Q (DFFHQX1TS)                       0.32       0.32 r
  u_fpalu_s2_mmux_lhs_r_reg_16_/D1 (MDFFHQX1TS)           0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)               0.22       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)              0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: alumux_dly_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_4_/CK (DFFHQX4TS)       0.00       0.00 r
  alumux_dly_r_reg_4_/Q (DFFHQX4TS)        0.26       0.26 r
  ...
  alumux_dly_r_reg_4_/D (DFFHQX4TS)        0.21       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_4_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: alumux_dly_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_23_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_23_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alu_b_29i_r_reg_23_/D (DFFHQX4TS)        0.21       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: alumux_dly_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_4_/CK (DFFHQX4TS)       0.00       0.00 r
  alumux_dly_r_reg_4_/Q (DFFHQX4TS)        0.26       0.26 r
  ...
  alu_b_29i_r_reg_4_/D (DFFHQX4TS)         0.21       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: alumux_dly_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_22_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_22_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alu_b_29i_r_reg_22_/D (DFFHQX4TS)        0.22       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: alumux_dly_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_25_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_25_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alu_b_29i_r_reg_25_/D (DFFHQX4TS)        0.22       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (DFFHQX4TS)            0.26       0.26 r
  ...
  u_fpalu_s5_many_skip_r_reg_15_/D (DFFHQX4TS)            0.22       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: alumux_dly_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_9_/CK (DFFHQX4TS)       0.00       0.00 r
  alumux_dly_r_reg_9_/Q (DFFHQX4TS)        0.26       0.26 r
  ...
  alu_b_29i_r_reg_9_/D (DFFHQX4TS)         0.22       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.30       0.30 r
  u_fpalu_s2_mmux_lhs_r_reg_0_/D0 (MDFFHQX1TS)            0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFHQX4TS)                  0.28       0.28 r
  u_fpalu_s5_many_skip_r_reg_9_/D (EDFFX1TS)              0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: alumux_dly_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_24_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_24_/Q (DFFHQX4TS)       0.27       0.27 r
  ...
  alu_b_29i_r_reg_24_/D (DFFHQX4TS)        0.22       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: alumux_dly_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_26_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_26_/Q (DFFHQX4TS)       0.27       0.27 r
  ...
  alu_b_29i_r_reg_26_/D (DFFHQX4TS)        0.22       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: u_fpalu_s2_br4_pp_r_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_71_/CK (DFFHQX4TS)              0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_71_/Q (DFFHQX4TS)               0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_71_/D (DFFHQX4TS)               0.22       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_71_/CK (DFFHQX4TS)              0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)               0.23       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)              0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFHQX1TS)                       0.32       0.32 r
  ...
  u_fpalu_s2_addsubn_r_reg/D (DFFHQX4TS)                  0.09       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alu_a_29i_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_19_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_19_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_19_/D (DFFHQX4TS)             0.21       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alu_a_29i_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_18_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_18_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_18_/D (DFFHQX4TS)             0.21       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alu_a_29i_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_15_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_15_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_15_/D (DFFHQX4TS)             0.21       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alu_a_29i_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_21_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_21_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_21_/D (DFFHQX4TS)             0.21       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alumux_dly_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_15_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_15_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alumux_dly_r_reg_15_/D (DFFHQX4TS)       0.24       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_15_/CK (DFFHQX4TS)      0.00       0.00 r
  library hold time                       -0.04      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: u_fpalu_s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_1_/Q (DFFHQX4TS)                0.30       0.30 r
  ...
  u_fpalu_s4_opcode_r_reg_1_/D (DFFHQX1TS)                0.16       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFHQX4TS)            0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_16_/Q (DFFHQX4TS)             0.28       0.28 r
  ...
  u_fpalu_s3_lhs_r_reg_16_/D (DFFHQX4TS)                  0.21       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: alu_a_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_16_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_16_/D (DFFHQX4TS)             0.20       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFHQX4TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_7_/Q (DFFHQX4TS)              0.27       0.27 r
  ...
  u_fpalu_s3_lhs_r_reg_7_/D (DFFHQX4TS)                   0.23       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alumux_dly_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_9_/CK (DFFHQX4TS)       0.00       0.00 r
  alumux_dly_r_reg_9_/Q (DFFHQX4TS)        0.26       0.26 r
  ...
  alumux_dly_r_reg_9_/D (DFFHQX4TS)        0.24       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_9_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.04      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: alu_a_29i_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_21_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_21_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_21_/D (DFFHQX4TS)             0.21       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_21_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu_a_29i_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_19_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_19_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_19_/D (DFFHQX4TS)             0.21       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_19_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu_a_29i_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_18_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_18_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_18_/D (DFFHQX4TS)             0.21       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_18_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_3_/D (DFFNSRX1TS)               0.35       0.64 r
  data arrival time                                                  0.64

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.09       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_2_/D (DFFNSRX1TS)               0.35       0.64 r
  data arrival time                                                  0.64

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.09       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: cmem_addr_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  cmem_addr_r_reg_0_/Q (DFFHQX4TS)         0.28       0.28 r
  ...
  cmem_addr_r_reg_0_/D (DFFHQX4TS)         0.22       0.50 r
  data arrival time                                   0.50

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_4_/D (DFFNSRX1TS)               0.35       0.64 r
  data arrival time                                                  0.64

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.09       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/D (DFFHQX4TS)         0.19       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s2_br4_s_r_reg_1_/D (DFFHQX4TS)                 0.23       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: u_fpalu_s5_many_skip_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_16_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  u_fpalu_s5_many_skip_r_reg_16_/D (DFFHQX8TS)            0.22       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  u_fpalu_s5_many_skip_r_reg_2_/D (DFFHQX8TS)             0.22       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  u_fpalu_s5_many_skip_r_reg_11_/D (DFFHQX8TS)            0.22       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  u_fpalu_s5_many_skip_r_reg_4_/D (DFFHQX8TS)             0.22       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  u_fpalu_s5_many_skip_r_reg_3_/D (DFFHQX8TS)             0.22       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: alumux_dly_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_3_/CK (DFFHQX2TS)       0.00       0.00 r
  alumux_dly_r_reg_3_/Q (DFFHQX2TS)        0.29       0.29 r
  ...
  alu_b_29i_r_reg_3_/D (DFFHQX4TS)         0.22       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: alumux_dly_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_0_/CK (DFFHQX2TS)       0.00       0.00 r
  alumux_dly_r_reg_0_/Q (DFFHQX2TS)        0.29       0.29 r
  ...
  alu_b_29i_r_reg_0_/D (DFFHQX4TS)         0.22       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: alumux_dly_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_28_/CK (DFFHQX8TS)      0.00       0.00 r
  alumux_dly_r_reg_28_/Q (DFFHQX8TS)       0.29       0.29 r
  ...
  alumux_dly_r_reg_28_/D (DFFHQX8TS)       0.22       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_28_/CK (DFFHQX8TS)      0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFHQX4TS)                  0.30       0.30 r
  u_fpalu_s5_many_skip_r_reg_5_/D (EDFFX1TS)              0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFHQX4TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_3_/Q (DFFHQX4TS)              0.28       0.28 r
  ...
  u_fpalu_s3_lhs_r_reg_3_/D (DFFHQX4TS)                   0.23       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (DFFHQX8TS)             0.30       0.30 r
  ...
  u_fpalu_s5_many_skip_r_reg_7_/D (DFFHQX8TS)             0.22       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFHQX4TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_5_/Q (DFFHQX4TS)              0.28       0.28 r
  ...
  u_fpalu_s3_lhs_r_reg_5_/D (DFFHQX4TS)                   0.23       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: alu_a_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_17_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_17_/D (DFFHQX1TS)             0.19       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_17_/CK (DFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFHQX8TS)                 0.30       0.30 r
  ...
  u_fpalu_s2_br4_s_r_reg_2_/D (DFFHQX8TS)                 0.22       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 r
  ...
  u_fpalu_s5_flipsign_r_reg/D (DFFHQX4TS)                 0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_9_/D (DFFHQX4TS)              0.22       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alumux_dly_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_15_/CK (DFFHQX4TS)      0.00       0.00 r
  alumux_dly_r_reg_15_/Q (DFFHQX4TS)       0.26       0.26 r
  ...
  alu_b_29i_r_reg_15_/D (DFFHQX1TS)        0.21       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_15_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_2_/Q (MDFFHQX1TS)             0.34       0.34 r
  ...
  u_fpalu_s3_lhs_r_reg_2_/D (DFFHQX4TS)                   0.17       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_17_/Q (MDFFHQX1TS)            0.34       0.34 r
  ...
  u_fpalu_s3_lhs_r_reg_17_/D (DFFHQX4TS)                  0.17       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_17_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_15_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_15_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_15_/D (DFFHQX1TS)             0.20       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_15_/CK (DFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFHQX4TS)                  0.31       0.31 r
  u_fpalu_s5_many_skip_r_reg_8_/D (EDFFX1TS)              0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (DFFHQX8TS)             0.30       0.30 r
  ...
  dout[7] (out)                                           0.22       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alumux_dly_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_3_/CK (DFFHQX2TS)       0.00       0.00 r
  alumux_dly_r_reg_3_/Q (DFFHQX2TS)        0.29       0.29 r
  ...
  alumux_dly_r_reg_3_/D (DFFHQX2TS)        0.21       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_3_/CK (DFFHQX2TS)       0.00       0.00 r
  library hold time                       -0.07      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: alu_a_29i_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_10_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_10_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_10_/D (DFFHQX4TS)             0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_13_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_13_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_13_/D (DFFHQX4TS)             0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_11_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_11_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_11_/D (DFFHQX4TS)             0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_12_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_12_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_12_/D (DFFHQX4TS)             0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_14_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_14_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_14_/D (DFFHQX4TS)             0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_20_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_20_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_20_/D (DFFHQX4TS)             0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_8_/Q (DFFHQX4TS)                        0.26       0.26 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_8_/D (DFFHQX4TS)              0.24       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: alu_a_29i_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_8_/Q (DFFHQX4TS)                        0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_8_/D (DFFHQX8TS)              0.24       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFHQX8TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFHQX4TS)                 0.31       0.31 r
  u_fpalu_s5_many_skip_r_reg_12_/D (EDFFX1TS)             0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFHQX4TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_4_/Q (DFFHQX4TS)              0.28       0.28 r
  ...
  u_fpalu_s3_lhs_r_reg_4_/D (DFFHQX2TS)                   0.23       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_4_/CK (DFFHQX2TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFHQX1TS)                        0.34       0.34 r
  u_fpalu_s2_mmux_lhs_r_reg_7_/D0 (MDFFHQX1TS)            0.00       0.34 r
  data arrival time                                                  0.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_0_/Q (MDFFHQX1TS)             0.34       0.34 r
  ...
  u_fpalu_s3_lhs_r_reg_0_/D (DFFHQX2TS)                   0.16       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_0_/CK (DFFHQX2TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: alu_a_29i_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_20_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_20_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_20_/D (DFFHQX4TS)             0.22       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_20_/CK (DFFHQX4TS)            0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: alu_b_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_27_/Q (DFFHQX4TS)                       0.26       0.26 r
  ...
  u_fpalu_s2_eb_r_reg_5_/D (DFFHQX1TS)                    0.23       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_ea_r_reg_5_/D (DFFHQX1TS)                    0.23       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.26       0.26 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_5_/D (DFFHQX4TS)              0.24       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_13_/D (DFFHQX4TS)                  0.16       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_0_/D (DFFHQX4TS)                   0.16       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_0_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: alumux_dly_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_14_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_14_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alumux_dly_r_reg_14_/D (DFFHQX2TS)       0.21       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_14_/CK (DFFHQX2TS)      0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_10_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_10_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alumux_dly_r_reg_10_/D (DFFHQX2TS)       0.21       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_10_/CK (DFFHQX2TS)      0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_13_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_13_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alumux_dly_r_reg_13_/D (DFFHQX2TS)       0.21       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_13_/CK (DFFHQX2TS)      0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_12_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_12_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alumux_dly_r_reg_12_/D (DFFHQX2TS)       0.21       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_12_/CK (DFFHQX2TS)      0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_11_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_11_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alumux_dly_r_reg_11_/D (DFFHQX2TS)       0.21       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_11_/CK (DFFHQX2TS)      0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_3_/D (DFFHQX4TS)              0.21       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: alumux_dly_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_28_/CK (DFFHQX8TS)      0.00       0.00 r
  alumux_dly_r_reg_28_/Q (DFFHQX8TS)       0.29       0.29 r
  ...
  alu_b_29i_r_reg_28_/D (DFFHQX1TS)        0.21       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_1_/Q (MDFFHQX1TS)             0.36       0.36 r
  ...
  u_fpalu_s3_lhs_r_reg_1_/D (DFFHQX2TS)                   0.16       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_1_/CK (DFFHQX2TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: alumux_dly_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_10_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_10_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alu_b_29i_r_reg_10_/D (DFFHQX1TS)        0.22       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_10_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_13_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_13_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alu_b_29i_r_reg_13_/D (DFFHQX1TS)        0.22       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_13_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_12_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_12_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alu_b_29i_r_reg_12_/D (DFFHQX1TS)        0.22       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_12_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_11_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_11_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alu_b_29i_r_reg_11_/D (DFFHQX1TS)        0.22       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_11_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_14_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_14_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alu_b_29i_r_reg_14_/D (DFFHQX1TS)        0.22       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_14_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alumux_dly_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_20_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_20_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alumux_dly_r_reg_20_/D (DFFHQX2TS)       0.24       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_20_/CK (DFFHQX2TS)      0.00       0.00 r
  library hold time                       -0.07      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u_fpalu_s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_13_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_13_/Q (DFFHQX4TS)                 0.29       0.29 r
  ...
  u_fpalu_s5_many_skip_r_reg_13_/D (DFFQX1TS)             0.21       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_13_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFHQX4TS)                 0.32       0.32 f
  ...
  u_fpalu_s5_many_r_reg_12_/D (DFFHQX1TS)                 0.18       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_12_/CK (DFFHQX1TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: alumux_dly_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_20_/CK (DFFHQX2TS)      0.00       0.00 r
  alumux_dly_r_reg_20_/Q (DFFHQX2TS)       0.28       0.28 r
  ...
  alu_b_29i_r_reg_20_/D (DFFHQX1TS)        0.22       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_20_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alu_a_29i_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_13_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_13_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_13_/D (DFFHQX1TS)             0.21       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_13_/CK (DFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: alu_a_29i_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_12_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_12_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_12_/D (DFFHQX1TS)             0.21       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: alu_a_29i_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_10_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_10_/Q (DFFHQX2TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_10_/D (DFFHQX1TS)             0.21       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_10_/CK (DFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: alumux_dly_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_0_/CK (DFFHQX2TS)       0.00       0.00 r
  alumux_dly_r_reg_0_/Q (DFFHQX2TS)        0.29       0.29 r
  ...
  alumux_dly_r_reg_0_/D (DFFHQX2TS)        0.22       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_0_/CK (DFFHQX2TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFHQX4TS)                 0.29       0.29 r
  ...
  u_fpalu_s5_many_skip_r_reg_20_/D (DFFQX1TS)             0.21       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_20_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFHQX4TS)                 0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_16_/D (DFFHQX8TS)                 0.17       0.47 f
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_16_/CK (DFFHQX8TS)                0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFHQX4TS)                  0.31       0.31 r
  ...
  u_fpalu_s5_many_r_reg_0_/D (DFFHQX4TS)                  0.24       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (DFFHQX4TS)            0.26       0.26 r
  ...
  dout[15] (out)                                          0.30       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFHQX1TS)                        0.38       0.38 r
  u_fpalu_s2_mmux_lhs_r_reg_7_/D1 (MDFFHQX1TS)            0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: alumux_dly_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_27_/CK (DFFHQX1TS)      0.00       0.00 r
  alumux_dly_r_reg_27_/Q (DFFHQX1TS)       0.32       0.32 r
  ...
  alu_b_29i_r_reg_27_/D (DFFHQX4TS)        0.24       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_27_/CK (DFFHQX4TS)       0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFHQX2TS)                        0.28       0.28 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_6_/D (DFFHQX4TS)              0.25       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_8_/D (DFFHQX4TS)                   0.26       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFHQX2TS)                        0.28       0.28 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_6_/D (DFFHQX4TS)              0.26       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_6_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFHQX2TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_4_/D (DFFHQX4TS)              0.25       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: cycle_cnt_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_1_/CK (DFFSHQX4TS)       0.00       0.00 r
  cycle_cnt_r_reg_1_/Q (DFFSHQX4TS)        0.31       0.31 r
  ...
  cycle_cnt_r_reg_1_/D (DFFSHQX4TS)        0.26       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_1_/CK (DFFSHQX4TS)       0.00       0.00 r
  library hold time                       -0.06      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: u_fpalu_s5_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_addsubn_r_reg/Q (DFFHQX4TS)                  0.26       0.26 r
  ...
  dout_29i[28] (out)                                      0.32       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: u_fpalu_s2_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_1_/Q (DFFQX1TS)                     0.58       0.58 r
  u_fpalu_s3_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: u_fpalu_s2_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_4_/Q (DFFQX1TS)                     0.58       0.58 r
  u_fpalu_s3_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: u_fpalu_s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_addsubn_r_reg/Q (DFFQX1TS)                   0.58       0.58 r
  u_fpalu_s5_addsubn_r_reg/D (DFFHQX4TS)                  0.00       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_17_/D (DFFHQX4TS)                  0.30       0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_17_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: alumux_self_fp29i_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_0_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[0] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_10_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_10_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[10] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_11_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_11_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[11] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_12_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_12_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[12] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_13_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_13_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[13] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_14_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_14_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[14] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_15_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_15_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[15] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_16_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_16_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[16] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_17_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_17_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[17] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_18_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_18_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[18] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_19_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_19_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[19] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_1_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[1] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_20_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_20_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[20] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_21_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_21_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[21] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_22_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_22_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[22] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_23_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_23_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[23] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_24_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_24_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[24] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_25_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_25_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[25] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_26_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_26_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[26] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_27_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_27_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[27] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_28_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_28_/Q (DFFNSRX1TS)              0.65       0.65 f
  u_regf/D[28] (SP_REGF)                                  0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_2_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[2] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_3_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[3] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_4_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[4] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_5_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[5] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_6_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[6] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_7_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[7] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_8_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[8] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: alumux_self_fp29i_r_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_9_/Q (DFFNSRX1TS)               0.65       0.65 f
  u_regf/D[9] (SP_REGF)                                   0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_19_/D (DFFNSRX1TS)              0.47       0.76 r
  data arrival time                                                  0.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_21_/D (DFFNSRX1TS)              0.47       0.75 r
  data arrival time                                                  0.75

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_fpalu_s5_many_skip_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_16_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  dout_29i[16] (out)                                      0.31       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_fpalu_s5_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 f
  ...
  alumux_self_fp29i_r_reg_28_/D (DFFNSRX1TS)              0.47       0.75 r
  data arrival time                                                  0.75

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  dout[11] (out)                                          0.31       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_11_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_11_/Q (DFFHQX4TS)                 0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_11_/D (DFFHQX4TS)                 0.29       0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_11_/CK (DFFHQX4TS)                0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_17_/D (DFFNSRX1TS)              0.47       0.75 r
  data arrival time                                                  0.75

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  u_fpalu_s5_opcode_r_reg_0_/D (DFFHQX4TS)                0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_12_/D (DFFNSRX1TS)              0.48       0.76 r
  data arrival time                                                  0.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.57       0.57 r
  u_fpalu_s3_ea_gte_eb_r_reg/D (DFFHQX1TS)                0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFHQX1TS)               0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_0_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_0_/D (DFFHQX1TS)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_1_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_1_/D (DFFHQX1TS)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_2_/D (DFFHQX1TS)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_2_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_2_/D (DFFHQX1TS)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_3_/D (DFFHQX1TS)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_3_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_eb_r_reg_3_/D (DFFHQX1TS)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_4_/Q (DFFQX1TS)                     0.57       0.57 r
  u_fpalu_s3_ea_r_reg_4_/D (DFFHQX1TS)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFHQX1TS)                   0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.61       0.61 r
  u_fpalu_s3_opcode_r_reg_0_/D (DFFHQX4TS)                0.00       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_fpalu_s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_17_/CK (DFFHQX1TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_17_/Q (DFFHQX1TS)                 0.35       0.35 r
  ...
  u_fpalu_s5_many_skip_r_reg_17_/D (DFFQX1TS)             0.23       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_17_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  ...
  u_cmem/CEN (SP_CMEM)                     0.28       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: cmem_addr_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_5_/CK (DFFHQX1TS)        0.00       0.00 r
  cmem_addr_r_reg_5_/Q (DFFHQX1TS)         0.34       0.34 r
  ...
  cmem_addr_r_reg_5_/D (DFFHQX1TS)         0.24       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_5_/CK (DFFHQX1TS)        0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00       0.00 f
  dmem_wr_r_reg/Q (DFFNSRX1TS)             0.64       0.64 f
  ...
  dmem_wr_r_reg/D (DFFNSRX1TS)             0.14       0.78 r
  data arrival time                                   0.78

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00       0.00 f
  library hold time                        0.10       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: cmem_addr_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_1_/CK (DFFHQX1TS)        0.00       0.00 r
  cmem_addr_r_reg_1_/Q (DFFHQX1TS)         0.35       0.35 r
  ...
  cmem_addr_r_reg_1_/D (DFFHQX1TS)         0.24       0.60 r
  data arrival time                                   0.60

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_1_/CK (DFFHQX1TS)        0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFHQX1TS)                        0.34       0.34 r
  ...
  u_fpalu_s2_mmux_rhs_r_reg_7_/D (DFFHQX4TS)              0.27       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  dout[3] (out)                                           0.35       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  dout[2] (out)                                           0.35       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  dout[4] (out)                                           0.35       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_14_/D (DFFNSRX1TS)              0.51       0.80 r
  data arrival time                                                  0.80

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_10_/D (DFFNSRX1TS)              0.51       0.79 r
  data arrival time                                                  0.79

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_cycle_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.39       0.39 f
  ...
  first_cycle_r_reg/D (DFFSRHQX8TS)        0.21       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFHQX1TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFHQX1TS)                 0.37       0.37 r
  ...
  u_fpalu_s5_many_skip_r_reg_21_/D (DFFQX1TS)             0.24       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_21_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  ...
  u_fpalu_s5_many_r_reg_22_/D (DFFQX1TS)                  0.38       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.71       0.71 f
  u_dmem/A[2] (SP_DMEM)                    0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.71       0.71 f
  u_dmem/A[4] (SP_DMEM)                    0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: cmem_addr_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_4_/CK (DFFHQX1TS)        0.00       0.00 r
  cmem_addr_r_reg_4_/Q (DFFHQX1TS)         0.36       0.36 r
  ...
  cmem_addr_r_reg_4_/D (DFFHQX1TS)         0.26       0.62 r
  data arrival time                                   0.62

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_4_/CK (DFFHQX1TS)        0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFHQX4TS)                0.32       0.32 f
  ...
  u_fpalu_s4_opcode_r_reg_0_/D (DFFQX2TS)                 0.37       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.72       0.72 f
  u_dmem/A[5] (SP_DMEM)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_3_/D (DFFHQX4TS)                   0.31       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_1_/D (DFFHQX4TS)                   0.31       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_5_/D (DFFHQX4TS)                   0.31       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_rhs_r_reg_12_/D (DFFHQX4TS)                  0.31       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_4_/Q (DFFNSRX1TS)        0.72       0.72 f
  u_regf/A[4] (SP_REGF)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.73       0.73 f
  u_regf/A[5] (SP_REGF)                    0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_20_/D (DFFNSRX1TS)              0.53       0.81 r
  data arrival time                                                  0.81

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.08       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_18_/D (DFFNSRX1TS)              0.53       0.81 r
  data arrival time                                                  0.81

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.08       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.74       0.74 f
  u_regf/A[3] (SP_REGF)                    0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_2_/D (DFFHQX4TS)                   0.39       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFHQX4TS)                  0.31       0.31 r
  ...
  u_fpalu_s5_many_r_reg_8_/D (DFFHQX4TS)                  0.38       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_8_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alumux_self_fp29i_r_reg_13_/D (DFFNSRX1TS)              0.53       0.82 r
  data arrival time                                                  0.82

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.07       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_11_/D (DFFQX1TS)                   0.44       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_11_/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  u_fpalu_s2_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_3_/D (DFFHQX4TS)                   0.40       0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: cmem_addr_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_3_/CK (DFFHQX1TS)        0.00       0.00 r
  cmem_addr_r_reg_3_/Q (DFFHQX1TS)         0.35       0.35 r
  ...
  cmem_addr_r_reg_3_/D (DFFHQX1TS)         0.30       0.65 r
  data arrival time                                   0.65

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_3_/CK (DFFHQX1TS)        0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.75       0.75 f
  u_dmem/A[3] (SP_DMEM)                    0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.75       0.75 f
  u_dmem/A[0] (SP_DMEM)                    0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/Q (DFFNSRX1TS)        0.76       0.76 f
  u_regf/A[0] (SP_REGF)                    0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: u_fpalu_s5_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_4_/Q (DFFHQX4TS)                    0.27       0.27 r
  ...
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.60       0.87 r
  data arrival time                                                  0.87

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.12       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.37       0.37 r
  ...
  ss_r_reg_2_/D (DFFRHQX2TS)               0.32       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  library hold time                       -0.06      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_2_/Q (DFFNSRX1TS)        0.76       0.76 f
  u_regf/A[2] (SP_REGF)                    0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 r
  ...
  u_fpalu_s5_many_r_reg_2_/D (DFFHQX4TS)                  0.31       0.62 f
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s5_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_5_/Q (DFFHQX4TS)                    0.26       0.26 r
  ...
  alumux_self_fp29i_r_reg_27_/D (DFFNSRX1TS)              0.63       0.89 r
  data arrival time                                                  0.89

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.12       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFHQX4TS)                 0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_10_/D (DFFHQX2TS)                 0.34       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_10_/CK (DFFHQX2TS)                0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  ...
  u_fpalu_s3_addsubn_r_reg/D (DFFHQX4TS)                  0.43       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.35       0.35 r
  ...
  u_fpalu_s5_many_skip_r_reg_0_/D (DFFQX1TS)              0.39       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.35       0.35 r
  ...
  u_fpalu_s5_many_skip_r_reg_14_/D (DFFQX1TS)             0.39       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_14_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: cmem_addr_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cmem_addr_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_2_/CK (DFFHQX1TS)        0.00       0.00 r
  cmem_addr_r_reg_2_/Q (DFFHQX1TS)         0.37       0.37 r
  ...
  cmem_addr_r_reg_2_/D (DFFHQX1TS)         0.30       0.67 r
  data arrival time                                   0.67

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_2_/CK (DFFHQX1TS)        0.00       0.00 r
  library hold time                       -0.10      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: u_fpalu_s5_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_3_/Q (DFFHQX4TS)                    0.27       0.27 r
  ...
  alumux_self_fp29i_r_reg_25_/D (DFFNSRX1TS)              0.61       0.89 r
  data arrival time                                                  0.89

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.12       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.36       0.36 f
  ...
  regf_wr_r_reg/D (DFFNSRXLTS)             0.50       0.86 r
  data arrival time                                   0.86

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_wr_r_reg/CKN (DFFNSRXLTS)           0.00       0.00 f
  library hold time                        0.08       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_1_/CKN (DFFNSRX2TS)      0.00       0.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX2TS)        0.77       0.77 f
  u_regf/A[1] (SP_REGF)                    0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (DFFHQX8TS)             0.30       0.30 r
  ...
  dout_29i[7] (out)                                       0.43       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.78       0.78 f
  u_dmem/A[1] (SP_DMEM)                    0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFHQX4TS)                 0.30       0.30 r
  ...
  u_fpalu_s5_many_skip_r_reg_10_/D (DFFQX1TS)             0.40       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_10_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_fpalu_s5_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_many_r_reg_0_/Q (DFFHQX4TS)                  0.34       0.34 r
  ...
  alumux_self_fp29i_r_reg_0_/D (DFFNSRX1TS)               0.56       0.90 r
  data arrival time                                                  0.90

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.10       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.37       0.37 r
  ...
  ss_r_reg_4_/D (DFFSX4TS)                 0.37       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: u_fpalu_s2_br4_pp_r_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_71_/CK (DFFHQX4TS)              0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_71_/Q (DFFHQX4TS)               0.27       0.27 r
  ...
  u_fpalu_s3_ps1_r_reg_15_/D (DFFHQX4TS)                  0.46       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.36       0.36 f
  ...
  regf_addr_r_reg_0_/D (DFFNSRX1TS)        0.53       0.88 r
  data arrival time                                   0.88

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.08       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[21] (out)                                      0.47       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[17] (out)                                      0.47       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 r
  ...
  u_fpalu_s5_many_skip_r_reg_1_/D (DFFQX1TS)              0.40       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_fpalu_s5_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_eb_r_reg_2_/Q (DFFHQX4TS)                    0.27       0.27 r
  ...
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.66       0.93 r
  data arrival time                                                  0.93

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.12       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[19] (out)                                      0.47       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: alumux_dly_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_27_/CK (DFFHQX1TS)      0.00       0.00 r
  alumux_dly_r_reg_27_/Q (DFFHQX1TS)       0.32       0.32 r
  ...
  alumux_dly_r_reg_27_/D (DFFHQX1TS)       0.40       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_27_/CK (DFFHQX1TS)      0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 r
  ...
  u_fpalu_s5_many_r_reg_1_/D (DFFHQX4TS)                  0.36       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.15      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout[12] (out)                                          0.48       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFHQX4TS)                 0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_14_/D (DFFHQX1TS)                 0.35       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_14_/CK (DFFHQX1TS)                0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (DFFHQX8TS)             0.30       0.30 r
  ...
  alu_a_29i_r_reg_7_/D (DFFHQX1TS)                        0.43       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.75       0.75 f
  ...
  dmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.16       0.92 r
  data arrival time                                   0.92

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.10       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout[10] (out)                                          0.49       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: u_fpalu_s5_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_many_r_reg_0_/Q (DFFHQX4TS)                  0.34       0.34 r
  ...
  alumux_self_fp29i_r_reg_1_/D (DFFNSRX1TS)               0.58       0.91 r
  data arrival time                                                  0.91

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.09       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: u_fpalu_s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_13_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_13_/Q (DFFHQX4TS)                 0.29       0.29 r
  ...
  u_fpalu_s5_many_r_reg_13_/D (DFFHQX4TS)                 0.48       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_13_/CK (DFFHQX4TS)                0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRX4TS)                 0.55       0.55 r
  ...
  u_dmem/CEN (SP_DMEM)                     0.28       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFHQX4TS)                  0.32       0.32 r
  ...
  u_fpalu_s5_many_skip_r_reg_6_/D (DFFQX1TS)              0.41       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (DFFQX1TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (DFFHQX4TS)            0.26       0.26 r
  ...
  alu_a_29i_r_reg_15_/D (DFFHQX4TS)                       0.53       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_15_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s5_many_r_reg_9_/D (DFFHQX2TS)                  0.43       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_9_/CK (DFFHQX2TS)                 0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_s_r_reg_4_/D (EDFFX2TS)                  0.28       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: u_fpalu_s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_3_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_3_/Q (DFFHQX4TS)                  0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_3_/D (DFFHQX4TS)                  0.44       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_3_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.29       0.29 f
  ...
  alumux_self_fp29i_r_reg_8_/D (DFFNSRX1TS)               0.64       0.93 r
  data arrival time                                                  0.93

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.09       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (EDFFX4TS)                  0.38       0.38 f
  ...
  u_fpalu_s3_ps1_r_reg_0_/D (DFFHQX4TS)                   0.41       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_0_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFHQX1TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFHQX1TS)                 0.45       0.45 f
  ...
  u_fpalu_s5_many_skip_r_reg_19_/D (DFFQX1TS)             0.37       0.82 f
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_19_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: u_fpalu_s5_many_skip_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_15_/Q (DFFHQX4TS)            0.26       0.26 r
  ...
  dout_29i[15] (out)                                      0.53       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: u_fpalu_s5_many_skip_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_6_/Q (DFFQX1TS)              0.60       0.60 r
  ...
  alumux_self_fp29i_r_reg_6_/D (DFFNSRX1TS)               0.33       0.94 r
  data arrival time                                                  0.94

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.09       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.30       0.30 f
  ...
  dout[14] (out)                                          0.50       0.80 f
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00       0.00 f
  dmem_wr_r_reg/QN (DFFNSRX1TS)            0.85       0.85 r
  u_dmem/WEN (SP_DMEM)                     0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFHQX4TS)                 0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_15_/D (DFFHQX1TS)                 0.39       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_15_/CK (DFFHQX1TS)                0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: u_fpalu_s5_many_skip_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_9_/Q (EDFFX1TS)              0.61       0.61 r
  ...
  alumux_self_fp29i_r_reg_9_/D (DFFNSRX1TS)               0.31       0.92 r
  data arrival time                                                  0.92

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.07       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFHQX4TS)                  0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_4_/D (DFFHQX4TS)                  0.41       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.15      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  dout_29i[11] (out)                                      0.52       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[20] (out)                                      0.53       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[18] (out)                                      0.53       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFHQX8TS)                 0.30       0.30 r
  ...
  u_fpalu_s3_ps0_r_reg_16_/D (DFFHQX4TS)                  0.49       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFHQX4TS)                  0.32       0.32 r
  ...
  u_fpalu_s5_many_r_reg_6_/D (DFFHQX4TS)                  0.39       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_6_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.61       0.61 r
  ...
  u_fpalu_s3_opcode_r_reg_1_/D (DFFHQX4TS)                0.12       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_fpalu_s5_many_skip_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_7_/Q (DFFHQX8TS)             0.33       0.33 f
  ...
  alumux_dly_r_reg_7_/D (DFFQX1TS)                        0.52       0.85 f
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_7_/CK (DFFQX1TS)                       0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.37       0.37 r
  ...
  ss_r_reg_0_/D (DFFRX4TS)                 0.45       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFHQX8TS)                 0.33       0.33 f
  ...
  u_fpalu_s3_ps0_r_reg_17_/D (DFFQX1TS)                   0.53       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_17_/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout[13] (out)                                          0.53       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFHQX4TS)                  0.32       0.32 r
  ...
  u_fpalu_s5_many_r_reg_7_/D (DFFHQX4TS)                  0.51       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_7_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_2_/D (DFFHQX4TS)                   0.44       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s5_many_skip_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_11_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  alu_a_29i_r_reg_11_/D (DFFHQX2TS)                       0.50       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_11_/CK (DFFHQX2TS)                      0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_9_/D (DFFHQX4TS)                   0.44       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (EDFFX4TS)                  0.38       0.38 f
  ...
  u_fpalu_s3_ps1_r_reg_1_/D (DFFHQX4TS)                   0.43       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: cycle_cnt_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_0_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_0_/QN (DFFRX4TS)         0.67       0.67 f
  ...
  cycle_cnt_r_reg_0_/D (DFFRX4TS)          0.17       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_0_/CK (DFFRX4TS)         0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: u_fpalu_s5_many_skip_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_5_/Q (EDFFX1TS)              0.64       0.64 r
  ...
  alumux_self_fp29i_r_reg_5_/D (DFFNSRX1TS)               0.31       0.95 r
  data arrival time                                                  0.95

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library hold time                                       0.06       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFHQX4TS)                 0.29       0.29 r
  ...
  u_fpalu_s5_many_r_reg_21_/D (DFFHQX1TS)                 0.47       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_21_/CK (DFFHQX1TS)                0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFHQX4TS)                  0.30       0.30 r
  ...
  u_fpalu_s5_many_r_reg_5_/D (DFFHQX4TS)                  0.53       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_5_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: u_fpalu_s5_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_1_/Q (DFFHQX4TS)                    0.29       0.29 f
  ...
  dout_29i[23] (out)                                      0.55       0.84 f
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: cycle_cnt_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_5_/CK (DFFSX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_5_/Q (DFFSX4TS)          0.59       0.59 r
  ...
  cycle_cnt_r_reg_5_/D (DFFSX4TS)          0.21       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_5_/CK (DFFSX4TS)         0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: alumux_dly_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_8_/CK (DFFQX2TS)        0.00       0.00 r
  alumux_dly_r_reg_8_/Q (DFFQX2TS)         0.61       0.61 r
  ...
  alu_b_29i_r_reg_8_/D (DFFHQX4TS)         0.23       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_8_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: cycle_cnt_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_3_/CK (DFFSX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_3_/Q (DFFSX4TS)          0.60       0.60 r
  ...
  cycle_cnt_r_reg_3_/D (DFFSX4TS)          0.21       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_3_/CK (DFFSX4TS)         0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_7_/D (DFFHQX4TS)                   0.46       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_fpalu_s5_many_skip_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_16_/Q (DFFHQX8TS)            0.29       0.29 r
  ...
  alu_a_29i_r_reg_16_/D (DFFHQX4TS)                       0.56       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: alumux_dly_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_2_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_2_/Q (DFFQX1TS)         0.72       0.72 f
  ...
  alumux_dly_r_reg_2_/D (DFFQX1TS)         0.16       0.89 f
  data arrival time                                   0.89

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_2_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFHQX4TS)                 0.31       0.31 f
  ...
  u_fpalu_s5_many_r_reg_17_/D (DFFHQX1TS)                 0.50       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_17_/CK (DFFHQX1TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: alumux_dly_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_1_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_1_/Q (DFFQX1TS)         0.61       0.61 r
  ...
  alu_b_29i_r_reg_1_/D (DFFHQX4TS)         0.25       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: alumux_dly_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_21_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_21_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_21_/D (DFFQX1TS)        0.22       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_21_/CK (DFFQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  dout_29i[3] (out)                                       0.57       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  dout_29i[2] (out)                                       0.57       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: alumux_dly_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_5_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_5_/Q (DFFQX1TS)         0.61       0.61 r
  ...
  alu_b_29i_r_reg_5_/D (DFFHQX4TS)         0.25       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: u_fpalu_s5_many_skip_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_16_/Q (DFFHQX8TS)            0.32       0.32 f
  ...
  alumux_dly_r_reg_16_/D (DFFQX1TS)                       0.57       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_16_/CK (DFFQX1TS)                      0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  dout_29i[4] (out)                                       0.57       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: u_fpalu_s5_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_addsubn_r_reg/Q (DFFHQX4TS)                  0.26       0.26 r
  ...
  alu_a_29i_r_reg_28_/D (DFFHQX8TS)                       0.53       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFHQX8TS)                      0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: cycle_cnt_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_6_/CK (DFFSX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_6_/Q (DFFSX4TS)          0.61       0.61 r
  ...
  cycle_cnt_r_reg_6_/D (DFFSX4TS)          0.21       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_6_/CK (DFFSX4TS)         0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: alumux_dly_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_6_/CK (DFFQX4TS)        0.00       0.00 r
  alumux_dly_r_reg_6_/Q (DFFQX4TS)         0.65       0.65 r
  ...
  alumux_dly_r_reg_6_/D (DFFQX4TS)         0.18       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_6_/CK (DFFQX4TS)        0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  dout[0] (out)                                           0.58       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: u_fpalu_s5_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 r
  ...
  alumux_self_fp29i_r_reg_22_/D (DFFNSRX1TS)              0.75       1.02 r
  data arrival time                                                  1.02

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.11       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_20_/D (DFFHQX4TS)                  0.57       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_20_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: alumux_dly_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_21_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_21_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alu_b_29i_r_reg_21_/D (DFFHQX1TS)        0.24       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_21_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: alumux_dly_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_2_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_2_/Q (DFFQX1TS)         0.62       0.62 r
  ...
  alu_b_29i_r_reg_2_/D (DFFHQX4TS)         0.25       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: regf_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_wr_r_reg/CKN (DFFNSRXLTS)           0.00       0.00 f
  regf_wr_r_reg/QN (DFFNSRXLTS)            0.93       0.93 r
  u_regf/WEN (SP_REGF)                     0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library hold time                        0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.53       0.53 r
  ...
  cycle_cnt_r_reg_7_/D (DFFRX4TS)          0.21       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  library hold time                       -0.19      -0.19
  data required time                                 -0.19
  -----------------------------------------------------------
  data required time                                 -0.19
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: alumux_dly_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_1_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_1_/Q (DFFQX1TS)         0.71       0.71 f
  ...
  alumux_dly_r_reg_1_/D (DFFQX1TS)         0.20       0.91 f
  data arrival time                                   0.91

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_1_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFHQX1TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFHQX1TS)                 0.40       0.40 r
  ...
  u_fpalu_s5_many_r_reg_19_/D (DFFHQX1TS)                 0.35       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_19_/CK (DFFHQX1TS)                0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_fpalu_s5_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_1_/Q (DFFHQX4TS)                    0.27       0.27 r
  ...
  alumux_self_fp29i_r_reg_23_/D (DFFNSRX1TS)              0.77       1.04 r
  data arrival time                                                  1.04

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library hold time                                       0.12       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: alumux_dly_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_19_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_19_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alu_b_29i_r_reg_19_/D (DFFHQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_19_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: alumux_dly_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_18_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_18_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alu_b_29i_r_reg_18_/D (DFFHQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_18_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: alumux_dly_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_17_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_17_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alu_b_29i_r_reg_17_/D (DFFHQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_17_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: alumux_dly_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_16_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_16_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alu_b_29i_r_reg_16_/D (DFFHQX1TS)        0.24       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_16_/CK (DFFHQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: u_fpalu_s5_many_skip_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_18_/CK (DFFQX1TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_18_/Q (DFFQX1TS)             0.60       0.60 r
  ...
  u_fpalu_s5_many_skip_r_reg_18_/D (DFFQX1TS)             0.24       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_18_/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_fpalu_s5_many_skip_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_3_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  alu_a_29i_r_reg_3_/D (DFFHQX2TS)                        0.57       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  dout[1] (out)                                           0.61       0.88 f
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_2_/QN (DFFNSRX1TS)       0.84       0.84 r
  ...
  dmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.20       1.05 r
  data arrival time                                   1.05

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.11       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -1.05
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  dout[6] (out)                                           0.61       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: u_fpalu_s5_many_skip_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_4_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  alu_a_29i_r_reg_4_/D (DFFHQX2TS)                        0.57       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFHQX2TS)                       0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: alumux_dly_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_6_/CK (DFFQX4TS)        0.00       0.00 r
  alumux_dly_r_reg_6_/Q (DFFQX4TS)         0.65       0.65 r
  ...
  alu_b_29i_r_reg_6_/D (DFFHQX2TS)         0.22       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFHQX2TS)        0.00       0.00 r
  library hold time                       -0.07      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: u_fpalu_s5_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_0_/Q (DFFHQX4TS)                    0.29       0.29 f
  ...
  dout_29i[22] (out)                                      0.60       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: alumux_dly_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_7_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_7_/Q (DFFQX1TS)         0.61       0.61 r
  ...
  alu_b_29i_r_reg_7_/D (DFFHQX1TS)         0.24       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFHQX1TS)        0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: u_fpalu_s5_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_3_/Q (DFFHQX4TS)                    0.29       0.29 f
  ...
  dout_29i[25] (out)                                      0.60       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: alumux_dly_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_8_/CK (DFFQX2TS)        0.00       0.00 r
  alumux_dly_r_reg_8_/Q (DFFQX2TS)         0.61       0.61 r
  ...
  alumux_dly_r_reg_8_/D (DFFQX2TS)         0.22       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_8_/CK (DFFQX2TS)        0.00       0.00 r
  library hold time                       -0.11      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: u_fpalu_s5_many_skip_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_2_/Q (DFFHQX8TS)             0.29       0.29 r
  ...
  alu_a_29i_r_reg_2_/D (DFFHQX2TS)                        0.58       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  dout[8] (out)                                           0.62       0.90 f
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: alumux_dly_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_19_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_19_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_19_/D (DFFQX1TS)        0.26       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_19_/CK (DFFQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: alumux_dly_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_17_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_17_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_17_/D (DFFQX1TS)        0.26       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_17_/CK (DFFQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: alumux_dly_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_18_/CK (DFFQX1TS)       0.00       0.00 r
  alumux_dly_r_reg_18_/Q (DFFQX1TS)        0.59       0.59 r
  ...
  alumux_dly_r_reg_18_/D (DFFQX1TS)        0.26       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_18_/CK (DFFQX1TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.37       0.37 r
  ...
  alu_a_29i_r_reg_10_/D (DFFHQX2TS)        0.49       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_10_/CK (DFFHQX2TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: u_fpalu_s5_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_4_/Q (DFFHQX4TS)                    0.28       0.28 f
  ...
  dout_29i[26] (out)                                      0.62       0.90 f
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_4_/QN (DFFNSRX1TS)       0.79       0.79 r
  ...
  dmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.23       1.02 r
  data arrival time                                   1.02

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.07       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFHQX4TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/D (DFFHQX4TS)         0.63       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_21_/D (DFFQX1TS)                   0.57       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  dout[9] (out)                                           0.65       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: alumux_dly_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_5_/CK (DFFQX1TS)        0.00       0.00 r
  alumux_dly_r_reg_5_/Q (DFFQX1TS)         0.61       0.61 r
  ...
  alumux_dly_r_reg_5_/D (DFFQX1TS)         0.27       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alumux_dly_r_reg_5_/CK (DFFQX1TS)        0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_3_/Q (DFFRX4TS)                 0.56       0.56 r
  ...
  ss_r_reg_3_/D (DFFRX4TS)                 0.23       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRX4TS)                0.00       0.00 r
  library hold time                       -0.19      -0.19
  data required time                                 -0.19
  -----------------------------------------------------------
  data required time                                 -0.19
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFHQX8TS)                 0.33       0.33 f
  ...
  u_fpalu_s3_ps0_r_reg_18_/D (DFFHQX4TS)                  0.61       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_fpalu_s5_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 r
  ...
  alu_a_29i_r_reg_22_/D (DFFHQX4TS)                       0.59       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: u_fpalu_s5_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_eb_r_reg_2_/Q (DFFHQX4TS)                    0.29       0.29 f
  ...
  dout_29i[24] (out)                                      0.66       0.94 f
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alu_a_29i_r_reg_21_/D (DFFHQX4TS)                       0.67       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_21_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alu_a_29i_r_reg_19_/D (DFFHQX4TS)                       0.67       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_19_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: u_fpalu_s5_many_skip_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_5_/Q (EDFFX1TS)              0.64       0.64 r
  ...
  dout[5] (out)                                           0.31       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_59_/D (EDFFX1TS)                0.48       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.36       0.36 f
  ...
  regf_addr_r_reg_1_/D (DFFNSRX2TS)        0.77       1.12 r
  data arrival time                                   1.12

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_1_/CKN (DFFNSRX2TS)      0.00       0.00 f
  library hold time                        0.13       0.13
  data required time                                  0.13
  -----------------------------------------------------------
  data required time                                  0.13
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alu_a_29i_r_reg_17_/D (DFFHQX4TS)                       0.67       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.75       0.75 f
  ...
  dmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.36       1.11 r
  data arrival time                                   1.11

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.11       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -1.11
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.62       0.89 r
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: u_fpalu_s2_br4_s_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_4_/Q (EDFFX2TS)                  0.49       0.49 f
  ...
  u_fpalu_s3_ps1_r_reg_2_/D (DFFHQX4TS)                   0.44       0.93 r
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/D (DFFHQX4TS)         0.67       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: u_fpalu_s2_br4_pp_r_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_68_/CK (DFFQX4TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_68_/Q (DFFQX4TS)                0.68       0.68 r
  ...
  u_fpalu_s2_br4_pp_r_reg_68_/D (DFFQX4TS)                0.23       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_68_/CK (DFFQX4TS)               0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: cycle_cnt_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_4_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_4_/QN (DFFRX4TS)         0.86       0.86 r
  ...
  cycle_cnt_r_reg_4_/D (DFFRX4TS)          0.11       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_4_/CK (DFFRX4TS)         0.00       0.00 r
  library hold time                       -0.04      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: u_fpalu_s2_br4_pp_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_0_/Q (EDFFX1TS)                 0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_0_/D (DFFQX1TS)                    0.37       0.99 f
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX4TS)                 0.64       0.64 r
  ...
  valid (out)                              0.32       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: alu_b_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_b_29i_r_reg_6_/Q (DFFHQX2TS)                        0.30       0.30 r
  ...
  u_fpalu_s2_br4_s_r_reg_3_/D (EDFFX4TS)                  0.37       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  library hold time                                      -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  ...
  u_fpalu_s3_rhs_r_reg_10_/D (DFFHQX4TS)                  0.65       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFHQX8TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_8_/Q (DFFHQX8TS)              0.30       0.30 r
  ...
  u_fpalu_s3_rhs_r_reg_6_/D (DFFHQX4TS)                   0.59       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[12] (out)                                      0.68       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFHQX4TS)                 0.31       0.31 f
  ...
  u_fpalu_s5_lzd_r_reg_3_/D (DFFHQX4TS)                   0.59       0.90 f
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_fpalu_s2_br4_pp_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_1_/QN (EDFFX1TS)                0.80       0.80 r
  ...
  u_fpalu_s3_ps0_r_reg_1_/D (DFFHQX4TS)                   0.09       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  alu_a_29i_r_reg_26_/D (DFFHQX4TS)                       0.69       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFHQX4TS)                       0.28       0.28 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D0 (MDFFHQX1TS)       0.51       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_12_/D (EDFFX1TS)                0.47       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.78       0.78 f
  ...
  dmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.35       1.13 r
  data arrival time                                   1.13

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.11       0.11
  data required time                                  0.11
  -----------------------------------------------------------
  data required time                                  0.11
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.73       0.73 f
  ...
  regf_addr_r_reg_5_/D (DFFNSRX1TS)        0.40       1.13 r
  data arrival time                                   1.13

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.10       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.75       0.75 f
  ...
  dmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.35       1.10 r
  data arrival time                                   1.10

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.07       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_br4_s_r_reg_0_/D (DFFQX4TS)                  0.72       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_19_/D (DFFHQX4TS)                  0.69       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_70_/D (EDFFX1TS)                0.50       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/Q (MDFFHQX1TS)        0.42       0.42 r
  ...
  u_fpalu_s3_rhs_r_reg_18_/D (DFFHQX4TS)                  0.56       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_16_/D (DFFHQX4TS)                  0.70       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.28       0.28 r
  ...
  u_fpalu_s2_br4_pp_r_reg_11_/D (EDFFX1TS)                0.52       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFSX4TS)                0.86       0.86 r
  ...
  ss_r_reg_5_/D (DFFSX4TS)                 0.13       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX4TS)                0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_35_/D (EDFFX1TS)                0.52       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_fpalu_s3_rhs_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s3_rhs_r_reg_19_/Q (DFFHQX4TS)                  0.26       0.26 r
  ...
  u_fpalu_s4_flipsign_r_reg/D (DFFHQX4TS)                 0.66       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_23_/D (EDFFX1TS)                0.50       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_15_/D (DFFHQX4TS)                  0.70       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_14_/D (DFFHQX4TS)                  0.70       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.34       0.34 f
  ...
  u_fpalu_s2_br4_pp_r_reg_48_/D (EDFFX1TS)                0.45       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: alu_a_29i_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_8_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_9_/D (EDFFX1TS)                 0.51       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alu_a_29i_r_reg_12_/D (DFFHQX2TS)                       0.67       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_12_/CK (DFFHQX2TS)                      0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D1 (MDFFHQX1TS)       0.54       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: alu_a_29i_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_8_/Q (DFFHQX4TS)                        0.26       0.26 r
  ...
  u_fpalu_s2_br4_pp_r_reg_8_/D (EDFFX1TS)                 0.54       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_fpalu_s5_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_1_/Q (DFFHQX4TS)                    0.29       0.29 f
  ...
  alu_a_29i_r_reg_23_/D (DFFHQX4TS)                       0.64       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[14] (out)                                      0.72       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[10] (out)                                      0.72       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.30       0.30 r
  ...
  u_fpalu_s2_br4_pp_r_reg_26_/D (EDFFX2TS)                0.50       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_7_/D (EDFFX1TS)                 0.52       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFHQX4TS)                       0.29       0.29 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/D (DFFHQX8TS)         0.73       1.02 r
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFHQX8TS)        0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFHQX4TS)                 0.29       0.29 r
  ...
  u_fpalu_s5_lzd_r_reg_0_/D (DFFHQX8TS)                   0.74       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: u_fpalu_s5_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_eb_r_reg_5_/Q (DFFHQX4TS)                    0.28       0.28 f
  ...
  alu_a_29i_r_reg_27_/D (DFFHQX4TS)                       0.67       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: u_fpalu_s5_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_eb_r_reg_5_/Q (DFFHQX4TS)                    0.28       0.28 f
  ...
  dout_29i[27] (out)                                      0.74       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.29       0.29 f
  ...
  u_fpalu_s3_rhs_r_reg_4_/D (DFFHQX4TS)                   0.64       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 r
  ...
  u_fpalu_s2_br4_pp_r_reg_47_/D (EDFFX1TS)                0.56       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.30       0.30 r
  ...
  u_fpalu_s2_br4_pp_r_reg_38_/D (EDFFX1TS)                0.51       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alu_a_29i_r_reg_18_/D (DFFHQX4TS)                       0.75       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_18_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_6_/D (EDFFX1TS)                 0.55       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: cycle_cnt_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_1_/CK (DFFSHQX4TS)       0.00       0.00 r
  cycle_cnt_r_reg_1_/Q (DFFSHQX4TS)        0.31       0.31 r
  ...
  ss_r_reg_1_/D (DFFRX4TS)                 0.71       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  library hold time                       -0.06      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alu_a_29i_r_reg_14_/D (DFFHQX2TS)                       0.71       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_14_/CK (DFFHQX2TS)                      0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.33       0.33 f
  ...
  u_fpalu_s2_br4_pp_r_reg_3_/D (EDFFX1TS)                 0.51       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_63_/D (EDFFX2TS)                0.55       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_61_/D (EDFFX2TS)                0.55       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_69_/D (EDFFX1TS)                0.56       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_67_/D (EDFFX1TS)                0.56       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.36       0.36 f
  ...
  regf_addr_r_reg_3_/D (DFFNSRX1TS)        0.82       1.17 r
  data arrival time                                   1.17

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.08       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  alu_a_29i_r_reg_20_/D (DFFHQX2TS)                       0.75       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_20_/CK (DFFHQX2TS)                      0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: u_fpalu_s2_br4_s_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_4_/Q (EDFFX2TS)                  0.49       0.49 f
  ...
  u_fpalu_s3_ps1_r_reg_3_/D (DFFHQX4TS)                   0.48       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.37       0.37 r
  ...
  alu_a_29i_r_reg_13_/D (DFFHQX2TS)        0.64       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_13_/CK (DFFHQX2TS)       0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_64_/D (EDFFX2TS)                0.56       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_24_/D (EDFFX2TS)                0.56       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  dout_29i[13] (out)                                      0.77       1.05 r
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFHQX4TS)                 0.30       0.30 f
  ...
  u_fpalu_s5_lzd_r_reg_2_/D (DFFHQX4TS)                   0.67       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.36       0.36 f
  ...
  regf_addr_r_reg_2_/D (DFFNSRX1TS)        0.83       1.19 r
  data arrival time                                   1.19

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.08       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.37       0.37 r
  ...
  alu_a_29i_r_reg_24_/D (DFFHQX2TS)        0.67       1.04 r
  data arrival time                                   1.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)       0.00       0.00 r
  library hold time                       -0.07      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.35       0.35 r
  ...
  u_fpalu_s5_many_skip_r_reg_8_/E (EDFFX1TS)              0.35       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  library hold time                                      -0.41      -0.41
  data required time                                                -0.41
  --------------------------------------------------------------------------
  data required time                                                -0.41
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.35       0.35 r
  ...
  u_fpalu_s5_many_skip_r_reg_9_/E (EDFFX1TS)              0.35       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  library hold time                                      -0.41      -0.41
  data required time                                                -0.41
  --------------------------------------------------------------------------
  data required time                                                -0.41
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.35       0.35 r
  ...
  u_fpalu_s5_many_skip_r_reg_12_/E (EDFFX1TS)             0.35       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  library hold time                                      -0.41      -0.41
  data required time                                                -0.41
  --------------------------------------------------------------------------
  data required time                                                -0.41
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.35       0.35 r
  ...
  u_fpalu_s5_many_skip_r_reg_5_/E (EDFFX1TS)              0.35       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  library hold time                                      -0.41      -0.41
  data required time                                                -0.41
  --------------------------------------------------------------------------
  data required time                                                -0.41
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: cycle_cnt_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_0_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_0_/Q (DFFRX4TS)          0.52       0.52 r
  ...
  cycle_cnt_r_reg_2_/D (DFFSX4TS)          0.56       1.08 f
  data arrival time                                   1.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_2_/CK (DFFSX4TS)         0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -1.08
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.36       0.36 f
  ...
  regf_addr_r_reg_4_/D (DFFNSRX1TS)        0.84       1.20 r
  data arrival time                                   1.20

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library hold time                        0.08       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  ss_r_reg_2_/Q (DFFRHQX2TS)               0.36       0.36 f
  ...
  alu_opcode_r_reg_0_/D (DFFQX4TS)         0.75       1.11 f
  data arrival time                                   1.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)        0.00       0.00 r
  library hold time                       -0.02      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -1.11
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_br4_pp_r_reg_0_/D (EDFFX1TS)                 0.59       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.30       0.30 r
  ...
  u_fpalu_s2_br4_pp_r_reg_62_/D (EDFFX2TS)                0.55       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_fpalu_s5_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s5_ea_r_reg_3_/Q (DFFHQX4TS)                    0.29       0.29 f
  ...
  alu_a_29i_r_reg_25_/D (DFFHQX4TS)                       0.72       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFHQX4TS)                      0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_4_/D (DFFHQX4TS)                   0.79       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_br4_pp_r_reg_60_/D (EDFFX2TS)                0.59       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFHQX4TS)                 0.31       0.31 f
  ...
  u_fpalu_s5_lzd_r_reg_4_/D (DFFHQX4TS)                   0.71       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.26       0.26 r
  ...
  u_fpalu_s2_br4_pp_r_reg_43_/D (EDFFX1TS)                0.62       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFHQX2TS)                        0.33       0.33 f
  ...
  u_fpalu_s2_br4_pp_r_reg_5_/D (EDFFX1TS)                 0.57       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_18_/D (EDFFX1TS)                0.62       0.89 r
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_br4_pp_r_reg_4_/D (EDFFX1TS)                 0.62       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFHQX1TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFHQX1TS)                 0.40       0.40 r
  ...
  u_fpalu_s5_many_r_reg_18_/D (DFFHQX4TS)                 0.71       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_18_/CK (DFFHQX4TS)                0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: u_fpalu_s5_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_many_r_reg_0_/Q (DFFHQX4TS)                  0.34       0.34 r
  ...
  dout_29i[0] (out)                                       0.77       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.26       0.26 r
  ...
  u_fpalu_s2_br4_pp_r_reg_42_/D (EDFFX1TS)                0.63       0.89 r
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/D (DFFHQX4TS)         0.84       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFHQX4TS)        0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFHQX2TS)                        0.28       0.28 r
  ...
  u_fpalu_s2_br4_pp_r_reg_20_/D (EDFFX1TS)                0.62       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_10_/D (EDFFX1TS)                0.64       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_34_/D (EDFFX1TS)                0.64       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_58_/D (EDFFX1TS)                0.64       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_br4_pp_r_reg_66_/D (EDFFX1TS)                0.61       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.34       0.34 f
  ...
  u_fpalu_s2_br4_pp_r_reg_13_/D (EDFFX1TS)                0.58       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFHQX2TS)                        0.33       0.33 f
  ...
  u_fpalu_s2_br4_pp_r_reg_52_/D (EDFFX1TS)                0.59       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFHQX2TS)                        0.33       0.33 f
  ...
  u_fpalu_s2_br4_pp_r_reg_16_/D (EDFFX1TS)                0.59       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.28       0.28 f
  ...
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/S0 (MDFFHQX1TS)       0.72       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_54_/D (EDFFX1TS)                0.64       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_br4_pp_r_reg_2_/D (EDFFX2TS)                 0.62       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX2TS)                0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.26       0.26 r
  ...
  u_fpalu_s2_br4_pp_r_reg_65_/D (EDFFX2TS)                0.64       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_29_/D (EDFFX2TS)                0.64       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFHQX4TS)                 0.31       0.31 f
  ...
  u_fpalu_s5_lzd_r_reg_1_/D (DFFHQX8TS)                   0.82       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_fpalu_s5_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_many_r_reg_0_/Q (DFFHQX4TS)                  0.34       0.34 r
  ...
  alu_a_29i_r_reg_0_/D (DFFHQX2TS)                        0.77       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  dout_29i[6] (out)                                       0.85       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: alu_b_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_b_29i_r_reg_6_/Q (DFFHQX2TS)                        0.30       0.30 r
  ...
  u_fpalu_s2_br4_pp_r_reg_36_/D (EDFFX1TS)                0.62       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_46_/D (EDFFX1TS)                0.65       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_fpalu_s5_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_many_r_reg_0_/Q (DFFHQX4TS)                  0.34       0.34 r
  ...
  dout_29i[1] (out)                                       0.80       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.29       0.29 f
  ...
  u_fpalu_s2_br4_pp_r_reg_1_/D (EDFFX1TS)                 0.64       0.93 r
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: alu_a_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_22_/D (EDFFX1TS)                0.66       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.34       0.34 f
  ...
  u_fpalu_s2_br4_pp_r_reg_37_/D (EDFFX1TS)                0.59       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.29       0.29 f
  ...
  u_fpalu_s3_ps0_r_reg_5_/D (DFFHQX4TS)                   0.83       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.29       0.29 f
  ...
  dout_29i[8] (out)                                       0.85       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_53_/D (EDFFX1TS)                0.67       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_14_/D (EDFFX1TS)                0.65       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_17_/D (EDFFX1TS)                0.65       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.33       0.33 f
  ...
  u_fpalu_s2_br4_pp_r_reg_50_/D (EDFFX1TS)                0.63       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_fpalu_s5_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_0_/Q (DFFHQX4TS)                0.29       0.29 f
  ...
  alu_a_29i_r_reg_8_/D (DFFHQX4TS)                        0.86       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFHQX4TS)                       0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.28       0.28 f
  ...
  u_fpalu_s2_mmux_lhs_r_reg_17_/S0 (MDFFHQX1TS)           0.75       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_35_/E (EDFFX1TS)                0.22       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_34_/E (EDFFX1TS)                0.22       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_25_/D (EDFFX2TS)                0.67       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_28_/D (EDFFX2TS)                0.67       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_13_/E (EDFFX1TS)                0.23       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_12_/E (EDFFX1TS)                0.23       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_40_/D (EDFFX1TS)                0.66       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_fpalu_s5_many_skip_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_9_/Q (EDFFX1TS)              0.61       0.61 r
  ...
  dout_29i[9] (out)                                       0.55       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_30_/D (EDFFX2TS)                0.68       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_fpalu_s5_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s5_many_r_reg_0_/Q (DFFHQX4TS)                  0.34       0.34 r
  ...
  alu_a_29i_r_reg_1_/D (DFFHQX2TS)                        0.81       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFHQX2TS)                       0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  ...
  u_fpalu_s2_br4_pp_r_reg_41_/D (EDFFX1TS)                0.68       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_fpalu_s5_many_skip_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_9_/Q (EDFFX1TS)              0.61       0.61 r
  ...
  alu_a_29i_r_reg_9_/D (DFFHQX4TS)                        0.56       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_56_/D (EDFFX1TS)                0.70       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_57_/D (EDFFX1TS)                0.70       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_49_/D (EDFFX1TS)                0.70       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_51_/D (EDFFX1TS)                0.70       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_fpalu_s5_many_skip_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_6_/Q (DFFQX1TS)              0.60       0.60 r
  ...
  alu_a_29i_r_reg_6_/D (DFFHQX2TS)                        0.55       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_15_/D (EDFFX1TS)                0.69       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_21_/D (EDFFX1TS)                0.69       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_6_/D (DFFHQX4TS)                   0.82       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_fpalu_s5_many_skip_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_5_/Q (EDFFX1TS)              0.64       0.64 r
  ...
  dout_29i[5] (out)                                       0.55       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFHQX4TS)                        0.27       0.27 r
  ...
  u_fpalu_s2_br4_pp_r_reg_55_/D (EDFFX1TS)                0.72       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_fpalu_s5_many_skip_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  u_fpalu_s5_many_skip_r_reg_5_/Q (EDFFX1TS)              0.64       0.64 r
  ...
  alu_a_29i_r_reg_5_/D (DFFHQX4TS)                        0.56       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (EDFFX4TS)                  0.38       0.38 f
  ...
  u_fpalu_s3_ps1_r_reg_4_/D (DFFHQX4TS)                   0.74       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_32_/D (EDFFX2TS)                0.69       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_19_/D (EDFFX1TS)                0.70       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 r
  ...
  u_fpalu_s2_br4_pp_r_reg_44_/D (EDFFX1TS)                0.73       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 r
  ...
  u_fpalu_s2_br4_pp_r_reg_45_/D (EDFFX1TS)                0.73       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_11_/E (EDFFX1TS)                0.27       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_7_/E (EDFFX1TS)                 0.27       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_9_/E (EDFFX1TS)                 0.27       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_15_/D (DFFHQX4TS)                  0.93       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.33       0.33 f
  ...
  u_fpalu_s2_br4_pp_r_reg_39_/D (EDFFX1TS)                0.69       1.02 r
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_6_/Q (DFFHQX2TS)                        0.32       0.32 f
  ...
  u_fpalu_s2_br4_pp_r_reg_31_/D (EDFFX2TS)                0.70       1.02 r
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_16_/S0 (MDFFHQX1TS)           0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_7_/S0 (MDFFHQX1TS)            0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_5_/S0 (MDFFHQX1TS)            0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_4_/S0 (MDFFHQX1TS)            0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_3_/S0 (MDFFHQX1TS)            0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_2_/S0 (MDFFHQX1TS)            0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_0_/S0 (MDFFHQX1TS)            0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: alu_a_29i_r_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_27_/Q (DFFHQX4TS)                       0.27       0.27 r
  ...
  u_fpalu_s2_mmux_lhs_r_reg_1_/S0 (MDFFHQX1TS)            0.75       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_14_/D (DFFHQX4TS)                  0.88       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (EDFFX4TS)                  0.38       0.38 f
  ...
  u_fpalu_s3_ps1_r_reg_5_/D (DFFHQX4TS)                   0.84       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_27_/D (EDFFX2TS)                0.74       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.29       0.29 r
  ...
  u_fpalu_s2_br4_pp_r_reg_33_/D (EDFFHQX1TS)              0.77       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFHQX1TS)             0.00       0.00 r
  library hold time                                      -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: u_fpalu_s2_br4_pp_r_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_69_/Q (EDFFX1TS)                0.64       0.64 r
  ...
  u_fpalu_s3_ps1_r_reg_13_/D (DFFHQX4TS)                  0.59       1.23 r
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_7_/D (DFFHQX4TS)                   0.97       1.25 r
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_9_/D (DFFHQX4TS)                   0.97       1.25 r
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_8_/D (DFFHQX4TS)                   0.97       1.25 r
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_fpalu_s2_br4_s_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_4_/Q (EDFFX2TS)                  0.49       0.49 f
  ...
  u_fpalu_s3_ps1_r_reg_14_/D (DFFHQX4TS)                  0.77       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_fpalu_s2_br4_pp_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_10_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_11_/D (DFFHQX4TS)                  0.64       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_fpalu_s2_br4_s_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_1_/Q (DFFHQX4TS)                 0.28       0.28 r
  ...
  u_fpalu_s3_ps0_r_reg_10_/D (DFFHQX4TS)                  0.93       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: u_fpalu_s2_br4_pp_r_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_46_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_10_/D (DFFHQX4TS)                  0.64       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: u_fpalu_s2_br4_pp_r_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_42_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_7_/D (DFFHQX4TS)                   0.65       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_46_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_11_/D (DFFHQX4TS)                  0.66       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s2_br4_pp_r_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFHQX1TS)             0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_33_/Q (EDFFHQX1TS)              0.44       0.44 f
  ...
  u_fpalu_s3_ps0_r_reg_13_/D (DFFHQX4TS)                  0.79       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/QN (EDFFX4TS)                 0.64       0.64 r
  ...
  u_fpalu_s3_ps1_r_reg_12_/D (DFFHQX4TS)                  0.59       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_fpalu_s2_br4_pp_r_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_45_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_9_/D (DFFHQX4TS)                   0.69       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: u_fpalu_s2_br4_pp_r_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_44_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_8_/D (DFFHQX4TS)                   0.70       1.33 r
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: u_fpalu_s2_br4_pp_r_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_42_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps1_r_reg_6_/D (DFFHQX4TS)                   0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: u_fpalu_s2_br4_pp_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_11_/Q (EDFFX1TS)                0.63       0.63 r
  ...
  u_fpalu_s3_ps0_r_reg_12_/D (DFFHQX4TS)                  0.72       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_8_/E (EDFFX1TS)                 0.48       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_10_/E (EDFFX1TS)                0.48       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_43_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_44_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_45_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_46_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_14_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_15_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_16_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_17_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_47_/E (EDFFX1TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_s_r_reg_3_/E (EDFFX4TS)                  0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_66_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_67_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_36_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_37_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_38_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_39_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_40_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_41_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_42_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_59_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_49_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_50_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_51_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_52_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_53_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_54_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_56_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_57_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_55_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_58_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_48_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_26_/E (EDFFX2TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_27_/E (EDFFX2TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_28_/E (EDFFX2TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_29_/E (EDFFX2TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_25_/E (EDFFX2TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_24_/E (EDFFX2TS)                0.56       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_62_/E (EDFFX2TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_63_/E (EDFFX2TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_60_/E (EDFFX2TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_61_/E (EDFFX2TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_64_/E (EDFFX2TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_65_/E (EDFFX2TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_s_r_reg_4_/E (EDFFX2TS)                  0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_69_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_70_/E (EDFFX1TS)                0.57       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_1_/E (EDFFX1TS)                 0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_3_/E (EDFFX1TS)                 0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_4_/E (EDFFX1TS)                 0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_18_/E (EDFFX1TS)                0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_20_/E (EDFFX1TS)                0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_21_/E (EDFFX1TS)                0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_19_/E (EDFFX1TS)                0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_23_/E (EDFFX1TS)                0.61       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_22_/E (EDFFX1TS)                0.61       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_0_/E (EDFFX1TS)                 0.61       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_2_/E (EDFFX2TS)                 0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX2TS)                0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_31_/E (EDFFX2TS)                0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_32_/E (EDFFX2TS)                0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_30_/E (EDFFX2TS)                0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX2TS)               0.00       0.00 r
  library hold time                                      -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_33_/E (EDFFHQX1TS)              0.60       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFHQX1TS)             0.00       0.00 r
  library hold time                                      -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_5_/E (EDFFX1TS)                 0.69       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  ...
  u_fpalu_s2_br4_pp_r_reg_6_/E (EDFFX1TS)                 0.69       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


1
