============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  11:25:23 am
  Module:                 dft_example
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  11:25:23 am
  Module:                 dft_example
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  11:25:23 am
  Module:                 dft_example
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7608 ps) Setup Check with Pin reg_b_reg[1]/clk->d
          Group: I2C
     Startpoint: (R) b[1]
          Clock: (R) clk
       Endpoint: (R) reg_b_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     192                  
       Uncertainty:-     200                  
     Required Time:=    9608                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       0                  
             Slack:=    7608                  

Exceptions/Constraints:
  input_delay             2000            constraints.sdc_1_line_10 

#---------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  b[1]           (u)     -     R     (arrival)            1  7.0     0     0    2000    (-,-) 
  reg_b_reg[1]/d -       -     R     unmapped_d_flop      1    -     -     0    2000    (-,-) 
#---------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  11:25:23 am
  Module:                 dft_example
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7319 ps) Late External Delay Assertion at pin y[0]
          Group: C2O
     Startpoint: (R) y_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) y[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     200                  
     Required Time:=    7800                  
      Launch Clock:-       0                  
         Data Path:-     481                  
             Slack:=    7319                  

Exceptions/Constraints:
  output_delay             2000            constraints.sdc_1_line_12_1_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  y_reg[0]/clk   -       -      R     (arrival)            7    -   100     0       0    (-,-) 
  y_reg[0]/q     (u)     clk->q R     unmapped_d_flop      1  6.0     0   481     481    (-,-) 
  y[0]           -       -      R     (port)               -    -     -     0     481    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  11:25:23 am
  Module:                 dft_example
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8751 ps) Setup Check with Pin y_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) reg_b_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) y_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     192                  
       Uncertainty:-     200                  
     Required Time:=    9608                  
      Launch Clock:-       0                  
         Data Path:-     858                  
             Slack:=    8751                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  reg_b_reg[1]/clk -       -       R     (arrival)            7    -   100     0       0    (-,-) 
  reg_b_reg[1]/q   (u)     clk->q  F     unmapped_d_flop      2 14.0     0   530     530    (-,-) 
  add_29_31/g6/z   (u)     in_1->z R     unmapped_nor2        1  7.0     0    72     601    (-,-) 
  add_29_31/g8/z   (u)     in_0->z F     unmapped_not         1  7.0     0    45     646    (-,-) 
  add_29_31/g11/z  (u)     in_0->z R     unmapped_nand2       1  7.0     0    72     718    (-,-) 
  add_29_31/g12/z  (u)     in_1->z R     unmapped_xnor2       1  7.0     0   139     858    (-,-) 
  y_reg[1]/d       -       -       R     unmapped_d_flop      1    -     -     0     858    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Feb 13 2025  11:25:23 am
  Module:                 dft_example
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

