#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x640bd5a9de60 .scope module, "tb_phase_attention_4n" "tb_phase_attention_4n" 2 24;
 .timescale -9 -12;
L_0x640bd5aa1380 .functor BUFZ 8, v0x640bd5ad4ac0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x640bd5a9be90 .functor BUFZ 1, v0x640bd5ad4a00_0, C4<0>, C4<0>, C4<0>;
v0x640bd5ad7350_0 .var "clk", 0 0;
v0x640bd5ad7410_0 .net "coin_ab", 0 0, v0x640bd5ac74a0_0;  1 drivers
v0x640bd5ad74d0_0 .net "coin_ac", 0 0, v0x640bd5ac8f00_0;  1 drivers
v0x640bd5ad7570_0 .net "coin_ad", 0 0, v0x640bd5aca880_0;  1 drivers
v0x640bd5ad7610_0 .net "coin_bc", 0 0, v0x640bd5acc500_0;  1 drivers
v0x640bd5ad76b0_0 .net "coin_bd", 0 0, v0x640bd5ace010_0;  1 drivers
v0x640bd5ad7750_0 .net "coin_cd", 0 0, v0x640bd5acfb50_0;  1 drivers
v0x640bd5ad77f0_0 .var "cur_a", 7 0;
v0x640bd5ad7890_0 .var "cur_b", 7 0;
v0x640bd5ad79c0_0 .var "cur_c", 7 0;
v0x640bd5ad7ad0_0 .var "cur_d", 7 0;
v0x640bd5ad7be0_0 .net "cyc", 0 0, L_0x640bd5a9be90;  1 drivers
v0x640bd5ad7ca0_0 .net "fa", 0 0, v0x640bd5ad0ff0_0;  1 drivers
v0x640bd5ad7d40_0 .net "fb", 0 0, v0x640bd5ad1e50_0;  1 drivers
v0x640bd5ad7de0_0 .net "fc", 0 0, v0x640bd5ad2f60_0;  1 drivers
v0x640bd5ad7e80_0 .net "fd", 0 0, v0x640bd5ad3f00_0;  1 drivers
v0x640bd5ad7f20_0 .net "gphase", 7 0, L_0x640bd5aa1380;  1 drivers
v0x640bd5ad8000_0 .net "ph_a", 7 0, v0x640bd5ad1320_0;  1 drivers
v0x640bd5ad80c0_0 .net "ph_b", 7 0, v0x640bd5ad2140_0;  1 drivers
v0x640bd5ad8180_0 .net "ph_c", 7 0, v0x640bd5ad32c0_0;  1 drivers
v0x640bd5ad8240_0 .net "ph_d", 7 0, v0x640bd5ad4210_0;  1 drivers
v0x640bd5ad8300_0 .net "rel_ab", 7 0, v0x640bd5ac7ea0_0;  1 drivers
v0x640bd5ad8410_0 .net "rel_ac", 7 0, v0x640bd5ac9820_0;  1 drivers
v0x640bd5ad8520_0 .net "rel_ad", 7 0, v0x640bd5acb420_0;  1 drivers
v0x640bd5ad8630_0 .net "rel_bc", 7 0, v0x640bd5accef0_0;  1 drivers
v0x640bd5ad8740_0 .net "rel_bd", 7 0, v0x640bd5acead0_0;  1 drivers
v0x640bd5ad8850_0 .net "rel_cd", 7 0, v0x640bd5ad06b0_0;  1 drivers
v0x640bd5ad8960_0 .var "rst_n", 0 0;
v0x640bd5ad8a00_0 .net "winner", 2 0, v0x640bd5ad69a0_0;  1 drivers
v0x640bd5ad8ac0_0 .net "winner_rel", 7 0, v0x640bd5ad6ae0_0;  1 drivers
E_0x640bd5a699f0 .event posedge, v0x640bd5ac73e0_0;
S_0x640bd5a9c400 .scope module, "uut" "phase_attention_4n" 2 36, 3 26 0, S_0x640bd5a9de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "cur_a";
    .port_info 3 /INPUT 8 "cur_b";
    .port_info 4 /INPUT 8 "cur_c";
    .port_info 5 /INPUT 8 "cur_d";
    .port_info 6 /OUTPUT 8 "phase_a";
    .port_info 7 /OUTPUT 8 "phase_b";
    .port_info 8 /OUTPUT 8 "phase_c";
    .port_info 9 /OUTPUT 8 "phase_d";
    .port_info 10 /OUTPUT 1 "fired_a";
    .port_info 11 /OUTPUT 1 "fired_b";
    .port_info 12 /OUTPUT 1 "fired_c";
    .port_info 13 /OUTPUT 1 "fired_d";
    .port_info 14 /OUTPUT 8 "rel_ab";
    .port_info 15 /OUTPUT 8 "rel_ac";
    .port_info 16 /OUTPUT 8 "rel_ad";
    .port_info 17 /OUTPUT 8 "rel_bc";
    .port_info 18 /OUTPUT 8 "rel_bd";
    .port_info 19 /OUTPUT 8 "rel_cd";
    .port_info 20 /OUTPUT 1 "coin_ab";
    .port_info 21 /OUTPUT 1 "coin_ac";
    .port_info 22 /OUTPUT 1 "coin_ad";
    .port_info 23 /OUTPUT 1 "coin_bc";
    .port_info 24 /OUTPUT 1 "coin_bd";
    .port_info 25 /OUTPUT 1 "coin_cd";
    .port_info 26 /OUTPUT 3 "winner";
    .port_info 27 /OUTPUT 8 "winner_rel";
P_0x640bd5aa8020 .param/l "PHASE_TOL" 0 3 28, C4<00001111>;
P_0x640bd5aa8060 .param/l "THRESHOLD" 0 3 27, C4<11001000>;
v0x640bd5ad4c60_0 .net "clk", 0 0, v0x640bd5ad7350_0;  1 drivers
v0x640bd5ad4d20_0 .net "coin_ab", 0 0, v0x640bd5ac74a0_0;  alias, 1 drivers
v0x640bd5ad4de0_0 .net "coin_ac", 0 0, v0x640bd5ac8f00_0;  alias, 1 drivers
v0x640bd5ad4e80_0 .net "coin_ad", 0 0, v0x640bd5aca880_0;  alias, 1 drivers
v0x640bd5ad4f20_0 .net "coin_bc", 0 0, v0x640bd5acc500_0;  alias, 1 drivers
v0x640bd5ad4fc0_0 .net "coin_bd", 0 0, v0x640bd5ace010_0;  alias, 1 drivers
v0x640bd5ad5060_0 .net "coin_cd", 0 0, v0x640bd5acfb50_0;  alias, 1 drivers
v0x640bd5ad5130_0 .net "cur_a", 7 0, v0x640bd5ad77f0_0;  1 drivers
v0x640bd5ad5200_0 .net "cur_b", 7 0, v0x640bd5ad7890_0;  1 drivers
v0x640bd5ad5360_0 .net "cur_c", 7 0, v0x640bd5ad79c0_0;  1 drivers
v0x640bd5ad5430_0 .net "cur_d", 7 0, v0x640bd5ad7ad0_0;  1 drivers
v0x640bd5ad5500_0 .net "cyc_start", 0 0, v0x640bd5ad4a00_0;  1 drivers
v0x640bd5ad55a0_0 .var "do_select", 0 0;
v0x640bd5ad5640_0 .net "fired_a", 0 0, v0x640bd5ad0ff0_0;  alias, 1 drivers
v0x640bd5ad5770_0 .net "fired_b", 0 0, v0x640bd5ad1e50_0;  alias, 1 drivers
v0x640bd5ad58a0_0 .net "fired_c", 0 0, v0x640bd5ad2f60_0;  alias, 1 drivers
v0x640bd5ad59d0_0 .net "fired_d", 0 0, v0x640bd5ad3f00_0;  alias, 1 drivers
v0x640bd5ad5b80_0 .net "gphase", 7 0, v0x640bd5ad4ac0_0;  1 drivers
v0x640bd5ad5c20_0 .net "phase_a", 7 0, v0x640bd5ad1320_0;  alias, 1 drivers
v0x640bd5ad5d50_0 .net "phase_b", 7 0, v0x640bd5ad2140_0;  alias, 1 drivers
v0x640bd5ad5e80_0 .net "phase_c", 7 0, v0x640bd5ad32c0_0;  alias, 1 drivers
v0x640bd5ad5fb0_0 .net "phase_d", 7 0, v0x640bd5ad4210_0;  alias, 1 drivers
v0x640bd5ad60e0_0 .net "rel_ab", 7 0, v0x640bd5ac7ea0_0;  alias, 1 drivers
v0x640bd5ad61b0_0 .net "rel_ac", 7 0, v0x640bd5ac9820_0;  alias, 1 drivers
v0x640bd5ad6280_0 .net "rel_ad", 7 0, v0x640bd5acb420_0;  alias, 1 drivers
v0x640bd5ad6350_0 .net "rel_bc", 7 0, v0x640bd5accef0_0;  alias, 1 drivers
v0x640bd5ad6420_0 .net "rel_bd", 7 0, v0x640bd5acead0_0;  alias, 1 drivers
v0x640bd5ad64f0_0 .net "rel_cd", 7 0, v0x640bd5ad06b0_0;  alias, 1 drivers
v0x640bd5ad65c0_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  1 drivers
v0x640bd5ad6660_0 .net "spk_a", 0 0, v0x640bd5ad1480_0;  1 drivers
v0x640bd5ad6730_0 .net "spk_b", 0 0, v0x640bd5ad22a0_0;  1 drivers
v0x640bd5ad6800_0 .net "spk_c", 0 0, v0x640bd5ad3530_0;  1 drivers
v0x640bd5ad68d0_0 .net "spk_d", 0 0, v0x640bd5ad4370_0;  1 drivers
v0x640bd5ad69a0_0 .var "winner", 2 0;
v0x640bd5ad6a40_0 .var "winner_comb", 2 0;
v0x640bd5ad6ae0_0 .var "winner_rel", 7 0;
v0x640bd5ad6b80_0 .var "winner_rel_comb", 7 0;
E_0x640bd5a6a050/0 .event edge, v0x640bd5ac7ea0_0, v0x640bd5ac9820_0, v0x640bd5ad6b80_0, v0x640bd5acb420_0;
E_0x640bd5a6a050/1 .event edge, v0x640bd5accef0_0, v0x640bd5acead0_0, v0x640bd5ad06b0_0;
E_0x640bd5a6a050 .event/or E_0x640bd5a6a050/0, E_0x640bd5a6a050/1;
S_0x640bd5a619f0 .scope module, "cd_ab" "coincidence_detector" 3 88, 4 24 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x640bd5aaf220 .param/l "CYCLE_LEN" 0 4 26, C4<11111111>;
P_0x640bd5aaf260 .param/l "PHASE_TOL" 0 4 25, C4<00001111>;
L_0x779272c66018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5a9f7d0_0 .net/2u *"_ivl_0", 0 0, L_0x779272c66018;  1 drivers
v0x640bd5a9a210_0 .net *"_ivl_10", 8 0, L_0x640bd5ad8e80;  1 drivers
v0x640bd5a9a2e0_0 .net *"_ivl_12", 8 0, L_0x640bd5ad8f20;  1 drivers
L_0x779272c660a8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x640bd5a94d20_0 .net/2u *"_ivl_16", 8 0, L_0x779272c660a8;  1 drivers
v0x640bd5a94df0_0 .net *"_ivl_20", 0 0, L_0x640bd5ae92d0;  1 drivers
v0x640bd5a8f830_0 .net *"_ivl_23", 7 0, L_0x640bd5ae9410;  1 drivers
v0x640bd5a8f900_0 .net *"_ivl_25", 7 0, L_0x640bd5ae9540;  1 drivers
L_0x779272c660f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x640bd5ac70d0_0 .net/2u *"_ivl_28", 7 0, L_0x779272c660f0;  1 drivers
L_0x779272c66060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5ac71b0_0 .net/2u *"_ivl_4", 0 0, L_0x779272c66060;  1 drivers
v0x640bd5ac7320_0 .net *"_ivl_8", 0 0, L_0x640bd5ad8d40;  1 drivers
v0x640bd5ac73e0_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ac74a0_0 .var "coincident", 0 0;
v0x640bd5ac7560_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5ac7620_0 .net "diff_raw", 8 0, L_0x640bd5ad9050;  1 drivers
v0x640bd5ac7700_0 .net "diff_wrap", 8 0, L_0x640bd5ae9190;  1 drivers
v0x640bd5ac77e0_0 .net "fired_a", 0 0, v0x640bd5ad0ff0_0;  alias, 1 drivers
v0x640bd5ac78a0_0 .net "fired_b", 0 0, v0x640bd5ad1e50_0;  alias, 1 drivers
v0x640bd5ac7960_0 .net "pa", 8 0, L_0x640bd5ad8b60;  1 drivers
v0x640bd5ac7a40_0 .net "pb", 8 0, L_0x640bd5ad8c50;  1 drivers
v0x640bd5ac7b20_0 .net "phase_a", 7 0, v0x640bd5ad1320_0;  alias, 1 drivers
v0x640bd5ac7c00_0 .net "phase_b", 7 0, v0x640bd5ad2140_0;  alias, 1 drivers
v0x640bd5ac7ce0_0 .net "phase_diff", 7 0, L_0x640bd5ae9640;  1 drivers
v0x640bd5ac7dc0_0 .net "rel_score", 7 0, L_0x640bd5ae9730;  1 drivers
v0x640bd5ac7ea0_0 .var "relevance", 7 0;
v0x640bd5ac7f80_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
E_0x640bd5a85a30/0 .event negedge, v0x640bd5ac7f80_0;
E_0x640bd5a85a30/1 .event posedge, v0x640bd5ac73e0_0;
E_0x640bd5a85a30 .event/or E_0x640bd5a85a30/0, E_0x640bd5a85a30/1;
L_0x640bd5ad8b60 .concat [ 8 1 0 0], v0x640bd5ad1320_0, L_0x779272c66018;
L_0x640bd5ad8c50 .concat [ 8 1 0 0], v0x640bd5ad2140_0, L_0x779272c66060;
L_0x640bd5ad8d40 .cmp/ge 9, L_0x640bd5ad8b60, L_0x640bd5ad8c50;
L_0x640bd5ad8e80 .arith/sub 9, L_0x640bd5ad8b60, L_0x640bd5ad8c50;
L_0x640bd5ad8f20 .arith/sub 9, L_0x640bd5ad8c50, L_0x640bd5ad8b60;
L_0x640bd5ad9050 .functor MUXZ 9, L_0x640bd5ad8f20, L_0x640bd5ad8e80, L_0x640bd5ad8d40, C4<>;
L_0x640bd5ae9190 .arith/sub 9, L_0x779272c660a8, L_0x640bd5ad9050;
L_0x640bd5ae92d0 .cmp/ge 9, L_0x640bd5ae9190, L_0x640bd5ad9050;
L_0x640bd5ae9410 .part L_0x640bd5ad9050, 0, 8;
L_0x640bd5ae9540 .part L_0x640bd5ae9190, 0, 8;
L_0x640bd5ae9640 .functor MUXZ 8, L_0x640bd5ae9540, L_0x640bd5ae9410, L_0x640bd5ae92d0, C4<>;
L_0x640bd5ae9730 .arith/sub 8, L_0x779272c660f0, L_0x640bd5ae9640;
S_0x640bd5ac8160 .scope module, "cd_ac" "coincidence_detector" 3 94, 4 24 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x640bd5ac7250 .param/l "CYCLE_LEN" 0 4 26, C4<11111111>;
P_0x640bd5ac7290 .param/l "PHASE_TOL" 0 4 25, C4<00001111>;
L_0x779272c66138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5ac8500_0 .net/2u *"_ivl_0", 0 0, L_0x779272c66138;  1 drivers
v0x640bd5ac8600_0 .net *"_ivl_10", 8 0, L_0x640bd5ae9c50;  1 drivers
v0x640bd5ac86e0_0 .net *"_ivl_12", 8 0, L_0x640bd5ae9cf0;  1 drivers
L_0x779272c661c8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x640bd5ac87a0_0 .net/2u *"_ivl_16", 8 0, L_0x779272c661c8;  1 drivers
v0x640bd5ac8880_0 .net *"_ivl_20", 0 0, L_0x640bd5aea120;  1 drivers
v0x640bd5ac8990_0 .net *"_ivl_23", 7 0, L_0x640bd5aea260;  1 drivers
v0x640bd5ac8a70_0 .net *"_ivl_25", 7 0, L_0x640bd5aea390;  1 drivers
L_0x779272c66210 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x640bd5ac8b50_0 .net/2u *"_ivl_28", 7 0, L_0x779272c66210;  1 drivers
L_0x779272c66180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5ac8c30_0 .net/2u *"_ivl_4", 0 0, L_0x779272c66180;  1 drivers
v0x640bd5ac8da0_0 .net *"_ivl_8", 0 0, L_0x640bd5ae9b10;  1 drivers
v0x640bd5ac8e60_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ac8f00_0 .var "coincident", 0 0;
v0x640bd5ac8fa0_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5ac9040_0 .net "diff_raw", 8 0, L_0x640bd5ae9eb0;  1 drivers
v0x640bd5ac9100_0 .net "diff_wrap", 8 0, L_0x640bd5ae9fe0;  1 drivers
v0x640bd5ac91e0_0 .net "fired_a", 0 0, v0x640bd5ad0ff0_0;  alias, 1 drivers
v0x640bd5ac9280_0 .net "fired_b", 0 0, v0x640bd5ad2f60_0;  alias, 1 drivers
v0x640bd5ac9320_0 .net "pa", 8 0, L_0x640bd5ae9930;  1 drivers
v0x640bd5ac9400_0 .net "pb", 8 0, L_0x640bd5ae9a20;  1 drivers
v0x640bd5ac94e0_0 .net "phase_a", 7 0, v0x640bd5ad1320_0;  alias, 1 drivers
v0x640bd5ac95a0_0 .net "phase_b", 7 0, v0x640bd5ad32c0_0;  alias, 1 drivers
v0x640bd5ac9660_0 .net "phase_diff", 7 0, L_0x640bd5aea490;  1 drivers
v0x640bd5ac9740_0 .net "rel_score", 7 0, L_0x640bd5aea580;  1 drivers
v0x640bd5ac9820_0 .var "relevance", 7 0;
v0x640bd5ac9900_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
L_0x640bd5ae9930 .concat [ 8 1 0 0], v0x640bd5ad1320_0, L_0x779272c66138;
L_0x640bd5ae9a20 .concat [ 8 1 0 0], v0x640bd5ad32c0_0, L_0x779272c66180;
L_0x640bd5ae9b10 .cmp/ge 9, L_0x640bd5ae9930, L_0x640bd5ae9a20;
L_0x640bd5ae9c50 .arith/sub 9, L_0x640bd5ae9930, L_0x640bd5ae9a20;
L_0x640bd5ae9cf0 .arith/sub 9, L_0x640bd5ae9a20, L_0x640bd5ae9930;
L_0x640bd5ae9eb0 .functor MUXZ 9, L_0x640bd5ae9cf0, L_0x640bd5ae9c50, L_0x640bd5ae9b10, C4<>;
L_0x640bd5ae9fe0 .arith/sub 9, L_0x779272c661c8, L_0x640bd5ae9eb0;
L_0x640bd5aea120 .cmp/ge 9, L_0x640bd5ae9fe0, L_0x640bd5ae9eb0;
L_0x640bd5aea260 .part L_0x640bd5ae9eb0, 0, 8;
L_0x640bd5aea390 .part L_0x640bd5ae9fe0, 0, 8;
L_0x640bd5aea490 .functor MUXZ 8, L_0x640bd5aea390, L_0x640bd5aea260, L_0x640bd5aea120, C4<>;
L_0x640bd5aea580 .arith/sub 8, L_0x779272c66210, L_0x640bd5aea490;
S_0x640bd5ac9aa0 .scope module, "cd_ad" "coincidence_detector" 3 100, 4 24 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x640bd5ac8cd0 .param/l "CYCLE_LEN" 0 4 26, C4<11111111>;
P_0x640bd5ac8d10 .param/l "PHASE_TOL" 0 4 25, C4<00001111>;
L_0x779272c66258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5ac9e80_0 .net/2u *"_ivl_0", 0 0, L_0x779272c66258;  1 drivers
v0x640bd5ac9f80_0 .net *"_ivl_10", 8 0, L_0x640bd5aeaba0;  1 drivers
v0x640bd5aca060_0 .net *"_ivl_12", 8 0, L_0x640bd5aeac40;  1 drivers
L_0x779272c662e8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x640bd5aca120_0 .net/2u *"_ivl_16", 8 0, L_0x779272c662e8;  1 drivers
v0x640bd5aca200_0 .net *"_ivl_20", 0 0, L_0x640bd5aeafa0;  1 drivers
v0x640bd5aca310_0 .net *"_ivl_23", 7 0, L_0x640bd5aeb0e0;  1 drivers
v0x640bd5aca3f0_0 .net *"_ivl_25", 7 0, L_0x640bd5aeb210;  1 drivers
L_0x779272c66330 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x640bd5aca4d0_0 .net/2u *"_ivl_28", 7 0, L_0x779272c66330;  1 drivers
L_0x779272c662a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5aca5b0_0 .net/2u *"_ivl_4", 0 0, L_0x779272c662a0;  1 drivers
v0x640bd5aca720_0 .net *"_ivl_8", 0 0, L_0x640bd5aeaa60;  1 drivers
v0x640bd5aca7e0_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5aca880_0 .var "coincident", 0 0;
v0x640bd5aca940_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5acaa30_0 .net "diff_raw", 8 0, L_0x640bd5aead70;  1 drivers
v0x640bd5acab10_0 .net "diff_wrap", 8 0, L_0x640bd5aeae60;  1 drivers
v0x640bd5acabf0_0 .net "fired_a", 0 0, v0x640bd5ad0ff0_0;  alias, 1 drivers
v0x640bd5acace0_0 .net "fired_b", 0 0, v0x640bd5ad3f00_0;  alias, 1 drivers
v0x640bd5acaeb0_0 .net "pa", 8 0, L_0x640bd5aea7c0;  1 drivers
v0x640bd5acaf90_0 .net "pb", 8 0, L_0x640bd5aea970;  1 drivers
v0x640bd5acb070_0 .net "phase_a", 7 0, v0x640bd5ad1320_0;  alias, 1 drivers
v0x640bd5acb180_0 .net "phase_b", 7 0, v0x640bd5ad4210_0;  alias, 1 drivers
v0x640bd5acb260_0 .net "phase_diff", 7 0, L_0x640bd5aeb310;  1 drivers
v0x640bd5acb340_0 .net "rel_score", 7 0, L_0x640bd5aeb400;  1 drivers
v0x640bd5acb420_0 .var "relevance", 7 0;
v0x640bd5acb500_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
L_0x640bd5aea7c0 .concat [ 8 1 0 0], v0x640bd5ad1320_0, L_0x779272c66258;
L_0x640bd5aea970 .concat [ 8 1 0 0], v0x640bd5ad4210_0, L_0x779272c662a0;
L_0x640bd5aeaa60 .cmp/ge 9, L_0x640bd5aea7c0, L_0x640bd5aea970;
L_0x640bd5aeaba0 .arith/sub 9, L_0x640bd5aea7c0, L_0x640bd5aea970;
L_0x640bd5aeac40 .arith/sub 9, L_0x640bd5aea970, L_0x640bd5aea7c0;
L_0x640bd5aead70 .functor MUXZ 9, L_0x640bd5aeac40, L_0x640bd5aeaba0, L_0x640bd5aeaa60, C4<>;
L_0x640bd5aeae60 .arith/sub 9, L_0x779272c662e8, L_0x640bd5aead70;
L_0x640bd5aeafa0 .cmp/ge 9, L_0x640bd5aeae60, L_0x640bd5aead70;
L_0x640bd5aeb0e0 .part L_0x640bd5aead70, 0, 8;
L_0x640bd5aeb210 .part L_0x640bd5aeae60, 0, 8;
L_0x640bd5aeb310 .functor MUXZ 8, L_0x640bd5aeb210, L_0x640bd5aeb0e0, L_0x640bd5aeafa0, C4<>;
L_0x640bd5aeb400 .arith/sub 8, L_0x779272c66330, L_0x640bd5aeb310;
S_0x640bd5acb760 .scope module, "cd_bc" "coincidence_detector" 3 106, 4 24 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x640bd5aca650 .param/l "CYCLE_LEN" 0 4 26, C4<11111111>;
P_0x640bd5aca690 .param/l "PHASE_TOL" 0 4 25, C4<00001111>;
L_0x779272c66378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5acbb00_0 .net/2u *"_ivl_0", 0 0, L_0x779272c66378;  1 drivers
v0x640bd5acbc00_0 .net *"_ivl_10", 8 0, L_0x640bd5aeb8d0;  1 drivers
v0x640bd5acbce0_0 .net *"_ivl_12", 8 0, L_0x640bd5aeb970;  1 drivers
L_0x779272c66408 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x640bd5acbda0_0 .net/2u *"_ivl_16", 8 0, L_0x779272c66408;  1 drivers
v0x640bd5acbe80_0 .net *"_ivl_20", 0 0, L_0x640bd5aebd60;  1 drivers
v0x640bd5acbf90_0 .net *"_ivl_23", 7 0, L_0x640bd5aebea0;  1 drivers
v0x640bd5acc070_0 .net *"_ivl_25", 7 0, L_0x640bd5aebfd0;  1 drivers
L_0x779272c66450 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x640bd5acc150_0 .net/2u *"_ivl_28", 7 0, L_0x779272c66450;  1 drivers
L_0x779272c663c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5acc230_0 .net/2u *"_ivl_4", 0 0, L_0x779272c663c0;  1 drivers
v0x640bd5acc3a0_0 .net *"_ivl_8", 0 0, L_0x640bd5aeb790;  1 drivers
v0x640bd5acc460_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5acc500_0 .var "coincident", 0 0;
v0x640bd5acc5c0_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5acc660_0 .net "diff_raw", 8 0, L_0x640bd5aebb30;  1 drivers
v0x640bd5acc740_0 .net "diff_wrap", 8 0, L_0x640bd5aebc20;  1 drivers
v0x640bd5acc820_0 .net "fired_a", 0 0, v0x640bd5ad1e50_0;  alias, 1 drivers
v0x640bd5acc8c0_0 .net "fired_b", 0 0, v0x640bd5ad2f60_0;  alias, 1 drivers
v0x640bd5acca70_0 .net "pa", 8 0, L_0x640bd5aeb5b0;  1 drivers
v0x640bd5accb10_0 .net "pb", 8 0, L_0x640bd5aeb6a0;  1 drivers
v0x640bd5accbf0_0 .net "phase_a", 7 0, v0x640bd5ad2140_0;  alias, 1 drivers
v0x640bd5acccb0_0 .net "phase_b", 7 0, v0x640bd5ad32c0_0;  alias, 1 drivers
v0x640bd5accd50_0 .net "phase_diff", 7 0, L_0x640bd5aec0d0;  1 drivers
v0x640bd5acce10_0 .net "rel_score", 7 0, L_0x640bd5aec1c0;  1 drivers
v0x640bd5accef0_0 .var "relevance", 7 0;
v0x640bd5accfd0_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
L_0x640bd5aeb5b0 .concat [ 8 1 0 0], v0x640bd5ad2140_0, L_0x779272c66378;
L_0x640bd5aeb6a0 .concat [ 8 1 0 0], v0x640bd5ad32c0_0, L_0x779272c663c0;
L_0x640bd5aeb790 .cmp/ge 9, L_0x640bd5aeb5b0, L_0x640bd5aeb6a0;
L_0x640bd5aeb8d0 .arith/sub 9, L_0x640bd5aeb5b0, L_0x640bd5aeb6a0;
L_0x640bd5aeb970 .arith/sub 9, L_0x640bd5aeb6a0, L_0x640bd5aeb5b0;
L_0x640bd5aebb30 .functor MUXZ 9, L_0x640bd5aeb970, L_0x640bd5aeb8d0, L_0x640bd5aeb790, C4<>;
L_0x640bd5aebc20 .arith/sub 9, L_0x779272c66408, L_0x640bd5aebb30;
L_0x640bd5aebd60 .cmp/ge 9, L_0x640bd5aebc20, L_0x640bd5aebb30;
L_0x640bd5aebea0 .part L_0x640bd5aebb30, 0, 8;
L_0x640bd5aebfd0 .part L_0x640bd5aebc20, 0, 8;
L_0x640bd5aec0d0 .functor MUXZ 8, L_0x640bd5aebfd0, L_0x640bd5aebea0, L_0x640bd5aebd60, C4<>;
L_0x640bd5aec1c0 .arith/sub 8, L_0x779272c66450, L_0x640bd5aec0d0;
S_0x640bd5acd190 .scope module, "cd_bd" "coincidence_detector" 3 112, 4 24 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x640bd5acc2d0 .param/l "CYCLE_LEN" 0 4 26, C4<11111111>;
P_0x640bd5acc310 .param/l "PHASE_TOL" 0 4 25, C4<00001111>;
L_0x779272c66498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5acd580_0 .net/2u *"_ivl_0", 0 0, L_0x779272c66498;  1 drivers
v0x640bd5acd680_0 .net *"_ivl_10", 8 0, L_0x640bd5aec8b0;  1 drivers
v0x640bd5acd760_0 .net *"_ivl_12", 8 0, L_0x640bd5aec950;  1 drivers
L_0x779272c66528 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x640bd5acd820_0 .net/2u *"_ivl_16", 8 0, L_0x779272c66528;  1 drivers
v0x640bd5acd900_0 .net *"_ivl_20", 0 0, L_0x640bd5aecc20;  1 drivers
v0x640bd5acda10_0 .net *"_ivl_23", 7 0, L_0x640bd5aecd60;  1 drivers
v0x640bd5acdaf0_0 .net *"_ivl_25", 7 0, L_0x640bd5aece90;  1 drivers
L_0x779272c66570 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x640bd5acdbd0_0 .net/2u *"_ivl_28", 7 0, L_0x779272c66570;  1 drivers
L_0x779272c664e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5acdcb0_0 .net/2u *"_ivl_4", 0 0, L_0x779272c664e0;  1 drivers
v0x640bd5acde20_0 .net *"_ivl_8", 0 0, L_0x640bd5aec770;  1 drivers
v0x640bd5acdee0_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ace010_0 .var "coincident", 0 0;
v0x640bd5ace0d0_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5ace200_0 .net "diff_raw", 8 0, L_0x640bd5aec9f0;  1 drivers
v0x640bd5ace2e0_0 .net "diff_wrap", 8 0, L_0x640bd5aecae0;  1 drivers
v0x640bd5ace3c0_0 .net "fired_a", 0 0, v0x640bd5ad1e50_0;  alias, 1 drivers
v0x640bd5ace460_0 .net "fired_b", 0 0, v0x640bd5ad3f00_0;  alias, 1 drivers
v0x640bd5ace610_0 .net "pa", 8 0, L_0x640bd5aec480;  1 drivers
v0x640bd5ace6d0_0 .net "pb", 8 0, L_0x640bd5aec680;  1 drivers
v0x640bd5ace7b0_0 .net "phase_a", 7 0, v0x640bd5ad2140_0;  alias, 1 drivers
v0x640bd5ace870_0 .net "phase_b", 7 0, v0x640bd5ad4210_0;  alias, 1 drivers
v0x640bd5ace930_0 .net "phase_diff", 7 0, L_0x640bd5aecf90;  1 drivers
v0x640bd5ace9f0_0 .net "rel_score", 7 0, L_0x640bd5aed080;  1 drivers
v0x640bd5acead0_0 .var "relevance", 7 0;
v0x640bd5acebb0_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
L_0x640bd5aec480 .concat [ 8 1 0 0], v0x640bd5ad2140_0, L_0x779272c66498;
L_0x640bd5aec680 .concat [ 8 1 0 0], v0x640bd5ad4210_0, L_0x779272c664e0;
L_0x640bd5aec770 .cmp/ge 9, L_0x640bd5aec480, L_0x640bd5aec680;
L_0x640bd5aec8b0 .arith/sub 9, L_0x640bd5aec480, L_0x640bd5aec680;
L_0x640bd5aec950 .arith/sub 9, L_0x640bd5aec680, L_0x640bd5aec480;
L_0x640bd5aec9f0 .functor MUXZ 9, L_0x640bd5aec950, L_0x640bd5aec8b0, L_0x640bd5aec770, C4<>;
L_0x640bd5aecae0 .arith/sub 9, L_0x779272c66528, L_0x640bd5aec9f0;
L_0x640bd5aecc20 .cmp/ge 9, L_0x640bd5aecae0, L_0x640bd5aec9f0;
L_0x640bd5aecd60 .part L_0x640bd5aec9f0, 0, 8;
L_0x640bd5aece90 .part L_0x640bd5aecae0, 0, 8;
L_0x640bd5aecf90 .functor MUXZ 8, L_0x640bd5aece90, L_0x640bd5aecd60, L_0x640bd5aecc20, C4<>;
L_0x640bd5aed080 .arith/sub 8, L_0x779272c66570, L_0x640bd5aecf90;
S_0x640bd5aced70 .scope module, "cd_cd" "coincidence_detector" 3 118, 4 24 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x640bd5acef00 .param/l "CYCLE_LEN" 0 4 26, C4<11111111>;
P_0x640bd5acef40 .param/l "PHASE_TOL" 0 4 25, C4<00001111>;
L_0x779272c665b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5acf150_0 .net/2u *"_ivl_0", 0 0, L_0x779272c665b8;  1 drivers
v0x640bd5acf250_0 .net *"_ivl_10", 8 0, L_0x640bd5aed770;  1 drivers
v0x640bd5acf330_0 .net *"_ivl_12", 8 0, L_0x640bd5aed810;  1 drivers
L_0x779272c66648 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x640bd5acf3f0_0 .net/2u *"_ivl_16", 8 0, L_0x779272c66648;  1 drivers
v0x640bd5acf4d0_0 .net *"_ivl_20", 0 0, L_0x640bd5aedae0;  1 drivers
v0x640bd5acf5e0_0 .net *"_ivl_23", 7 0, L_0x640bd5aedc20;  1 drivers
v0x640bd5acf6c0_0 .net *"_ivl_25", 7 0, L_0x640bd5aedd50;  1 drivers
L_0x779272c66690 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x640bd5acf7a0_0 .net/2u *"_ivl_28", 7 0, L_0x779272c66690;  1 drivers
L_0x779272c66600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x640bd5acf880_0 .net/2u *"_ivl_4", 0 0, L_0x779272c66600;  1 drivers
v0x640bd5acf9f0_0 .net *"_ivl_8", 0 0, L_0x640bd5aed630;  1 drivers
v0x640bd5acfab0_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5acfb50_0 .var "coincident", 0 0;
v0x640bd5acfc10_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5acfcb0_0 .net "diff_raw", 8 0, L_0x640bd5aed8b0;  1 drivers
v0x640bd5acfd90_0 .net "diff_wrap", 8 0, L_0x640bd5aed9a0;  1 drivers
v0x640bd5acfe70_0 .net "fired_a", 0 0, v0x640bd5ad2f60_0;  alias, 1 drivers
v0x640bd5acff10_0 .net "fired_b", 0 0, v0x640bd5ad3f00_0;  alias, 1 drivers
v0x640bd5ad0110_0 .net "pa", 8 0, L_0x640bd5aed230;  1 drivers
v0x640bd5ad01f0_0 .net "pb", 8 0, L_0x640bd5aed430;  1 drivers
v0x640bd5ad02d0_0 .net "phase_a", 7 0, v0x640bd5ad32c0_0;  alias, 1 drivers
v0x640bd5ad03e0_0 .net "phase_b", 7 0, v0x640bd5ad4210_0;  alias, 1 drivers
v0x640bd5ad04f0_0 .net "phase_diff", 7 0, L_0x640bd5aede50;  1 drivers
v0x640bd5ad05d0_0 .net "rel_score", 7 0, L_0x640bd5aedf40;  1 drivers
v0x640bd5ad06b0_0 .var "relevance", 7 0;
v0x640bd5ad0790_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
L_0x640bd5aed230 .concat [ 8 1 0 0], v0x640bd5ad32c0_0, L_0x779272c665b8;
L_0x640bd5aed430 .concat [ 8 1 0 0], v0x640bd5ad4210_0, L_0x779272c66600;
L_0x640bd5aed630 .cmp/ge 9, L_0x640bd5aed230, L_0x640bd5aed430;
L_0x640bd5aed770 .arith/sub 9, L_0x640bd5aed230, L_0x640bd5aed430;
L_0x640bd5aed810 .arith/sub 9, L_0x640bd5aed430, L_0x640bd5aed230;
L_0x640bd5aed8b0 .functor MUXZ 9, L_0x640bd5aed810, L_0x640bd5aed770, L_0x640bd5aed630, C4<>;
L_0x640bd5aed9a0 .arith/sub 9, L_0x779272c66648, L_0x640bd5aed8b0;
L_0x640bd5aedae0 .cmp/ge 9, L_0x640bd5aed9a0, L_0x640bd5aed8b0;
L_0x640bd5aedc20 .part L_0x640bd5aed8b0, 0, 8;
L_0x640bd5aedd50 .part L_0x640bd5aed9a0, 0, 8;
L_0x640bd5aede50 .functor MUXZ 8, L_0x640bd5aedd50, L_0x640bd5aedc20, L_0x640bd5aedae0, C4<>;
L_0x640bd5aedf40 .arith/sub 8, L_0x779272c66690, L_0x640bd5aede50;
S_0x640bd5ad09a0 .scope module, "nA" "phase_neuron" 3 65, 5 32 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x640bd5ad0b30 .param/l "CYCLE_LEN" 0 5 35, C4<11111111>;
P_0x640bd5ad0b70 .param/l "LEAK" 0 5 34, C4<00000000>;
P_0x640bd5ad0bb0 .param/l "THRESHOLD" 0 5 33, C4<11001000>;
v0x640bd5ad0e70_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ad0f30_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5ad0ff0_0 .var "fired_this_cycle", 0 0;
v0x640bd5ad1090_0 .net "global_phase", 7 0, v0x640bd5ad4ac0_0;  alias, 1 drivers
v0x640bd5ad1130_0 .var "has_fired", 0 0;
v0x640bd5ad1240_0 .net "input_current", 7 0, v0x640bd5ad77f0_0;  alias, 1 drivers
v0x640bd5ad1320_0 .var "phase_lock", 7 0;
v0x640bd5ad13e0_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
v0x640bd5ad1480_0 .var "spike_out", 0 0;
v0x640bd5ad1540_0 .var "v_mem", 7 0;
v0x640bd5ad1620_0 .var "v_next", 8 0;
S_0x640bd5ad1800 .scope module, "nB" "phase_neuron" 3 70, 5 32 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x640bd5ad1990 .param/l "CYCLE_LEN" 0 5 35, C4<11111111>;
P_0x640bd5ad19d0 .param/l "LEAK" 0 5 34, C4<00000000>;
P_0x640bd5ad1a10 .param/l "THRESHOLD" 0 5 33, C4<11001000>;
v0x640bd5ad1cd0_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ad1d90_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5ad1e50_0 .var "fired_this_cycle", 0 0;
v0x640bd5ad1ef0_0 .net "global_phase", 7 0, v0x640bd5ad4ac0_0;  alias, 1 drivers
v0x640bd5ad1f90_0 .var "has_fired", 0 0;
v0x640bd5ad2080_0 .net "input_current", 7 0, v0x640bd5ad7890_0;  alias, 1 drivers
v0x640bd5ad2140_0 .var "phase_lock", 7 0;
v0x640bd5ad2200_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
v0x640bd5ad22a0_0 .var "spike_out", 0 0;
v0x640bd5ad23f0_0 .var "v_mem", 7 0;
v0x640bd5ad24d0_0 .var "v_next", 8 0;
S_0x640bd5ad26b0 .scope module, "nC" "phase_neuron" 3 75, 5 32 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x640bd5ad28d0 .param/l "CYCLE_LEN" 0 5 35, C4<11111111>;
P_0x640bd5ad2910 .param/l "LEAK" 0 5 34, C4<00000000>;
P_0x640bd5ad2950 .param/l "THRESHOLD" 0 5 33, C4<11001000>;
v0x640bd5ad2bc0_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ad2d90_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5ad2f60_0 .var "fired_this_cycle", 0 0;
v0x640bd5ad3000_0 .net "global_phase", 7 0, v0x640bd5ad4ac0_0;  alias, 1 drivers
v0x640bd5ad30f0_0 .var "has_fired", 0 0;
v0x640bd5ad31e0_0 .net "input_current", 7 0, v0x640bd5ad79c0_0;  alias, 1 drivers
v0x640bd5ad32c0_0 .var "phase_lock", 7 0;
v0x640bd5ad3380_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
v0x640bd5ad3530_0 .var "spike_out", 0 0;
v0x640bd5ad35f0_0 .var "v_mem", 7 0;
v0x640bd5ad36d0_0 .var "v_next", 8 0;
S_0x640bd5ad38b0 .scope module, "nD" "phase_neuron" 3 80, 5 32 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x640bd5ad3a40 .param/l "CYCLE_LEN" 0 5 35, C4<11111111>;
P_0x640bd5ad3a80 .param/l "LEAK" 0 5 34, C4<00000000>;
P_0x640bd5ad3ac0 .param/l "THRESHOLD" 0 5 33, C4<11001000>;
v0x640bd5ad3d80_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ad3e40_0 .net "cycle_start", 0 0, v0x640bd5ad4a00_0;  alias, 1 drivers
v0x640bd5ad3f00_0 .var "fired_this_cycle", 0 0;
v0x640bd5ad3fa0_0 .net "global_phase", 7 0, v0x640bd5ad4ac0_0;  alias, 1 drivers
v0x640bd5ad4040_0 .var "has_fired", 0 0;
v0x640bd5ad4130_0 .net "input_current", 7 0, v0x640bd5ad7ad0_0;  alias, 1 drivers
v0x640bd5ad4210_0 .var "phase_lock", 7 0;
v0x640bd5ad42d0_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
v0x640bd5ad4370_0 .var "spike_out", 0 0;
v0x640bd5ad4430_0 .var "v_mem", 7 0;
v0x640bd5ad4510_0 .var "v_next", 8 0;
S_0x640bd5ad46f0 .scope module, "osc" "gamma_oscillator" 3 55, 6 23 0, S_0x640bd5a9c400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x640bd5ad4880 .param/l "CYCLE_LEN" 0 6 24, C4<100000000>;
v0x640bd5ad4940_0 .net "clk", 0 0, v0x640bd5ad7350_0;  alias, 1 drivers
v0x640bd5ad4a00_0 .var "cycle_start", 0 0;
v0x640bd5ad4ac0_0 .var "phase_out", 7 0;
v0x640bd5ad4b60_0 .net "rst_n", 0 0, v0x640bd5ad8960_0;  alias, 1 drivers
S_0x640bd5ad6fe0 .scope function.vec4.s24, "winner_name" "winner_name" 2 52, 2 52 0, S_0x640bd5a9de60;
 .timescale -9 -12;
v0x640bd5ad7190_0 .var "w", 2 0;
; Variable winner_name is vec4 return value of scope S_0x640bd5ad6fe0
TD_tb_phase_attention_4n.winner_name ;
    %load/vec4 v0x640bd5ad7190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 4144959, 0, 24; draw_string_vec4
    %ret/vec4 0, 0, 24;  Assign to winner_name (store_vec4_to_lval)
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 4271426, 0, 24; draw_string_vec4
    %ret/vec4 0, 0, 24;  Assign to winner_name (store_vec4_to_lval)
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 4271427, 0, 24; draw_string_vec4
    %ret/vec4 0, 0, 24;  Assign to winner_name (store_vec4_to_lval)
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 4271428, 0, 24; draw_string_vec4
    %ret/vec4 0, 0, 24;  Assign to winner_name (store_vec4_to_lval)
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 4336963, 0, 24; draw_string_vec4
    %ret/vec4 0, 0, 24;  Assign to winner_name (store_vec4_to_lval)
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 4336964, 0, 24; draw_string_vec4
    %ret/vec4 0, 0, 24;  Assign to winner_name (store_vec4_to_lval)
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4402500, 0, 24; draw_string_vec4
    %ret/vec4 0, 0, 24;  Assign to winner_name (store_vec4_to_lval)
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x640bd5ad46f0;
T_1 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ad4b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad4ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad4a00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x640bd5ad4ac0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad4ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad4a00_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x640bd5ad4ac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x640bd5ad4ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad4a00_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x640bd5ad09a0;
T_2 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ad13e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1480_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x640bd5ad1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1130_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640bd5ad1620_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1480_0, 0;
    %load/vec4 v0x640bd5ad0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad0ff0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x640bd5ad1130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad1540_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad1240_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x640bd5ad1620_0, 0, 9;
    %load/vec4 v0x640bd5ad1620_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x640bd5ad1620_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v0x640bd5ad1540_0, 0;
    %load/vec4 v0x640bd5ad1620_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x640bd5ad1620_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad1480_0, 0;
    %load/vec4 v0x640bd5ad1090_0;
    %assign/vec4 v0x640bd5ad1320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad0ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad1130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad1540_0, 0;
T_2.8 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x640bd5ad1800;
T_3 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ad2200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad23f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad22a0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x640bd5ad2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1f90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640bd5ad24d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad22a0_0, 0;
    %load/vec4 v0x640bd5ad1d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad23f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad1e50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x640bd5ad1f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad23f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad2080_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x640bd5ad24d0_0, 0, 9;
    %load/vec4 v0x640bd5ad24d0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x640bd5ad24d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x640bd5ad23f0_0, 0;
    %load/vec4 v0x640bd5ad24d0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x640bd5ad24d0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad22a0_0, 0;
    %load/vec4 v0x640bd5ad1ef0_0;
    %assign/vec4 v0x640bd5ad2140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad1e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad1f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad23f0_0, 0;
T_3.8 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x640bd5ad26b0;
T_4 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ad3380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad35f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad3530_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x640bd5ad32c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad30f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640bd5ad36d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad3530_0, 0;
    %load/vec4 v0x640bd5ad2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad35f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad30f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad2f60_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x640bd5ad30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad35f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad31e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x640bd5ad36d0_0, 0, 9;
    %load/vec4 v0x640bd5ad36d0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v0x640bd5ad36d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0x640bd5ad35f0_0, 0;
    %load/vec4 v0x640bd5ad36d0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x640bd5ad36d0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad3530_0, 0;
    %load/vec4 v0x640bd5ad3000_0;
    %assign/vec4 v0x640bd5ad32c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad2f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad30f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad35f0_0, 0;
T_4.8 ;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x640bd5ad38b0;
T_5 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ad42d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad4430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad4370_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x640bd5ad4210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad4040_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x640bd5ad4510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad4370_0, 0;
    %load/vec4 v0x640bd5ad3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad4430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad4040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad3f00_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x640bd5ad4040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad4430_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x640bd5ad4130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x640bd5ad4510_0, 0, 9;
    %load/vec4 v0x640bd5ad4510_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0x640bd5ad4510_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %assign/vec4 v0x640bd5ad4430_0, 0;
    %load/vec4 v0x640bd5ad4510_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x640bd5ad4510_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_5.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad4370_0, 0;
    %load/vec4 v0x640bd5ad3fa0_0;
    %assign/vec4 v0x640bd5ad4210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad3f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x640bd5ad4040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad4430_0, 0;
T_5.8 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x640bd5a619f0;
T_6 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ac7f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ac7ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ac74a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x640bd5ac7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x640bd5ac77e0_0;
    %load/vec4 v0x640bd5ac78a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x640bd5ac7dc0_0;
    %assign/vec4 v0x640bd5ac7ea0_0, 0;
    %load/vec4 v0x640bd5ac7ce0_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0x640bd5ac74a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ac7ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ac74a0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x640bd5ac8160;
T_7 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ac9900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ac9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ac8f00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x640bd5ac8fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x640bd5ac91e0_0;
    %load/vec4 v0x640bd5ac9280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x640bd5ac9740_0;
    %assign/vec4 v0x640bd5ac9820_0, 0;
    %load/vec4 v0x640bd5ac9660_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v0x640bd5ac8f00_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ac9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ac8f00_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x640bd5ac9aa0;
T_8 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5acb500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5acb420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5aca880_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x640bd5aca940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x640bd5acabf0_0;
    %load/vec4 v0x640bd5acace0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x640bd5acb340_0;
    %assign/vec4 v0x640bd5acb420_0, 0;
    %load/vec4 v0x640bd5acb260_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %assign/vec4 v0x640bd5aca880_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5acb420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5aca880_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x640bd5acb760;
T_9 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5accfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5accef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5acc500_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x640bd5acc5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x640bd5acc820_0;
    %load/vec4 v0x640bd5acc8c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x640bd5acce10_0;
    %assign/vec4 v0x640bd5accef0_0, 0;
    %load/vec4 v0x640bd5accd50_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0x640bd5acc500_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5accef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5acc500_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x640bd5acd190;
T_10 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5acebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5acead0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ace010_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x640bd5ace0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x640bd5ace3c0_0;
    %load/vec4 v0x640bd5ace460_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x640bd5ace9f0_0;
    %assign/vec4 v0x640bd5acead0_0, 0;
    %load/vec4 v0x640bd5ace930_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v0x640bd5ace010_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5acead0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ace010_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x640bd5aced70;
T_11 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ad0790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad06b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5acfb50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x640bd5acfc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x640bd5acfe70_0;
    %load/vec4 v0x640bd5acff10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x640bd5ad05d0_0;
    %assign/vec4 v0x640bd5ad06b0_0, 0;
    %load/vec4 v0x640bd5ad04f0_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v0x640bd5acfb50_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad06b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5acfb50_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x640bd5a9c400;
T_12 ;
    %wait E_0x640bd5a6a050;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x640bd5ad6a40_0, 0, 3;
    %load/vec4 v0x640bd5ad60e0_0;
    %store/vec4 v0x640bd5ad6b80_0, 0, 8;
    %load/vec4 v0x640bd5ad6b80_0;
    %load/vec4 v0x640bd5ad61b0_0;
    %cmp/u;
    %jmp/0xz  T_12.0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x640bd5ad6a40_0, 0, 3;
    %load/vec4 v0x640bd5ad61b0_0;
    %store/vec4 v0x640bd5ad6b80_0, 0, 8;
T_12.0 ;
    %load/vec4 v0x640bd5ad6b80_0;
    %load/vec4 v0x640bd5ad6280_0;
    %cmp/u;
    %jmp/0xz  T_12.2, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x640bd5ad6a40_0, 0, 3;
    %load/vec4 v0x640bd5ad6280_0;
    %store/vec4 v0x640bd5ad6b80_0, 0, 8;
T_12.2 ;
    %load/vec4 v0x640bd5ad6b80_0;
    %load/vec4 v0x640bd5ad6350_0;
    %cmp/u;
    %jmp/0xz  T_12.4, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x640bd5ad6a40_0, 0, 3;
    %load/vec4 v0x640bd5ad6350_0;
    %store/vec4 v0x640bd5ad6b80_0, 0, 8;
T_12.4 ;
    %load/vec4 v0x640bd5ad6b80_0;
    %load/vec4 v0x640bd5ad6420_0;
    %cmp/u;
    %jmp/0xz  T_12.6, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x640bd5ad6a40_0, 0, 3;
    %load/vec4 v0x640bd5ad6420_0;
    %store/vec4 v0x640bd5ad6b80_0, 0, 8;
T_12.6 ;
    %load/vec4 v0x640bd5ad6b80_0;
    %load/vec4 v0x640bd5ad64f0_0;
    %cmp/u;
    %jmp/0xz  T_12.8, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x640bd5ad6a40_0, 0, 3;
    %load/vec4 v0x640bd5ad64f0_0;
    %store/vec4 v0x640bd5ad6b80_0, 0, 8;
T_12.8 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x640bd5a9c400;
T_13 ;
    %wait E_0x640bd5a85a30;
    %load/vec4 v0x640bd5ad65c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x640bd5ad55a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x640bd5ad69a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x640bd5ad6ae0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x640bd5ad5500_0;
    %assign/vec4 v0x640bd5ad55a0_0, 0;
    %load/vec4 v0x640bd5ad55a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x640bd5ad6a40_0;
    %assign/vec4 v0x640bd5ad69a0_0, 0;
    %load/vec4 v0x640bd5ad6b80_0;
    %assign/vec4 v0x640bd5ad6ae0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x640bd5a9de60;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640bd5ad7350_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x640bd5a9de60;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0x640bd5ad7350_0;
    %inv;
    %store/vec4 v0x640bd5ad7350_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x640bd5a9de60;
T_16 ;
    %wait E_0x640bd5a699f0;
    %load/vec4 v0x640bd5ad7f20_0;
    %cmpi/e 253, 0, 8;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 74 "$display", "  phases: A=%3d B=%3d C=%3d D=%3d", v0x640bd5ad8000_0, v0x640bd5ad80c0_0, v0x640bd5ad8180_0, v0x640bd5ad8240_0 {0 0 0};
    %vpi_call 2 76 "$display", "  AB=%3d AC=%3d AD=%3d BC=%3d BD=%3d CD=%3d", v0x640bd5ad8300_0, v0x640bd5ad8410_0, v0x640bd5ad8520_0, v0x640bd5ad8630_0, v0x640bd5ad8740_0, v0x640bd5ad8850_0 {0 0 0};
    %load/vec4 v0x640bd5ad8a00_0;
    %store/vec4 v0x640bd5ad7190_0, 0, 3;
    %callf/vec4 TD_tb_phase_attention_4n.winner_name, S_0x640bd5ad6fe0;
    %vpi_call 2 78 "$display", "  >> WINNER: %s  Rel=%3d", S<0,vec4,u24>, v0x640bd5ad8ac0_0 {1 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x640bd5a9de60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640bd5ad8960_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x640bd5ad77f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x640bd5ad7890_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x640bd5ad79c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x640bd5ad7ad0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640bd5a699f0;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640bd5ad8960_0, 0, 1;
    %vpi_call 2 92 "$display", "\012=== Scenario 1: A=50 B=48 C=20 D=5 ===" {0 0 0};
    %vpi_call 2 93 "$display", "    Expect winner: A-B (strong pair)" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x640bd5ad77f0_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x640bd5ad7890_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x640bd5ad79c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x640bd5ad7ad0_0, 0, 8;
    %pushi/vec4 768, 0, 32;
T_17.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.3, 5;
    %jmp/1 T_17.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640bd5a699f0;
    %jmp T_17.2;
T_17.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 101 "$display", "\012=== Scenario 2: A=10 B=8 C=50 D=48 ===" {0 0 0};
    %vpi_call 2 102 "$display", "    Expect winner: C-D (strong pair)" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x640bd5ad77f0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x640bd5ad7890_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x640bd5ad79c0_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x640bd5ad7ad0_0, 0, 8;
    %pushi/vec4 768, 0, 32;
T_17.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.5, 5;
    %jmp/1 T_17.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640bd5a699f0;
    %jmp T_17.4;
T_17.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 110 "$display", "\012=== Scenario 3: A=30 B=32 C=28 D=31 ===" {0 0 0};
    %vpi_call 2 111 "$display", "    Expect: all similar, winner = closest pair" {0 0 0};
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x640bd5ad77f0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x640bd5ad7890_0, 0, 8;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x640bd5ad79c0_0, 0, 8;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x640bd5ad7ad0_0, 0, 8;
    %pushi/vec4 768, 0, 32;
T_17.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.7, 5;
    %jmp/1 T_17.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640bd5a699f0;
    %jmp T_17.6;
T_17.7 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 119 "$display", "\012=== Scenario 4: A=50 B=25 C=12 D=5 ===" {0 0 0};
    %vpi_call 2 120 "$display", "    Expect: graded Rel, winner = closest adjacent" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x640bd5ad77f0_0, 0, 8;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x640bd5ad7890_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x640bd5ad79c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x640bd5ad7ad0_0, 0, 8;
    %pushi/vec4 768, 0, 32;
T_17.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.9, 5;
    %jmp/1 T_17.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x640bd5a699f0;
    %jmp T_17.8;
T_17.9 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 124 "$display", "\012=== DONE ===" {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_phase_attention_4n.v";
    "phase_attention_4n.v";
    "coincidence_detector.v";
    "phase_neuron.v";
    "gamma_oscillator.v";
