--**************************************************************
--  Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.         
--  File Name    : simprim_Vcomponents_mti_pre.vhd
--  Library      : simprim
--  Release      : 8.1i
--  Entity Count : 161
--  Generated by : gencomp
--**************************************************************

library IEEE;
use IEEE.STD_LOGIC_1164.all;
library VITAL2000;
use VITAL2000.VITAL_Timing.all;
package VCOMPONENTS is


-- synopsys translate_off

-----------------------------------------
-----------   FPGA Globals --------------
-----------------------------------------
signal GSR : std_logic := '0';
signal GTS : std_logic := '0';

-----------------------------------------
-----------   CPLD Globals --------------
-----------------------------------------
signal PRLD : std_logic := '0';

-----------------------------------------
-----------   JTAG Globals --------------
-----------------------------------------
signal JTAG_TDO_GLBL  : std_logic;
signal JTAG_TDI_GLBL  : std_logic := '0';
signal JTAG_TMS_GLBL  : std_logic := '0';
signal JTAG_TCK_GLBL  : std_logic := '0';
signal JTAG_TRST_GLBL : std_logic := '0';

signal JTAG_CAPTURE_GLBL : std_logic := '0';
signal JTAG_RESET_GLBL : std_logic   := '1';
signal JTAG_SHIFT_GLBL : std_logic   := '1';
signal JTAG_UPDATE_GLBL : std_logic  := '0';

signal JTAG_SEL1_GLBL : std_logic := '0';
signal JTAG_SEL2_GLBL : std_logic := '0';
signal JTAG_SEL3_GLBL : std_logic := '0';
signal JTAG_SEL4_GLBL : std_logic := '0';

signal JTAG_USER_TDO1_GLBL : std_logic := 'Z';
signal JTAG_USER_TDO2_GLBL : std_logic := 'Z';
signal JTAG_USER_TDO3_GLBL : std_logic := 'Z';
signal JTAG_USER_TDO4_GLBL : std_logic := 'Z';

-- synopsys translate_on

-- START COMPONENT
----- component X_AND16 -----
component X_AND16
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I9 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I10 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I11 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I12 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I13 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I14 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I15 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I9_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I10_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I11_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I12_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I13_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I14_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I15_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic;
		I9 : in std_ulogic;
		I10 : in std_ulogic;
		I11 : in std_ulogic;
		I12 : in std_ulogic;
		I13 : in std_ulogic;
		I14 : in std_ulogic;
		I15 : in std_ulogic
	);
end component;
----- component X_AND2 -----
component X_AND2
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic
	);
end component;
----- component X_AND3 -----
component X_AND3
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic
	);
end component;
----- component X_AND32 -----
component X_AND32
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I9 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I10 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I11 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I12 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I13 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I14 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I15 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I16 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I17 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I18 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I19 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I20 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I21 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I22 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I23 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I24 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I25 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I26 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I27 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I28 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I29 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I30 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I31 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I9_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I10_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I11_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I12_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I13_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I14_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I15_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I16_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I17_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I18_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I19_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I20_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I21_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I22_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I23_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I24_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I25_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I26_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I27_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I28_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I29_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I30_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I31_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic;
		I9 : in std_ulogic;
		I10 : in std_ulogic;
		I11 : in std_ulogic;
		I12 : in std_ulogic;
		I13 : in std_ulogic;
		I14 : in std_ulogic;
		I15 : in std_ulogic;
		I16 : in std_ulogic;
		I17 : in std_ulogic;
		I18 : in std_ulogic;
		I19 : in std_ulogic;
		I20 : in std_ulogic;
		I21 : in std_ulogic;
		I22 : in std_ulogic;
		I23 : in std_ulogic;
		I24 : in std_ulogic;
		I25 : in std_ulogic;
		I26 : in std_ulogic;
		I27 : in std_ulogic;
		I28 : in std_ulogic;
		I29 : in std_ulogic;
		I30 : in std_ulogic;
		I31 : in std_ulogic
	);
end component;
----- component X_AND4 -----
component X_AND4
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic
	);
end component;
----- component X_AND5 -----
component X_AND5
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic
	);
end component;
----- component X_AND6 -----
component X_AND6
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic
	);
end component;
----- component X_AND7 -----
component X_AND7
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic
	);
end component;
----- component X_AND8 -----
component X_AND8
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic
	);
end component;
----- component X_AND9 -----
component X_AND9
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic
	);
end component;
----- component X_BPAD -----
component X_BPAD
	generic
	(
		LOC : string := "UNPLACED"
	);
	port
	(
		PAD : inout std_ulogic
	);
end component;
----- component X_BSCAN_FPGACORE -----
component X_BSCAN_FPGACORE
	port
	(
		CAPTURE : out std_ulogic := 'H';
		DRCK1 : out std_ulogic := 'H';
		DRCK2 : out std_ulogic := 'H';
		RESET : out std_ulogic := 'H';
		SEL1 : out std_ulogic := 'L';
		SEL2 : out std_ulogic := 'L';
		SHIFT : out std_ulogic := 'L';
		TDI : out std_ulogic := 'L';
		UPDATE : out std_ulogic := 'L';
		TDO1 : in std_ulogic := 'X';
		TDO2 : in std_ulogic := 'X'
	);
end component;
----- component X_BSCAN_SPARTAN2 -----
component X_BSCAN_SPARTAN2
	port
	(
		DRCK1 : out std_ulogic := 'H';
		DRCK2 : out std_ulogic := 'H';
		RESET : out std_ulogic := 'H';
		SEL1 : out std_ulogic := 'L';
		SEL2 : out std_ulogic := 'L';
		SHIFT : out std_ulogic := 'L';
		TDI : out std_ulogic := 'L';
		UPDATE : out std_ulogic := 'L';
		TDO1 : in std_ulogic := 'X';
		TDO2 : in std_ulogic := 'X'
	);
end component;
----- component X_BSCAN_SPARTAN3 -----
component X_BSCAN_SPARTAN3
	port
	(
		CAPTURE : out std_ulogic := 'H';
		DRCK1 : out std_ulogic := 'L';
		DRCK2 : out std_ulogic := 'L';
		RESET : out std_ulogic := 'L';
		SEL1 : out std_ulogic := 'L';
		SEL2 : out std_ulogic := 'L';
		SHIFT : out std_ulogic := 'L';
		TDI : out std_ulogic := 'L';
		UPDATE : out std_ulogic := 'L';
		TDO1 : in std_ulogic := 'X';
		TDO2 : in std_ulogic := 'X'
	);
end component;
----- component X_BSCAN_VIRTEX -----
component X_BSCAN_VIRTEX
	port
	(
		DRCK1 : out std_ulogic := 'H';
		DRCK2 : out std_ulogic := 'H';
		RESET : out std_ulogic := 'H';
		SEL1 : out std_ulogic := 'L';
		SEL2 : out std_ulogic := 'L';
		SHIFT : out std_ulogic := 'L';
		TDI : out std_ulogic := 'L';
		UPDATE : out std_ulogic := 'L';
		TDO1 : in std_ulogic := 'X';
		TDO2 : in std_ulogic := 'X'
	);
end component;
----- component X_BSCAN_VIRTEX2 -----
component X_BSCAN_VIRTEX2
	port
	(
		CAPTURE : out std_ulogic := 'H';
		DRCK1 : out std_ulogic := 'H';
		DRCK2 : out std_ulogic := 'H';
		RESET : out std_ulogic := 'H';
		SEL1 : out std_ulogic := 'L';
		SEL2 : out std_ulogic := 'L';
		SHIFT : out std_ulogic := 'L';
		TDI : out std_ulogic := 'L';
		UPDATE : out std_ulogic := 'L';
		TDO1 : in std_ulogic := 'X';
		TDO2 : in std_ulogic := 'X'
	);
end component;
----- component X_BSCAN_VIRTEX4 -----
component X_BSCAN_VIRTEX4
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		JTAG_CHAIN : integer := 1;
		LOC : string := "UNPLACED"
	);
	port
	(
		CAPTURE : out std_ulogic := 'H';
		DRCK : out std_ulogic := 'H';
		RESET : out std_ulogic := 'H';
		SEL : out std_ulogic := 'L';
		SHIFT : out std_ulogic := 'L';
		TDI : out std_ulogic := 'L';
		UPDATE : out std_ulogic := 'L';
		TDO : in std_ulogic := 'X'
	);
end component;
----- component X_BUF -----
component X_BUF
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PATHPULSE : time := 0 ps
	);
	port
	(
		O : out std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_BUFGCTRL -----
component X_BUFGCTRL
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tbpd_GSR_O_I0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_I0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_I1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_IGNORE0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_IGNORE1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_S0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_S1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_I0_O : VitalDelayType01 := (0 ps, 0 ps);
		tpd_I1_O : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_O : VitalDelayType01 := (0 ps, 0 ps);
		tisd_CE0_I0 : VitalDelayType := 0.0 ps;
		tisd_CE0_I1 : VitalDelayType := 0.0 ps;
		tisd_CE1_I0 : VitalDelayType := 0.0 ps;
		tisd_CE1_I1 : VitalDelayType := 0.0 ps;
		tisd_GSR_I0 : VitalDelayType := 0.0 ps;
		tisd_GSR_I1 : VitalDelayType := 0.0 ps;
		tisd_I1_I0 : VitalDelayType := 0.0 ps;
		tisd_I0_I1 : VitalDelayType := 0.0 ps;
		tisd_IGNORE0_I0 : VitalDelayType := 0.0 ps;
		tisd_IGNORE1_I1 : VitalDelayType := 0.0 ps;
		tisd_S0_I0 : VitalDelayType := 0.0 ps;
		tisd_S0_I1 : VitalDelayType := 0.0 ps;
		tisd_S1_I0 : VitalDelayType := 0.0 ps;
		tisd_S1_I1 : VitalDelayType := 0.0 ps;
		ticd_I0 : VitalDelayType := 0.0 ps;
		ticd_I1 : VitalDelayType := 0.0 ps;
		tsetup_CE0_I0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE0_I0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE0_I0_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE0_I0_negedge_negedge : VitalDelayType := 0 ps;
		thold_CE0_I0_posedge_posedge : VitalDelayType := 0 ps;
		thold_CE0_I0_negedge_posedge : VitalDelayType := 0 ps;
		thold_CE0_I0_posedge_negedge : VitalDelayType := 0 ps;
		thold_CE0_I0_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE0_I1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE0_I1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE0_I1_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE0_I1_negedge_negedge : VitalDelayType := 0 ps;
		thold_CE0_I1_posedge_posedge : VitalDelayType := 0 ps;
		thold_CE0_I1_negedge_posedge : VitalDelayType := 0 ps;
		thold_CE0_I1_posedge_negedge : VitalDelayType := 0 ps;
		thold_CE0_I1_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE1_I0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE1_I0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE1_I0_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE1_I0_negedge_negedge : VitalDelayType := 0 ps;
		thold_CE1_I0_posedge_posedge : VitalDelayType := 0 ps;
		thold_CE1_I0_negedge_posedge : VitalDelayType := 0 ps;
		thold_CE1_I0_posedge_negedge : VitalDelayType := 0 ps;
		thold_CE1_I0_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE1_I1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE1_I1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE1_I1_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE1_I1_negedge_negedge : VitalDelayType := 0 ps;
		thold_CE1_I1_posedge_posedge : VitalDelayType := 0 ps;
		thold_CE1_I1_negedge_posedge : VitalDelayType := 0 ps;
		thold_CE1_I1_posedge_negedge : VitalDelayType := 0 ps;
		thold_CE1_I1_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_S0_I0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S0_I0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S0_I0_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_S0_I0_negedge_negedge : VitalDelayType := 0 ps;
		thold_S0_I0_posedge_posedge : VitalDelayType := 0 ps;
		thold_S0_I0_negedge_posedge : VitalDelayType := 0 ps;
		thold_S0_I0_posedge_negedge : VitalDelayType := 0 ps;
		thold_S0_I0_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_S0_I1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S0_I1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S0_I1_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_S0_I1_negedge_negedge : VitalDelayType := 0 ps;
		thold_S0_I1_posedge_posedge : VitalDelayType := 0 ps;
		thold_S0_I1_negedge_posedge : VitalDelayType := 0 ps;
		thold_S0_I1_posedge_negedge : VitalDelayType := 0 ps;
		thold_S0_I1_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_S1_I0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S1_I0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S1_I0_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_S1_I0_negedge_negedge : VitalDelayType := 0 ps;
		thold_S1_I0_posedge_posedge : VitalDelayType := 0 ps;
		thold_S1_I0_negedge_posedge : VitalDelayType := 0 ps;
		thold_S1_I0_posedge_negedge : VitalDelayType := 0 ps;
		thold_S1_I0_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_S1_I1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S1_I1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S1_I1_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_S1_I1_negedge_negedge : VitalDelayType := 0 ps;
		thold_S1_I1_posedge_posedge : VitalDelayType := 0 ps;
		thold_S1_I1_negedge_posedge : VitalDelayType := 0 ps;
		thold_S1_I1_posedge_negedge : VitalDelayType := 0 ps;
		thold_S1_I1_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_I1_I0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_I1_I0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_I1_I0_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_I1_I0_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_I0_I1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_I0_I1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_I0_I1_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_I0_I1_negedge_negedge : VitalDelayType := 0 ps;
		tpw_I0_posedge : VitalDelayType := 0 ps;
		tpw_I0_negedge : VitalDelayType := 0 ps;
		tpw_I1_posedge : VitalDelayType := 0 ps;
		tpw_I1_negedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tperiod_I0_posedge : VitalDelayType := 0 ps;
		tperiod_I1_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_I0_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_I1_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_I0_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_I1_negedge_posedge : VitalDelayType := 0 ps;
		INIT_OUT : integer := 0;
		PRESELECT_I0 : boolean := false;
		PRESELECT_I1 : boolean := false
	);
	port
	(
		O : out std_ulogic;
		CE0 : in std_ulogic;
		CE1 : in std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		IGNORE0 : in std_ulogic;
		IGNORE1 : in std_ulogic;
		S0 : in std_ulogic;
		S1 : in std_ulogic
	);
end component;
----- component X_BUFGMUX -----
component X_BUFGMUX
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := false;
		LOC : string := "UNPLACED";
		tipd_S : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_S_I0_posedge_negedge : VitalDelayType := 0.000 ns;
		tsetup_S_I1_negedge_negedge : VitalDelayType := 0.000 ns;
		thold_S_I0_posedge_negedge : VitalDelayType := 0.000 ns;
		thold_S_I1_negedge_negedge : VitalDelayType := 0.000 ns;
		tpw_I0_negedge : VitalDelayType := 0.000 ns;
		tpw_I0_posedge : VitalDelayType := 0.000 ns;
		tpw_I1_negedge : VitalDelayType := 0.000 ns;
		tpw_I1_posedge : VitalDelayType := 0.000 ns;
		ticd_I0 : VitalDelayType := 0.000 ns;
		ticd_I1 : VitalDelayType := 0.000 ns;
		tisd_S_I0 : VitalDelayType := 0.000 ns;
		tisd_S_I1 : VitalDelayType := 0.000 ns
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		S : in std_ulogic
	);
end component;
----- component X_BUFGMUX_1 -----
component X_BUFGMUX_1
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_S : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_S_I0_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_S_I1_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_S_I0_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_S_I1_negedge_posedge : VitalDelayType := 0.000 ns;
		tpw_I0_negedge : VitalDelayType := 0.000 ns;
		tpw_I0_posedge : VitalDelayType := 0.000 ns;
		tpw_I1_negedge : VitalDelayType := 0.000 ns;
		tpw_I1_posedge : VitalDelayType := 0.000 ns;
		ticd_I0 : VitalDelayType := 0.000 ns;
		ticd_I1 : VitalDelayType := 0.000 ns;
		tisd_S_I0 : VitalDelayType := 0.000 ns;
		tisd_S_I1 : VitalDelayType := 0.000 ns
	);
	port
	(
		O : out std_ulogic := '0';
		I0 : in std_ulogic := '0';
		I1 : in std_ulogic := '0';
		S : in std_ulogic := '0'
	);
end component;
----- component X_BUFR -----
component X_BUFR
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_I : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLR : VitalDelayType01 := (0 ps, 0 ps);
		tpd_I_O : VitalDelayType01 := (0 ps, 0 ps);
		tpd_CLR_O : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_O : VitalDelayType01 := (0 ps, 0 ps);
		tisd_GSR_I : VitalDelayType := 0.0 ps;
		tisd_CLR_I : VitalDelayType := 0.0 ps;
		ticd_I : VitalDelayType := 0.0 ps;
		tsetup_CE_I_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE_I_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE_I_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE_I_negedge_negedge : VitalDelayType := 0 ps;
		thold_CE_I_posedge_posedge : VitalDelayType := 0 ps;
		thold_CE_I_posedge_negedge : VitalDelayType := 0 ps;
		thold_CE_I_negedge_posedge : VitalDelayType := 0 ps;
		thold_CE_I_negedge_negedge : VitalDelayType := 0 ps;
		tpw_I_posedge : VitalDelayType := 0 ps;
		tpw_I_negedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tpw_CLR_posedge : VitalDelayType := 0 ps;
		tperiod_I_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_I_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_CLR_I_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_I_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_CLR_I_negedge_posedge : VitalDelayType := 0 ps;
		BUFR_DIVIDE : string := "BYPASS";
		SIM_DEVICE : string := "VIRTEX4"
	);
	port
	(
		O : out std_ulogic;
		CE : in std_ulogic;
		CLR : in std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_CKBUF -----
component X_CKBUF
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PATHPULSE : time := 0 ps
	);
	port
	(
		O : out std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_CLK_DIV -----
component X_CLK_DIV
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CDRST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLKIN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tperiod_CLKIN_POSEDGE : VitalDelayType := 0.000 ns;
		tpw_CLKIN_posedge : VitalDelayType := 0.000 ns;
		tpw_CLKIN_negedge : VitalDelayType := 0.000 ns;
		tpw_CDRST_posedge : VitalDelayType := 0.000 ns;
		DIVIDE_BY : integer := 2;
		DIVIDER_DELAY : integer := 0;
		MAXPERCLKIN : time := 100000 ps
	);
	port
	(
		CLKDV : out std_ulogic := '0';
		CDRST : in std_ulogic := '0';
		CLKIN : in std_ulogic := '0'
	);
end component;
----- component X_CLKDLL -----
component X_CLKDLL
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := false;
		LOC : string := "UNPLACED";
		tipd_CLKFB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLKIN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLKIN_LOCKED : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tperiod_CLKIN_POSEDGE : VitalDelayType := 0.000 ns;
		tpw_CLKIN_negedge : VitalDelayType := 0.000 ns;
		tpw_CLKIN_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		CLKDV_DIVIDE : real := 2.0;
		DLL_FREQUENCY_MODE : string := "LOW";
		DUTY_CYCLE_CORRECTION : boolean := true;
		FACTORY_JF : bit_vector := X"C080";
		MAXPERCLKIN : time := 40000 ps;
		SIM_CLKIN_CYCLE_JITTER : time := 300 ps;
		SIM_CLKIN_PERIOD_JITTER : time := 1000 ps;
		STARTUP_WAIT : boolean := false  --non-simulatable
	);
	port
	(
		CLK0 : out std_ulogic := '0';
		CLK180 : out std_ulogic := '0';
		CLK270 : out std_ulogic := '0';
		CLK2X : out std_ulogic := '0';
		CLK90 : out std_ulogic := '0';
		CLKDV : out std_ulogic := '0';
		LOCKED : out std_ulogic := '0';
		CLKFB : in std_ulogic := '0';
		CLKIN : in std_ulogic := '0';
		RST : in std_ulogic := '0'
	);
end component;
----- component X_CLKDLLE -----
component X_CLKDLLE
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := false;
		LOC : string := "UNPLACED";
		tipd_CLKFB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLKIN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLKIN_LOCKED : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tperiod_CLKIN_POSEDGE : VitalDelayType := 0.000 ns;
		tpw_CLKIN_negedge : VitalDelayType := 0.000 ns;
		tpw_CLKIN_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		CLKDV_DIVIDE : real := 2.0;
		DUTY_CYCLE_CORRECTION : boolean := true;
		FACTORY_JF : bit_vector := X"C080";
		MAXPERCLKIN : time := 40000 ps;
		SIM_CLKIN_CYCLE_JITTER : time := 300 ps;
		SIM_CLKIN_PERIOD_JITTER : time := 1000 ps;
		STARTUP_WAIT : boolean := false  --non-simulatable
	);
	port
	(
		CLK0 : out std_ulogic := '0';
		CLK180 : out std_ulogic := '0';
		CLK270 : out std_ulogic := '0';
		CLK2X : out std_ulogic := '0';
		CLK2X180 : out std_ulogic := '0';
		CLK90 : out std_ulogic := '0';
		CLKDV : out std_ulogic := '0';
		LOCKED : out std_ulogic := '0';
		CLKFB : in std_ulogic := '0';
		CLKIN : in std_ulogic := '0';
		RST : in std_ulogic := '0'
	);
end component;
----- component X_DCM -----
component X_DCM
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := false;
		LOC : string := "UNPLACED";
		thold_PSEN_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PSEN_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PSINCDEC_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PSINCDEC_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_PSCLK : VitalDelayType := 0.000 ns;
		tipd_CLKFB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLKIN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DSSEN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_PSCLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_PSEN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_PSINCDEC : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tisd_PSINCDEC_PSCLK : VitalDelayType := 0.000 ns;
		tisd_PSEN_PSCLK : VitalDelayType := 0.000 ns;
		tpd_CLKIN_LOCKED : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_PSCLK_PSDONE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tperiod_CLKIN_POSEDGE : VitalDelayType := 0.000 ns;
		tperiod_PSCLK_POSEDGE : VitalDelayType := 0.000 ns;
		tpw_CLKIN_negedge : VitalDelayType := 0.000 ns;
		tpw_CLKIN_posedge : VitalDelayType := 0.000 ns;
		tpw_PSCLK_negedge : VitalDelayType := 0.000 ns;
		tpw_PSCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		tsetup_PSEN_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PSEN_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PSINCDEC_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PSINCDEC_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		CLKDV_DIVIDE : real := 2.0;
		CLKFX_DIVIDE : integer := 1;
		CLKFX_MULTIPLY : integer := 4;
		CLKIN_DIVIDE_BY_2 : boolean := false;
		CLKIN_PERIOD : real := 10.0;
		CLKOUT_PHASE_SHIFT : string := "NONE";
		CLK_FEEDBACK : string := "1X";
		DESKEW_ADJUST : string := "SYSTEM_SYNCHRONOUS";
		DFS_FREQUENCY_MODE : string := "LOW";
		DLL_FREQUENCY_MODE : string := "LOW";
		DSS_MODE : string := "NONE";
		DUTY_CYCLE_CORRECTION : boolean := true;
		FACTORY_JF : bit_vector := X"C080";
		MAXPERCLKIN : time := 1000000 ps;
		MAXPERPSCLK : time := 100000000 ps;
		PHASE_SHIFT : integer := 0;
		SIM_CLKIN_CYCLE_JITTER : time := 300 ps;
		SIM_CLKIN_PERIOD_JITTER : time := 1000 ps;
		STARTUP_WAIT : boolean := false                     --non-simulatable
	);
	port
	(
		CLK0 : out std_ulogic := '0';
		CLK180 : out std_ulogic := '0';
		CLK270 : out std_ulogic := '0';
		CLK2X : out std_ulogic := '0';
		CLK2X180 : out std_ulogic := '0';
		CLK90 : out std_ulogic := '0';
		CLKDV : out std_ulogic := '0';
		CLKFX : out std_ulogic := '0';
		CLKFX180 : out std_ulogic := '0';
		LOCKED : out std_ulogic := '0';
		PSDONE : out std_ulogic := '0';
		STATUS : out std_logic_vector(7 downto 0) := "00000000";
		CLKFB : in std_ulogic := '0';
		CLKIN : in std_ulogic := '0';
		DSSEN : in std_ulogic := '0';
		PSCLK : in std_ulogic := '0';
		PSEN : in std_ulogic := '0';
		PSINCDEC : in std_ulogic := '0';
		RST : in std_ulogic := '0'
	);
end component;
----- component X_DCM_ADV -----
component X_DCM_ADV
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := false;
		LOC : string := "UNPLACED";
		thold_DADDR_DCLK_negedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0.00 ns);
		thold_DADDR_DCLK_posedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0.00 ns);
		thold_DEN_DCLK_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_DEN_DCLK_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_DI_DCLK_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.00 ns);
		thold_DI_DCLK_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.00 ns);
		thold_DWE_DCLK_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_DWE_DCLK_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_PSEN_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PSEN_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PSINCDEC_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PSINCDEC_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_DCLK : VitalDelayType := 0.000 ns;
		ticd_PSCLK : VitalDelayType := 0.000 ns;
		tipd_CLKFB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLKIN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DADDR : VitalDelayArrayType01(6 downto 0) := (others => (0 ps, 0 ps));
		tipd_DCLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DEN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DWE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_PSCLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_PSEN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_PSINCDEC : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tisd_PSEN_PSCLK : VitalDelayType := 0.000 ns;
		tisd_PSINCDEC_PSCLK : VitalDelayType := 0.000 ns;
		tisd_daddr_dclk : VitalDelayArrayType(6 downto 0) := (others => 0.000 ns);
		tisd_di_dclk : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
		tisd_dwe_dclk : VitalDelayType := 0.000 ns;
		tisd_den_dclk : VitalDelayType := 0.000 ns;
		tpd_CLKIN_LOCKED : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_PSCLK_PSDONE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_DCLK_DO : VitalDelayArrayType01(15 downto 0) := (others => (0.100 ns, 0.100 ns));
		tpd_DCLK_DRDY : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tperiod_CLKIN_POSEDGE : VitalDelayType := 0.000 ns;
		tperiod_PSCLK_POSEDGE : VitalDelayType := 0.000 ns;
		tpw_CLKIN_negedge : VitalDelayType := 0.000 ns;
		tpw_CLKIN_posedge : VitalDelayType := 0.000 ns;
		tpw_PSCLK_negedge : VitalDelayType := 0.000 ns;
		tpw_PSCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		tsetup_DADDR_DCLK_negedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0.00 ns);
		tsetup_DADDR_DCLK_posedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0.00 ns);
		tsetup_DEN_DCLK_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_DEN_DCLK_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_DI_DCLK_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.00 ns);
		tsetup_DI_DCLK_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.00 ns);
		tsetup_DWE_DCLK_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_DWE_DCLK_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_PSEN_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PSEN_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PSINCDEC_PSCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PSINCDEC_PSCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		CLKDV_DIVIDE : real := 2.0;
		CLKFX_DIVIDE : integer := 1;
		CLKFX_MULTIPLY : integer := 4;
		CLKIN_DIVIDE_BY_2 : boolean := false;
		CLKIN_PERIOD : real := 10.0;
		CLKOUT_PHASE_SHIFT : string := "NONE";
		CLK_FEEDBACK : string := "1X";
		DCM_AUTOCALIBRATION : boolean := true;
		DCM_PERFORMANCE_MODE : string := "MAX_SPEED";
		DESKEW_ADJUST : string := "SYSTEM_SYNCHRONOUS";
		DFS_FREQUENCY_MODE : string := "LOW";
		DLL_FREQUENCY_MODE : string := "LOW";
		DUTY_CYCLE_CORRECTION : boolean := true;
		FACTORY_JF : bit_vector := X"F0F0";
		MAXPERCLKIN : time := 1000000 ps;
		MAXPERPSCLK : time := 100000000 ps;
		PHASE_SHIFT : integer := 0;
		SIM_CLKIN_CYCLE_JITTER : time := 300 ps;
		SIM_CLKIN_PERIOD_JITTER : time := 1000 ps;
		STARTUP_WAIT : boolean := false                     --non-simulatable
	);
	port
	(
		CLK0 : out std_ulogic := '0';
		CLK180 : out std_ulogic := '0';
		CLK270 : out std_ulogic := '0';
		CLK2X : out std_ulogic := '0';
		CLK2X180 : out std_ulogic := '0';
		CLK90 : out std_ulogic := '0';
		CLKDV : out std_ulogic := '0';
		CLKFX : out std_ulogic := '0';
		CLKFX180 : out std_ulogic := '0';
		DO : out std_logic_vector(15 downto 0) := "0000000000000000";
		DRDY : out std_ulogic := '0';
		LOCKED : out std_ulogic := '0';
		PSDONE : out std_ulogic := '0';
		CLKFB : in std_ulogic := '0';
		CLKIN : in std_ulogic := '0';
		DADDR : in std_logic_vector(6 downto 0) := "0000000";
		DCLK : in std_ulogic := '0';
		DEN : in std_ulogic := '0';
		DI : in std_logic_vector(15 downto 0) := "0000000000000000";
		DWE : in std_ulogic := '0';
		PSCLK : in std_ulogic := '0';
		PSEN : in std_ulogic := '0';
		PSINCDEC : in std_ulogic := '0';
		RST : in std_ulogic := '0'
	);
end component;
----- component X_DSP48 -----
component X_DSP48
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		tipd_A : VitalDelayArrayType01 (17 downto 0) := (others => (0 ps, 0 ps));
		tipd_B : VitalDelayArrayType01 (17 downto 0) := (others => (0 ps, 0 ps));
		tipd_BCIN : VitalDelayArrayType01 (17 downto 0) := (others => (0 ps, 0 ps));
		tipd_C : VitalDelayArrayType01 (47 downto 0) := (others => (0 ps, 0 ps));
		tipd_CARRYIN : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CARRYINSEL : VitalDelayArrayType01 (1 downto 0) := (others => (0 ps, 0 ps));
		tipd_CEA : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CEB : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CEC : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CECARRYIN : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CECINSUB : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CECTRL : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CEM : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CEP : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_CLK : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_OPMODE : VitalDelayArrayType01 (6 downto 0) := (others => (0 ps, 0 ps));
		tipd_PCIN : VitalDelayArrayType01 (47 downto 0) := (others => (0 ps, 0 ps));
		tipd_RSTA : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_RSTC : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_RSTCARRYIN : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_RSTCTRL : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_RSTP : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_RSTM : VitalDelayType01 := ( 0 ps,  0 ps);
		tipd_SUBTRACT : VitalDelayType01 := ( 0 ps,  0 ps);
		tpd_A_P : VitalDelayArrayType01 (863 downto 0) := (others => (0 ps, 0 ps));
		tpd_A_PCOUT : VitalDelayArrayType01 (863 downto 0) := (others => (0 ps, 0 ps));
		tpd_B_BCOUT : VitalDelayArrayType01 (323 downto 0) := (others => (0 ps, 0 ps));
		tpd_B_P : VitalDelayArrayType01 (863 downto 0) := (others => (0 ps, 0 ps));
		tpd_B_PCOUT : VitalDelayArrayType01 (863 downto 0) := (others => (0 ps, 0 ps));
		tpd_BCIN_BCOUT : VitalDelayArrayType01 (323 downto 0) := (others => (0 ps, 0 ps));
		tpd_BCIN_P : VitalDelayArrayType01 (863 downto 0) := (others => (0 ps, 0 ps));
		tpd_BCIN_PCOUT : VitalDelayArrayType01 (863 downto 0) := (others => (0 ps, 0 ps));
		tpd_C_P : VitalDelayArrayType01 (2303 downto 0) := (others => (0 ps, 0 ps));
		tpd_C_PCOUT : VitalDelayArrayType01 (2303 downto 0) := (others => (0 ps, 0 ps));
		tpd_CARRYIN_P : VitalDelayArrayType01 (47 downto 0) := (others => (0 ps, 0 ps));
		tpd_CARRYIN_PCOUT : VitalDelayArrayType01 (47 downto 0) := (others => (0 ps, 0 ps));
		tpd_CARRYINSEL_P : VitalDelayArrayType01 (95 downto 0) := (others => (0 ps, 0 ps));
		tpd_CARRYINSEL_PCOUT : VitalDelayArrayType01 (95 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLK_P : VitalDelayArrayType01 (47 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLK_PCOUT : VitalDelayArrayType01 (47 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLK_BCOUT : VitalDelayArrayType01 (17 downto 0) := (others => (100 ps, 100 ps));
		tpd_OPMODE_P : VitalDelayArrayType01 (335 downto 0) := (others => (0 ps, 0 ps));
		tpd_OPMODE_PCOUT : VitalDelayArrayType01 (335 downto 0) := (others => (0 ps, 0 ps));
		tpd_PCIN_P : VitalDelayArrayType01 (2303 downto 0) := (others => (0 ps, 0 ps));
		tpd_PCIN_PCOUT : VitalDelayArrayType01 (2303 downto 0) := (others => (0 ps, 0 ps));
		tpd_SUBTRACT_P : VitalDelayArrayType01 (47 downto 0) := (others => (0 ps, 0 ps));
		tpd_SUBTRACT_PCOUT : VitalDelayArrayType01 (47 downto 0) := (others => (0 ps, 0 ps));
		tsetup_A_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_A_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_B_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_B_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_BCIN_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_BCIN_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_C_CLK_posedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		tsetup_C_CLK_negedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		tsetup_CARRYIN_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CARRYIN_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CARRYINSEL_CLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_CARRYINSEL_CLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_CEA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEC_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEC_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CECARRYIN_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CECARRYIN_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CECINSUB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CECINSUB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CECTRL_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CECTRL_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEM_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEM_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_OPMODE_CLK_posedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
		tsetup_OPMODE_CLK_negedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
		tsetup_PCIN_CLK_posedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		tsetup_PCIN_CLK_negedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		tsetup_RSTA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTC_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTC_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTCARRYIN_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTCARRYIN_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTCTRL_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTCTRL_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTM_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTM_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SUBTRACT_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SUBTRACT_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_A_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_A_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_B_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_B_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_BCIN_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_BCIN_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_C_CLK_posedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		thold_C_CLK_negedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		thold_CARRYIN_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CARRYIN_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CARRYINSEL_CLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_CARRYINSEL_CLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_CEA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CEB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CEC_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEC_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CECARRYIN_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CECARRYIN_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CECINSUB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CECINSUB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CECTRL_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CECTRL_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CEP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CEM_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEM_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_OPMODE_CLK_posedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
		thold_OPMODE_CLK_negedge_posedge : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
		thold_PCIN_CLK_posedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		thold_PCIN_CLK_negedge_posedge : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		thold_RSTA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTC_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTC_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTCARRYIN_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTCARRYIN_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTCTRL_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTCTRL_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTM_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTM_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_SUBTRACT_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_SUBTRACT_CLK_negedge_posedge : VitalDelayType := 0 ps;
		ticd_CLK : VitalDelayType := 0 ps;
		tisd_A_CLK : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tisd_B_CLK : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tisd_BCIN_CLK : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tisd_C_CLK : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		tisd_CARRYIN_CLK : VitalDelayType := 0 ps;
		tisd_CARRYINSEL_CLK : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_CEA_CLK : VitalDelayType := 0 ps;
		tisd_CEB_CLK : VitalDelayType := 0 ps;
		tisd_CEC_CLK : VitalDelayType := 0 ps;
		tisd_CECARRYIN_CLK : VitalDelayType := 0 ps;
		tisd_CECINSUB_CLK : VitalDelayType := 0 ps;
		tisd_CECTRL_CLK : VitalDelayType := 0 ps;
		tisd_CEM_CLK : VitalDelayType := 0 ps;
		tisd_CEP_CLK : VitalDelayType := 0 ps;
		tisd_GSR_CLK : VitalDelayType := 0 ps;
		tisd_OPMODE_CLK : VitalDelayArrayType(6 downto 0) := (others => 0 ps);
		tisd_PCIN_CLK : VitalDelayArrayType(47 downto 0) := (others => 0 ps);
		tisd_RSTA_CLK : VitalDelayType := 0 ps;
		tisd_RSTB_CLK : VitalDelayType := 0 ps;
		tisd_RSTC_CLK : VitalDelayType := 0 ps;
		tisd_RSTCARRYIN_CLK : VitalDelayType := 0 ps;
		tisd_RSTCTRL_CLK : VitalDelayType := 0 ps;
		tisd_RSTM_CLK : VitalDelayType := 0 ps;
		tisd_RSTP_CLK : VitalDelayType := 0 ps;
		tisd_SUBTRACT_CLK : VitalDelayType := 0 ps;
		tperiod_CLK_posedge : VitalDelayType := 0 ps;
		tpw_CLK_negedge : VitalDelayType := 0 ps;
		tpw_CLK_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
		AREG : integer := 1;
		B_INPUT : string := "DIRECT";
		BREG : integer := 1;
		CARRYINREG : integer := 1;
		CARRYINSELREG : integer := 1;
		CREG : integer := 1;
		LEGACY_MODE : string := "MULT18X18S";
		LOC : string := "UNPLACED";
		MREG : integer := 1;
		OPMODEREG : integer := 1;
		PREG : integer := 1;
		SUBTRACTREG : integer := 1
	);
	port
	(
		BCOUT : out std_logic_vector(17 downto 0);
		P : out std_logic_vector(47 downto 0);
		PCOUT : out std_logic_vector(47 downto 0);
		A : in std_logic_vector(17 downto 0);
		B : in std_logic_vector(17 downto 0);
		BCIN : in std_logic_vector(17 downto 0);
		C : in std_logic_vector(47 downto 0);
		CARRYIN : in std_ulogic;
		CARRYINSEL : in std_logic_vector(1 downto 0);
		CEA : in std_ulogic;
		CEB : in std_ulogic;
		CEC : in std_ulogic;
		CECARRYIN : in std_ulogic;
		CECINSUB : in std_ulogic;
		CECTRL : in std_ulogic;
		CEM : in std_ulogic;
		CEP : in std_ulogic;
		CLK : in std_ulogic;
		OPMODE : in std_logic_vector(6 downto 0);
		PCIN : in std_logic_vector(47 downto 0);
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		RSTC : in std_ulogic;
		RSTCARRYIN : in std_ulogic;
		RSTCTRL : in std_ulogic;
		RSTM : in std_ulogic;
		RSTP : in std_ulogic;
		SUBTRACT : in std_ulogic
	);
end component;
----- component X_EMAC -----
component X_EMAC
	generic
	(
		TimingChecksOn : boolean := TRUE;
		InstancePath : string := "*";
		Xon : boolean := TRUE;
		MsgOn : boolean := FALSE;
		LOC : string := "UNPLACED";
		tipd_CLIENTEMAC0DCMLOCKED : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0PAUSEREQ : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0PAUSEVAL : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CLIENTEMAC0RXCLIENTCLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0TXCLIENTCLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0TXD : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CLIENTEMAC0TXDVLD : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0TXDVLDMSW : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0TXFIRSTBYTE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0TXGMIIMIICLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC0TXIFGDELAY : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CLIENTEMAC0TXUNDERRUN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1DCMLOCKED : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1PAUSEREQ : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1PAUSEVAL : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CLIENTEMAC1RXCLIENTCLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1TXCLIENTCLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1TXD : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CLIENTEMAC1TXDVLD : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1TXDVLDMSW : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1TXFIRSTBYTE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1TXGMIIMIICLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CLIENTEMAC1TXIFGDELAY : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CLIENTEMAC1TXUNDERRUN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DCREMACENABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_HOSTADDR : VitalDelayArrayType01 (9 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_HOSTCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_HOSTEMAC1SEL : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_HOSTMIIMSEL : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_HOSTOPCODE : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_HOSTREQ : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_HOSTWRDATA : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC0COL : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0CRS : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0GTXCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0MCLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0MDIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0MIITXCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0PHYAD : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC0RXBUFERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXBUFSTATUS : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC0RXCHARISCOMMA : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXCHARISK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXCHECKINGCRC : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXCLKCORCNT : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC0RXCOMMADET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXD : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC0RXDISPERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXDV : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXER : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXLOSSOFSYNC : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC0RXNOTINTABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0RXRUNDISP : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0SIGNALDET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC0TXBUFERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1COL : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1CRS : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1GTXCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1MCLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1MDIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1MIITXCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1PHYAD : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC1RXBUFERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXBUFSTATUS : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC1RXCHARISCOMMA : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXCHARISK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXCHECKINGCRC : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXCLKCORCNT : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC1RXCOMMADET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXD : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC1RXDISPERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXDV : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXER : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXLOSSOFSYNC : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PHYEMAC1RXNOTINTABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1RXRUNDISP : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1SIGNALDET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PHYEMAC1TXBUFERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TIEEMAC0CONFIGVEC : VitalDelayArrayType01 (79 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TIEEMAC0UNICASTADDR : VitalDelayArrayType01 (47 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TIEEMAC1CONFIGVEC : VitalDelayArrayType01 (79 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TIEEMAC1UNICASTADDR : VitalDelayArrayType01 (47 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_DCREMACWRITE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DCREMACREAD : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DCREMACDBUS : VitalDelayArrayType01 (0 to 31) := (others => (0.0 ns, 0.0 ns));
		tipd_DCREMACABUS : VitalDelayArrayType01 (8 to 9) := (others => (0.0 ns, 0.0 ns));
		tipd_DCREMACCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0CLIENTANINTERRUPT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXBADFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0RXCLK_EMAC0CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD : VitalDelayArrayType01(15 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVLDMSW : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVREG6 : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXFRAMEDROP : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXGOODFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS : VitalDelayArrayType01(6 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXACK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0MIITXCLK_EMAC0CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXCOLLISION : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0MIITXCLK_EMAC0CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXRETRANSMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATS : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYENCOMMAALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYLOOPBACKMSB : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_EMAC0PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0MCLKIN_EMAC0PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_EMAC0PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0MCLKIN_EMAC0PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_EMAC0PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0MCLKIN_EMAC0PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYMGTRXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYMGTTXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYPOWERDOWN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYSYNCACQSTATUS : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARDISPMODE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARDISPVAL : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARISK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCLK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXER : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1CLIENTANINTERRUPT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXBADFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1RXCLK_EMAC1CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD : VitalDelayArrayType01(15 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVLDMSW : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVREG6 : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXFRAMEDROP : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXGOODFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS : VitalDelayArrayType01(6 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXACK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1MIITXCLK_EMAC1CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXCOLLISION : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1MIITXCLK_EMAC1CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXRETRANSMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATS : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYENCOMMAALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYLOOPBACKMSB : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_EMAC1PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1MCLKIN_EMAC1PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_EMAC1PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1MCLKIN_EMAC1PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_EMAC1PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1MCLKIN_EMAC1PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYMGTRXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYMGTTXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYPOWERDOWN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYSYNCACQSTATUS : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARDISPMODE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARDISPVAL : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARISK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCLK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXER : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_HOSTMIIMRDY : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_HOSTCLK_HOSTRDDATA : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));
		tsetup_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_HOSTADDR_HOSTCLK_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
		tsetup_HOSTADDR_HOSTCLK_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
		thold_HOSTADDR_HOSTCLK_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
		thold_HOSTADDR_HOSTCLK_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
		tsetup_HOSTEMAC1SEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_HOSTEMAC1SEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_HOSTEMAC1SEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_HOSTEMAC1SEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_HOSTMIIMSEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_HOSTMIIMSEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_HOSTMIIMSEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_HOSTMIIMSEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_HOSTOPCODE_HOSTCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_HOSTOPCODE_HOSTCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_HOSTOPCODE_HOSTCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_HOSTOPCODE_HOSTCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_HOSTREQ_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_HOSTREQ_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_HOSTREQ_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_HOSTREQ_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
		tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
		thold_HOSTWRDATA_HOSTCLK_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
		thold_HOSTWRDATA_HOSTCLK_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0COL_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0COL_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0COL_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0COL_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0CRS_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0CRS_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0MDIN_PHYEMAC0MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0MDIN_PHYEMAC0MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXDV_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXDV_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXER_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXER_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1COL_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1COL_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1COL_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1COL_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1CRS_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1CRS_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1MDIN_PHYEMAC1MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1MDIN_PHYEMAC1MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXDV_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXDV_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXER_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXER_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
		tsetup_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
		ticd_PHYEMAC0GTXCLK : VitalDelayType := 0.000 ns;
		ticd_CLIENTEMAC0TXCLIENTCLKIN : VitalDelayType := 0.000 ns;
		ticd_PHYEMAC1GTXCLK : VitalDelayType := 0.000 ns;
		ticd_CLIENTEMAC1TXCLIENTCLKIN : VitalDelayType := 0.000 ns;
		ticd_HOSTCLK : VitalDelayType := 0.000 ns;
		ticd_PHYEMAC0MCLKIN : VitalDelayType := 0.000 ns;
		ticd_PHYEMAC1MCLKIN : VitalDelayType := 0.000 ns;
		ticd_PHYEMAC0RXCLK : VitalDelayType := 0.000 ns;
		ticd_PHYEMAC1RXCLK : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC0DCMLOCKED : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC0PAUSEREQ : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC0PAUSEVAL : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
		tisd_CLIENTEMAC0TXD : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
		tisd_CLIENTEMAC0TXDVLD : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC0TXDVLDMSW : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC0TXFIRSTBYTE : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC0TXIFGDELAY : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_CLIENTEMAC0TXUNDERRUN : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC1DCMLOCKED : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC1PAUSEREQ : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC1PAUSEVAL : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
		tisd_CLIENTEMAC1TXD : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
		tisd_CLIENTEMAC1TXDVLD : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC1TXDVLDMSW : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC1TXFIRSTBYTE : VitalDelayType := 0.000 ns;
		tisd_CLIENTEMAC1TXIFGDELAY : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_CLIENTEMAC1TXUNDERRUN : VitalDelayType := 0.000 ns;
		tisd_HOSTADDR : VitalDelayArrayType(9 downto 0) := (others => 0.000 ns);
		tisd_HOSTEMAC1SEL : VitalDelayType := 0.000 ns;
		tisd_HOSTMIIMSEL : VitalDelayType := 0.000 ns;
		tisd_HOSTOPCODE : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
		tisd_HOSTREQ : VitalDelayType := 0.000 ns;
		tisd_HOSTWRDATA : VitalDelayArrayType(31 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC0COL : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0CRS : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0MDIN : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXBUFERR : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXBUFSTATUS : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC0RXCHARISCOMMA : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXCHARISK : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXCHECKINGCRC : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXCLKCORCNT : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC0RXCOMMADET : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXD : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC0RXDISPERR : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXDV : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXER : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXLOSSOFSYNC : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC0RXNOTINTABLE : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0RXRUNDISP : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC0TXBUFERR : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1COL : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1CRS : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1MDIN : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXBUFERR : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXBUFSTATUS : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC1RXCHARISCOMMA : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXCHARISK : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXCHECKINGCRC : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXCLKCORCNT : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC1RXCOMMADET : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXD : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC1RXDISPERR : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXDV : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXER : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXLOSSOFSYNC : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
		tisd_PHYEMAC1RXNOTINTABLE : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1RXRUNDISP : VitalDelayType := 0.000 ns;
		tisd_PHYEMAC1TXBUFERR : VitalDelayType := 0.000 ns;
		tisd_TIEEMAC0CONFIGVEC : VitalDelayArrayType(79 downto 0) := (others => 0.000 ns);
		tisd_TIEEMAC1CONFIGVEC : VitalDelayArrayType(79 downto 0) := (others => 0.000 ns)
	);
	port
	(
		DCRHOSTDONEIR : out std_ulogic;
		EMAC0CLIENTANINTERRUPT : out std_ulogic;
		EMAC0CLIENTRXBADFRAME : out std_ulogic;
		EMAC0CLIENTRXCLIENTCLKOUT : out std_ulogic;
		EMAC0CLIENTRXD : out std_logic_vector(15 downto 0);
		EMAC0CLIENTRXDVLD : out std_ulogic;
		EMAC0CLIENTRXDVLDMSW : out std_ulogic;
		EMAC0CLIENTRXDVREG6 : out std_ulogic;
		EMAC0CLIENTRXFRAMEDROP : out std_ulogic;
		EMAC0CLIENTRXGOODFRAME : out std_ulogic;
		EMAC0CLIENTRXSTATS : out std_logic_vector(6 downto 0);
		EMAC0CLIENTRXSTATSBYTEVLD : out std_ulogic;
		EMAC0CLIENTRXSTATSVLD : out std_ulogic;
		EMAC0CLIENTTXACK : out std_ulogic;
		EMAC0CLIENTTXCLIENTCLKOUT : out std_ulogic;
		EMAC0CLIENTTXCOLLISION : out std_ulogic;
		EMAC0CLIENTTXGMIIMIICLKOUT : out std_ulogic;
		EMAC0CLIENTTXRETRANSMIT : out std_ulogic;
		EMAC0CLIENTTXSTATS : out std_ulogic;
		EMAC0CLIENTTXSTATSBYTEVLD : out std_ulogic;
		EMAC0CLIENTTXSTATSVLD : out std_ulogic;
		EMAC0PHYENCOMMAALIGN : out std_ulogic;
		EMAC0PHYLOOPBACKMSB : out std_ulogic;
		EMAC0PHYMCLKOUT : out std_ulogic;
		EMAC0PHYMDOUT : out std_ulogic;
		EMAC0PHYMDTRI : out std_ulogic;
		EMAC0PHYMGTRXRESET : out std_ulogic;
		EMAC0PHYMGTTXRESET : out std_ulogic;
		EMAC0PHYPOWERDOWN : out std_ulogic;
		EMAC0PHYSYNCACQSTATUS : out std_ulogic;
		EMAC0PHYTXCHARDISPMODE : out std_ulogic;
		EMAC0PHYTXCHARDISPVAL : out std_ulogic;
		EMAC0PHYTXCHARISK : out std_ulogic;
		EMAC0PHYTXCLK : out std_ulogic;
		EMAC0PHYTXD : out std_logic_vector(7 downto 0);
		EMAC0PHYTXEN : out std_ulogic;
		EMAC0PHYTXER : out std_ulogic;
		EMAC1CLIENTANINTERRUPT : out std_ulogic;
		EMAC1CLIENTRXBADFRAME : out std_ulogic;
		EMAC1CLIENTRXCLIENTCLKOUT : out std_ulogic;
		EMAC1CLIENTRXD : out std_logic_vector(15 downto 0);
		EMAC1CLIENTRXDVLD : out std_ulogic;
		EMAC1CLIENTRXDVLDMSW : out std_ulogic;
		EMAC1CLIENTRXDVREG6 : out std_ulogic;
		EMAC1CLIENTRXFRAMEDROP : out std_ulogic;
		EMAC1CLIENTRXGOODFRAME : out std_ulogic;
		EMAC1CLIENTRXSTATS : out std_logic_vector(6 downto 0);
		EMAC1CLIENTRXSTATSBYTEVLD : out std_ulogic;
		EMAC1CLIENTRXSTATSVLD : out std_ulogic;
		EMAC1CLIENTTXACK : out std_ulogic;
		EMAC1CLIENTTXCLIENTCLKOUT : out std_ulogic;
		EMAC1CLIENTTXCOLLISION : out std_ulogic;
		EMAC1CLIENTTXGMIIMIICLKOUT : out std_ulogic;
		EMAC1CLIENTTXRETRANSMIT : out std_ulogic;
		EMAC1CLIENTTXSTATS : out std_ulogic;
		EMAC1CLIENTTXSTATSBYTEVLD : out std_ulogic;
		EMAC1CLIENTTXSTATSVLD : out std_ulogic;
		EMAC1PHYENCOMMAALIGN : out std_ulogic;
		EMAC1PHYLOOPBACKMSB : out std_ulogic;
		EMAC1PHYMCLKOUT : out std_ulogic;
		EMAC1PHYMDOUT : out std_ulogic;
		EMAC1PHYMDTRI : out std_ulogic;
		EMAC1PHYMGTRXRESET : out std_ulogic;
		EMAC1PHYMGTTXRESET : out std_ulogic;
		EMAC1PHYPOWERDOWN : out std_ulogic;
		EMAC1PHYSYNCACQSTATUS : out std_ulogic;
		EMAC1PHYTXCHARDISPMODE : out std_ulogic;
		EMAC1PHYTXCHARDISPVAL : out std_ulogic;
		EMAC1PHYTXCHARISK : out std_ulogic;
		EMAC1PHYTXCLK : out std_ulogic;
		EMAC1PHYTXD : out std_logic_vector(7 downto 0);
		EMAC1PHYTXEN : out std_ulogic;
		EMAC1PHYTXER : out std_ulogic;
		EMACDCRACK : out std_ulogic;
		EMACDCRDBUS : out std_logic_vector(0 to 31);
		HOSTMIIMRDY : out std_ulogic;
		HOSTRDDATA : out std_logic_vector(31 downto 0);
		CLIENTEMAC0DCMLOCKED : in std_ulogic;
		CLIENTEMAC0PAUSEREQ : in std_ulogic;
		CLIENTEMAC0PAUSEVAL : in std_logic_vector(15 downto 0);
		CLIENTEMAC0RXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC0TXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC0TXD : in std_logic_vector(15 downto 0);
		CLIENTEMAC0TXDVLD : in std_ulogic;
		CLIENTEMAC0TXDVLDMSW : in std_ulogic;
		CLIENTEMAC0TXFIRSTBYTE : in std_ulogic;
		CLIENTEMAC0TXGMIIMIICLKIN : in std_ulogic;
		CLIENTEMAC0TXIFGDELAY : in std_logic_vector(7 downto 0);
		CLIENTEMAC0TXUNDERRUN : in std_ulogic;
		CLIENTEMAC1DCMLOCKED : in std_ulogic;
		CLIENTEMAC1PAUSEREQ : in std_ulogic;
		CLIENTEMAC1PAUSEVAL : in std_logic_vector(15 downto 0);
		CLIENTEMAC1RXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC1TXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC1TXD : in std_logic_vector(15 downto 0);
		CLIENTEMAC1TXDVLD : in std_ulogic;
		CLIENTEMAC1TXDVLDMSW : in std_ulogic;
		CLIENTEMAC1TXFIRSTBYTE : in std_ulogic;
		CLIENTEMAC1TXGMIIMIICLKIN : in std_ulogic;
		CLIENTEMAC1TXIFGDELAY : in std_logic_vector(7 downto 0);
		CLIENTEMAC1TXUNDERRUN : in std_ulogic;
		DCREMACABUS : in std_logic_vector(8 to 9);
		DCREMACCLK : in std_ulogic;
		DCREMACDBUS : in std_logic_vector(0 to 31);
		DCREMACENABLE : in std_ulogic;
		DCREMACREAD : in std_ulogic;
		DCREMACWRITE : in std_ulogic;
		HOSTADDR : in std_logic_vector(9 downto 0);
		HOSTCLK : in std_ulogic;
		HOSTEMAC1SEL : in std_ulogic;
		HOSTMIIMSEL : in std_ulogic;
		HOSTOPCODE : in std_logic_vector(1 downto 0);
		HOSTREQ : in std_ulogic;
		HOSTWRDATA : in std_logic_vector(31 downto 0);
		PHYEMAC0COL : in std_ulogic;
		PHYEMAC0CRS : in std_ulogic;
		PHYEMAC0GTXCLK : in std_ulogic;
		PHYEMAC0MCLKIN : in std_ulogic;
		PHYEMAC0MDIN : in std_ulogic;
		PHYEMAC0MIITXCLK : in std_ulogic;
		PHYEMAC0PHYAD : in std_logic_vector(4 downto 0);
		PHYEMAC0RXBUFERR : in std_ulogic;
		PHYEMAC0RXBUFSTATUS : in std_logic_vector(1 downto 0);
		PHYEMAC0RXCHARISCOMMA : in std_ulogic;
		PHYEMAC0RXCHARISK : in std_ulogic;
		PHYEMAC0RXCHECKINGCRC : in std_ulogic;
		PHYEMAC0RXCLK : in std_ulogic;
		PHYEMAC0RXCLKCORCNT : in std_logic_vector(2 downto 0);
		PHYEMAC0RXCOMMADET : in std_ulogic;
		PHYEMAC0RXD : in std_logic_vector(7 downto 0);
		PHYEMAC0RXDISPERR : in std_ulogic;
		PHYEMAC0RXDV : in std_ulogic;
		PHYEMAC0RXER : in std_ulogic;
		PHYEMAC0RXLOSSOFSYNC : in std_logic_vector(1 downto 0);
		PHYEMAC0RXNOTINTABLE : in std_ulogic;
		PHYEMAC0RXRUNDISP : in std_ulogic;
		PHYEMAC0SIGNALDET : in std_ulogic;
		PHYEMAC0TXBUFERR : in std_ulogic;
		PHYEMAC1COL : in std_ulogic;
		PHYEMAC1CRS : in std_ulogic;
		PHYEMAC1GTXCLK : in std_ulogic;
		PHYEMAC1MCLKIN : in std_ulogic;
		PHYEMAC1MDIN : in std_ulogic;
		PHYEMAC1MIITXCLK : in std_ulogic;
		PHYEMAC1PHYAD : in std_logic_vector(4 downto 0);
		PHYEMAC1RXBUFERR : in std_ulogic;
		PHYEMAC1RXBUFSTATUS : in std_logic_vector(1 downto 0);
		PHYEMAC1RXCHARISCOMMA : in std_ulogic;
		PHYEMAC1RXCHARISK : in std_ulogic;
		PHYEMAC1RXCHECKINGCRC : in std_ulogic;
		PHYEMAC1RXCLK : in std_ulogic;
		PHYEMAC1RXCLKCORCNT : in std_logic_vector(2 downto 0);
		PHYEMAC1RXCOMMADET : in std_ulogic;
		PHYEMAC1RXD : in std_logic_vector(7 downto 0);
		PHYEMAC1RXDISPERR : in std_ulogic;
		PHYEMAC1RXDV : in std_ulogic;
		PHYEMAC1RXER : in std_ulogic;
		PHYEMAC1RXLOSSOFSYNC : in std_logic_vector(1 downto 0);
		PHYEMAC1RXNOTINTABLE : in std_ulogic;
		PHYEMAC1RXRUNDISP : in std_ulogic;
		PHYEMAC1SIGNALDET : in std_ulogic;
		PHYEMAC1TXBUFERR : in std_ulogic;
		RESET : in std_ulogic;
		TIEEMAC0CONFIGVEC : in std_logic_vector(79 downto 0);
		TIEEMAC0UNICASTADDR : in std_logic_vector(47 downto 0);
		TIEEMAC1CONFIGVEC : in std_logic_vector(79 downto 0);
		TIEEMAC1UNICASTADDR : in std_logic_vector(47 downto 0)
	);
end component;
----- component X_FDD -----
component X_FDD
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		INIT : bit := '0';
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SET : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_RST_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_SET_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		thold_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_SET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		tpw_SET_posedge : VitalDelayType := 0.000 ns
	);
	port
	(
		O : out std_ulogic;
		CE : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		RST : in std_ulogic;
		SET : in std_ulogic
	);
end component;
----- component X_FDDRCPE -----
component X_FDDRCPE
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tbpd_CLR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_PRE_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		thold_CE_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_D0_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_D0_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_D1_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_D1_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_C0 : VitalDelayType := 0.000 ns;
		ticd_C1 : VitalDelayType := 0.000 ns;
		tipd_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_C1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_D0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_D1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_PRE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tisd_CE_C0 : VitalDelayType := 0.000 ns;
		tisd_CE_C1 : VitalDelayType := 0.000 ns;
		tisd_CLR_C0 : VitalDelayType := 0.000 ns;
		tisd_CLR_C1 : VitalDelayType := 0.000 ns;
		tisd_D0_C0 : VitalDelayType := 0.000 ns;
		tisd_D1_C1 : VitalDelayType := 0.000 ns;
		tisd_GSR_C0 : VitalDelayType := 0.000 ns;
		tisd_GSR_C1 : VitalDelayType := 0.000 ns;
		tisd_PRE_C0 : VitalDelayType := 0.000 ns;
		tisd_PRE_C1 : VitalDelayType := 0.000 ns;
		tpd_C0_Q : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_C1_Q : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_CLR_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_GSR_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_PRE_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpw_C0_negedge : VitalDelayType := 0.000 ns;
		tpw_C0_posedge : VitalDelayType := 0.000 ns;
		tpw_C1_negedge : VitalDelayType := 0.000 ns;
		tpw_C1_posedge : VitalDelayType := 0.000 ns;
		tpw_CLR_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		tpw_PRE_posedge : VitalDelayType := 0.000 ns;
		trecovery_CLR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_CLR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_PRE_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_PRE_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_CLR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_CLR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_PRE_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_PRE_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D0_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D0_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D1_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D1_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		INIT : bit := '0'
	);
	port
	(
		Q : out std_ulogic;
		C0 : in std_ulogic;
		C1 : in std_ulogic;
		CE : in std_ulogic;
		CLR : in std_ulogic;
		D0 : in std_ulogic;
		D1 : in std_ulogic;
		PRE : in std_ulogic
	);
end component;
----- component X_FDDRRSE -----
component X_FDDRRSE
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		thold_CE_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_D0_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_D0_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_D1_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_D1_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_R_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_R_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_R_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_R_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_S_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_S_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_S_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_S_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_C0 : VitalDelayType := 0.000 ns;
		ticd_C1 : VitalDelayType := 0.000 ns;
		tipd_C0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_C1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_R : VitalDelayType01 := (0 ps, 0 ps);
		tipd_S : VitalDelayType01 := (0 ps, 0 ps);
		tisd_GSR_C0 : VitalDelayType := 0.000 ns;
		tisd_GSR_C1 : VitalDelayType := 0.000 ns;
		tisd_CE_C0 : VitalDelayType := 0.000 ns;
		tisd_CE_C1 : VitalDelayType := 0.000 ns;
		tisd_D0_C0 : VitalDelayType := 0.000 ns;
		tisd_D1_C1 : VitalDelayType := 0.000 ns;
		tisd_R_C0 : VitalDelayType := 0.000 ns;
		tisd_R_C1 : VitalDelayType := 0.000 ns;
		tisd_S_C0 : VitalDelayType := 0.000 ns;
		tisd_S_C1 : VitalDelayType := 0.000 ns;
		tpd_C0_Q : VitalDelayType01 := (100 ps, 100 ps);
		tpd_C1_Q : VitalDelayType01 := (100 ps, 100 ps);
		tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
		tpw_C0_negedge : VitalDelayType := 0.000 ns;
		tpw_C0_posedge : VitalDelayType := 0.000 ns;
		tpw_C1_negedge : VitalDelayType := 0.000 ns;
		tpw_C1_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		tpw_R_posedge : VitalDelayType := 0.000 ns;
		tpw_S_posedge : VitalDelayType := 0.000 ns;
		trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D0_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D0_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D1_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D1_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_R_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_R_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_R_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_R_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_S_C0_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_S_C0_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_S_C1_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_S_C1_posedge_posedge : VitalDelayType := 0.000 ns;
		INIT : bit := '0'
	);
	port
	(
		Q : out std_ulogic;
		C0 : in std_ulogic;
		C1 : in std_ulogic;
		CE : in std_ulogic;
		D0 : in std_ulogic;
		D1 : in std_ulogic;
		R : in std_ulogic;
		S : in std_ulogic
	);
end component;
----- component X_FF -----
component X_FF
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		INIT : bit := '0';
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SET : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_RST_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_SET_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_SET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_SET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tremoval_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_CE_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_SET_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		tpw_SET_posedge : VitalDelayType := 0.000 ns
	);
	port
	(
		O : out std_ulogic;
		CE : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		RST : in std_ulogic;
		SET : in std_ulogic
	);
end component;
----- component X_FIFO16 -----
component X_FIFO16
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_DI : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIP : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_RDCLK : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RDEN : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RST : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WRCLK : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WREN : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_RDCLK_DO : VitalDelayArrayType01 (31 downto 0) := (others => (100 ps, 100 ps));
		tpd_RDCLK_DOP : VitalDelayArrayType01 (3 downto 0) := (others => (100 ps, 100 ps));
		tpd_RDCLK_EMPTY : VitalDelayType01 := ( 100 ps, 100 ps);
		tpd_RDCLK_ALMOSTEMPTY : VitalDelayType01 := ( 100 ps, 100 ps);
		tpd_RDCLK_RDCOUNT : VitalDelayArrayType01 (11 downto 0) := (others => (100 ps, 100 ps));
		tpd_RDCLK_RDERR : VitalDelayType01 := ( 100 ps, 100 ps);
		tpd_WRCLK_FULL : VitalDelayType01 := ( 100 ps, 100 ps);
		tpd_WRCLK_ALMOSTFULL : VitalDelayType01 := ( 100 ps, 100 ps);
		tpd_WRCLK_WRCOUNT : VitalDelayArrayType01 (11 downto 0) := (others => (100 ps, 100 ps));
		tpd_WRCLK_WRERR : VitalDelayType01 := ( 100 ps, 100 ps);
		tpd_GSR_DO : VitalDelayArrayType01 (31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOP : VitalDelayArrayType01 (3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_EMPTY : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_ALMOSTEMPTY : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_FULL : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_ALMOSTFULL : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_RDCOUNT : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_RDERR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_WRCOUNT : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_WRERR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_RST_EMPTY : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_RST_ALMOSTEMPTY : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_RST_FULL : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_RST_ALMOSTFULL : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_RST_RDCOUNT : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
		tpd_RST_RDERR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_RST_WRCOUNT : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
		tpd_RST_WRERR : VitalDelayType01 := ( 0 ps, 0 ps);
		trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_RST_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_RST_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_RST_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_RST_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_DI_WRCLK_posedge_posedge : VitalDelayArrayType (31 downto 0) := (others => 0 ps);
		tsetup_DI_WRCLK_negedge_posedge : VitalDelayArrayType (31 downto 0) := (others => 0 ps);
		tsetup_DIP_WRCLK_posedge_posedge : VitalDelayArrayType (3 downto 0) := (others => 0 ps);
		tsetup_DIP_WRCLK_negedge_posedge : VitalDelayArrayType (3 downto 0) := (others => 0 ps);
		tsetup_RDEN_RDCLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RDEN_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WREN_WRCLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WREN_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_DI_WRCLK_posedge_posedge : VitalDelayArrayType (31 downto 0) := (others => 0 ps);
		thold_DI_WRCLK_negedge_posedge : VitalDelayArrayType (31 downto 0) := (others => 0 ps);
		thold_DIP_WRCLK_posedge_posedge : VitalDelayArrayType (3 downto 0) := (others => 0 ps);
		thold_DIP_WRCLK_negedge_posedge : VitalDelayArrayType (3 downto 0) := (others => 0 ps);
		thold_RDEN_RDCLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RDEN_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_WREN_WRCLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_WREN_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
		tisd_DI_WRCLK : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIP_WRCLK : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_GSR_WRCLK : VitalDelayType := 0 ps;
		tisd_RST_WRCLK : VitalDelayType := 0 ps;
		tisd_RDEN_RDCLK : VitalDelayType := 0 ps;
		ticd_RDCLK : VitalDelayType := 0 ps;
		tisd_WREN_WRCLK : VitalDelayType := 0 ps;
		ticd_WRCLK : VitalDelayType := 0 ps;
		tpw_RDCLK_negedge : VitalDelayType := 0 ps;
		tpw_RDCLK_posedge : VitalDelayType := 0 ps;
		tpw_RST_negedge : VitalDelayType := 0 ps;
		tpw_RST_posedge : VitalDelayType := 0 ps;
		tpw_WRCLK_negedge : VitalDelayType := 0 ps;
		tpw_WRCLK_posedge : VitalDelayType := 0 ps;
		tperiod_RDCLK_posedge : VitalDelayType := 0 ps;
		tperiod_WRCLK_posedge : VitalDelayType := 0 ps;
		ALMOST_FULL_OFFSET : bit_vector := X"080";
		ALMOST_EMPTY_OFFSET : bit_vector := X"080";
		DATA_WIDTH : integer := 36;
		FIRST_WORD_FALL_THROUGH : boolean := false
	);
	port
	(
		ALMOSTEMPTY : out std_ulogic;
		ALMOSTFULL : out std_ulogic;
		DO : out std_logic_vector (31 downto 0);
		DOP : out std_logic_vector (3 downto 0);
		EMPTY : out std_ulogic;
		FULL : out std_ulogic;
		RDCOUNT : out std_logic_vector (11 downto 0);
		RDERR : out std_ulogic;
		WRCOUNT : out std_logic_vector (11 downto 0);
		WRERR : out std_ulogic;
		DI : in std_logic_vector (31 downto 0);
		DIP : in std_logic_vector (3 downto 0);
		RDCLK : in std_ulogic;
		RDEN : in std_ulogic;
		RST : in std_ulogic;
		WRCLK : in std_ulogic;
		WREN : in std_ulogic
	);
end component;
----- component X_GT -----
component X_GT
	generic
	(
		TimingChecksOn : boolean := TRUE;
		InstancePath : string := "*";
		Xon : boolean := TRUE;
		MsgOn : boolean := FALSE;
		LOC : string := "UNPLACED";
		ALIGN_COMMA_MSB : boolean := FALSE;
		CHAN_BOND_LIMIT : integer := 16;
		CHAN_BOND_MODE : string := "OFF";
		CHAN_BOND_OFFSET : integer := 8;
		CHAN_BOND_ONE_SHOT : boolean := FALSE;
		CHAN_BOND_SEQ_1_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_USE : boolean := FALSE;
		CHAN_BOND_SEQ_LEN : integer := 1;
		CHAN_BOND_WAIT : integer := 8;
		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;
		CLK_COR_KEEP_IDLE : boolean := FALSE;
		CLK_COR_REPEAT_WAIT : integer := 1;
		CLK_COR_SEQ_1_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_USE : boolean := FALSE;
		CLK_COR_SEQ_LEN : integer := 1;
		CLK_CORRECT_USE : boolean := TRUE;
		COMMA_10B_MASK : bit_vector := "1111111000";
		CRC_END_OF_PKT : string := "K29_7";
		CRC_FORMAT : string := "USER_MODE";
		CRC_START_OF_PKT : string := "K27_7";
		DEC_MCOMMA_DETECT : boolean := TRUE;
		DEC_PCOMMA_DETECT : boolean := TRUE;
		DEC_VALID_COMMA_ONLY : boolean := TRUE;
		MCOMMA_10B_VALUE : bit_vector := "1100000000";
		MCOMMA_DETECT : boolean := TRUE;
		PCOMMA_10B_VALUE : bit_vector := "0011111000";
		PCOMMA_DETECT : boolean := TRUE;
		REF_CLK_V_SEL : integer := 0;
		RX_BUFFER_USE : boolean := TRUE;
		RX_CRC_USE : boolean := FALSE;
		RX_DATA_WIDTH : integer := 2;
		RX_DECODE_USE : boolean := TRUE;
		RX_LOS_INVALID_INCR : integer := 1;
		RX_LOS_THRESHOLD : integer := 4;
		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;
		SERDES_10B : boolean := FALSE;
		TERMINATION_IMP : integer := 50;
		TX_BUFFER_USE : boolean := TRUE;
		TX_CRC_FORCE_VALUE : bit_vector := "11010110";
		TX_CRC_USE : boolean := FALSE;
		TX_DATA_WIDTH : integer := 2;
		TX_DIFF_CTRL : integer := 500;
		TX_PREEMPHASIS : integer := 0;
		tpw_BREFCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_BREFCLK_negedge : VitalDelayType := 0.000 ns;
		tpw_BREFCLK2_posedge : VitalDelayType := 0.000 ns;
		tpw_BREFCLK2_negedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK_negedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK2_posedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK2_negedge : VitalDelayType := 0.000 ns;
		tperiod_BREFCLK_posedge : VitalDelayType := 0.000 ns;
		tperiod_BREFCLK2_posedge : VitalDelayType := 0.000 ns;
		tperiod_REFCLK_posedge : VitalDelayType := 0.000 ns;
		tperiod_REFCLK2_posedge : VitalDelayType := 0.000 ns;
		tipd_BREFCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_BREFCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CHBONDI : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CONFIGENABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CONFIGIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ENCHANSYNC : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ENMCOMMAALIGN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ENPCOMMAALIGN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_LOOPBACK : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_POWERDOWN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLKSEL : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXP : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXPOLARITY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXUSRCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXUSRCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXBYPASS8B10B : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARDISPMODE : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARDISPVAL : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARISK : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXDATA : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXFORCECRCERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXINHIBIT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXPOLARITY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXUSRCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXUSRCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_RXUSRCLK2_CHBONDDONE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK_CHBONDO : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_TXUSRCLK2_CONFIGOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXBUFSTATUS : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCHARISCOMMA : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCHARISK : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCHECKINGCRC : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXCLKCORCNT : VitalDelayArrayType01(2 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCOMMADET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXCRCERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXDATA : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXDISPERR : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXLOSSOFSYNC : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXNOTINTABLE : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXREALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXRUNDISP : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_TXUSRCLK2_TXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_TXKERR : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_TXUSRCLK2_TXRUNDISP : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
		tsetup_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_CONFIGENABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_CONFIGENABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_CONFIGENABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_CONFIGENABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_CONFIGIN_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_CONFIGIN_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_CONFIGIN_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_CONFIGIN_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_LOOPBACK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
		tsetup_LOOPBACK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
		thold_LOOPBACK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
		thold_LOOPBACK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
		tsetup_RXPOLARITY_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_RXPOLARITY_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_RXPOLARITY_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_RXPOLARITY_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		thold_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
		tsetup_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
		tsetup_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
		thold_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
		thold_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
		tsetup_TXFORCECRCERR_TXUSRCLK_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXFORCECRCERR_TXUSRCLK_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXFORCECRCERR_TXUSRCLK_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXFORCECRCERR_TXUSRCLK_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXINHIBIT_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXINHIBIT_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXINHIBIT_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXINHIBIT_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXPOLARITY_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXPOLARITY_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXPOLARITY_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXPOLARITY_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		ticd_RXUSRCLK : VitalDelayType := 0.000 ns;
		ticd_TXUSRCLK2 : VitalDelayType := 0.000 ns;
		ticd_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		ticd_RXRECCLK : VitalDelayType := 0.000 ns;
		ticd_TXUSRCLK : VitalDelayType := 0.000 ns;
		tisd_CHBONDI_RXUSRCLK : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
		tisd_CONFIGENABLE_TXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_CONFIGIN_TXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_ENCHANSYNC_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_LOOPBACK_TXUSRCLK2 : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
		tisd_RXPOLARITY_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_RXRESET_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_TXBYPASS8B10B_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
		tisd_TXCHARDISPMODE_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
		tisd_TXCHARDISPVAL_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
		tisd_TXCHARISK_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
		tisd_TXDATA_TXUSRCLK2 : VitalDelayArrayType(31 downto 0) := (others => 0.000 ns);
		tisd_TXFORCECRCERR_TXUSRCLK : VitalDelayType := 0.000 ns;
		tisd_TXINHIBIT_TXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_TXPOLARITY_TXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_TXRESET_TXUSRCLK2 : VitalDelayType := 0.000 ns
	);
	port
	(
		CHBONDDONE : out std_ulogic;
		CHBONDO : out std_logic_vector(3 downto 0);
		CONFIGOUT : out std_ulogic;
		RXBUFSTATUS : out std_logic_vector(1 downto 0);
		RXCHARISCOMMA : out std_logic_vector(3 downto 0);
		RXCHARISK : out std_logic_vector(3 downto 0);
		RXCHECKINGCRC : out std_ulogic;
		RXCLKCORCNT : out std_logic_vector(2 downto 0);
		RXCOMMADET : out std_ulogic;
		RXCRCERR : out std_ulogic;
		RXDATA : out std_logic_vector(31 downto 0);
		RXDISPERR : out std_logic_vector(3 downto 0);
		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
		RXNOTINTABLE : out std_logic_vector(3 downto 0);
		RXREALIGN : out std_ulogic;
		RXRECCLK : out std_ulogic;
		RXRUNDISP : out std_logic_vector(3 downto 0);
		TXBUFERR : out std_ulogic;
		TXKERR : out std_logic_vector(3 downto 0);
		TXN : out std_ulogic;
		TXP : out std_ulogic;
		TXRUNDISP : out std_logic_vector(3 downto 0);
		BREFCLK : in std_ulogic := 'X';
		BREFCLK2 : in std_ulogic := 'X';
		CHBONDI : in std_logic_vector(3 downto 0);
		CONFIGENABLE : in std_ulogic;
		CONFIGIN : in std_ulogic;
		ENCHANSYNC : in std_ulogic;
		ENMCOMMAALIGN : in std_ulogic;
		ENPCOMMAALIGN : in std_ulogic;
		LOOPBACK : in std_logic_vector(1 downto 0);
		POWERDOWN : in std_ulogic;
		REFCLK : in std_ulogic;
		REFCLK2 : in std_ulogic;
		REFCLKSEL : in std_ulogic;
		RXN : in std_ulogic;
		RXP : in std_ulogic;
		RXPOLARITY : in std_ulogic;
		RXRESET : in std_ulogic;
		RXUSRCLK : in std_ulogic;
		RXUSRCLK2 : in std_ulogic;
		TXBYPASS8B10B : in std_logic_vector(3 downto 0);
		TXCHARDISPMODE : in std_logic_vector(3 downto 0);
		TXCHARDISPVAL : in std_logic_vector(3 downto 0);
		TXCHARISK : in std_logic_vector(3 downto 0);
		TXDATA : in std_logic_vector(31 downto 0);
		TXFORCECRCERR : in std_ulogic;
		TXINHIBIT : in std_ulogic;
		TXPOLARITY : in std_ulogic;
		TXRESET : in std_ulogic;
		TXUSRCLK : in std_ulogic;
		TXUSRCLK2 : in std_ulogic
	);
end component;
----- component X_GT10 -----
component X_GT10
	generic
	(
		TimingChecksOn : boolean := TRUE;
		InstancePath : string := "*";
		Xon : boolean := TRUE;
		MsgOn : boolean := FALSE;
		LOC : string := "UNPLACED";
		ALIGN_COMMA_WORD : integer := 1;
		CHAN_BOND_LIMIT : integer := 16;
		CHAN_BOND_MODE : string := "OFF";
		CHAN_BOND_ONE_SHOT : boolean := FALSE;
		CHAN_BOND_SEQ_1_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_MASK : bit_vector := "0000";
		CHAN_BOND_SEQ_2_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_MASK : bit_vector := "0000";
		CHAN_BOND_SEQ_2_USE : boolean := FALSE;
		CHAN_BOND_SEQ_LEN : integer := 1;
		CHAN_BOND_64B66B_SV : boolean := FALSE;
		CLK_COR_8B10B_DE : boolean := FALSE;
		CLK_COR_MAX_LAT : integer := 36;
		CLK_COR_MIN_LAT : integer := 28;
		CLK_COR_SEQ_1_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_MASK : bit_vector := "0000";
		CLK_COR_SEQ_2_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_MASK : bit_vector := "0000";
		CLK_COR_SEQ_2_USE : boolean := FALSE;
		CLK_COR_SEQ_DROP : boolean := FALSE;
		CLK_COR_SEQ_LEN : integer := 1;
		CLK_CORRECT_USE : boolean := TRUE;
		COMMA_10B_MASK : bit_vector := "0001111111";
		DEC_MCOMMA_DETECT : boolean := TRUE;
		DEC_PCOMMA_DETECT : boolean := TRUE;
		DEC_VALID_COMMA_ONLY : boolean := TRUE;
		MCOMMA_10B_VALUE : bit_vector := "1010000011";
		MCOMMA_DETECT : boolean := TRUE;
		PCOMMA_10B_VALUE : bit_vector := "0101111100";
		PCOMMA_DETECT : boolean := TRUE;
		PMA_PWR_CNTRL : bit_vector := "11111111";
		PMA_SPEED : string := "0_32";
		PMA_SPEED_HEX : bit_vector := X"00ffcd24ca1504d00208c9050d4068";
		PMA_SPEED_USE : string := "PMA_SPEED";
		RX_BUFFER_USE : boolean := TRUE;
		RX_LOS_INVALID_INCR : integer := 1;
		RX_LOS_THRESHOLD : integer := 4;
		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;
		SH_CNT_MAX : integer := 64;
		SH_INVALID_CNT_MAX : integer := 16;
		TX_BUFFER_USE : boolean := TRUE;
		tpw_BREFCLKNIN_posedge : VitalDelayType := 0.000 ns;
		tpw_BREFCLKNIN_negedge : VitalDelayType := 0.000 ns;
		tpw_BREFCLKPIN_posedge : VitalDelayType := 0.000 ns;
		tpw_BREFCLKPIN_negedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK_negedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK2_posedge : VitalDelayType := 0.000 ns;
		tpw_REFCLK2_negedge : VitalDelayType := 0.000 ns;
		tperiod_BREFCLKNIN_posedge : VitalDelayType := 0.000 ns;
		tperiod_BREFCLKPIN_posedge : VitalDelayType := 0.000 ns;
		tperiod_REFCLK_posedge : VitalDelayType := 0.000 ns;
		tperiod_REFCLK2_posedge : VitalDelayType := 0.000 ns;
		tipd_BREFCLKNIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_BREFCLKPIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CHBONDI : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_ENCHANSYNC : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ENMCOMMAALIGN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ENPCOMMAALIGN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_LOOPBACK : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PMAINIT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PMAREGADDR : VitalDelayArrayType01 (5 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PMAREGDATAIN : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PMAREGRW : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PMAREGSTROBE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PMARXLOCKSEL : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_POWERDOWN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLKBSEL : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLKSEL : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXBLOCKSYNC64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCOMMADETUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_RXDEC64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXDEC8B10BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXDESCRAM64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXIGNOREBTF : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_RXN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXP : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXPOLARITY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXSLIDE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXUSRCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXUSRCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXBYPASS8B10B : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARDISPMODE : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARDISPVAL : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARISK : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXDATA : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXENC64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXENC8B10BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXGEARBOX64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXINHIBIT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXPOLARITY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXSCRAM64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXUSRCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXUSRCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_RXUSRCLK2_CHBONDDONE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK_CHBONDO : VitalDelayArrayType01(4 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXBUFSTATUS : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCHARISCOMMA : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCHARISK : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCLKCORCNT : VitalDelayArrayType01(2 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCOMMADET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXDATA : VitalDelayArrayType01(63 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXDISPERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXLOSSOFSYNC : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXNOTINTABLE : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXREALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_TXUSRCLK2_TXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_TXKERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_TXUSRCLK2_TXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tsetup_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
		tsetup_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
		thold_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
		thold_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
		tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		thold_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
		thold_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
		tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		thold_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
		tsetup_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);
		tsetup_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);
		thold_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);
		thold_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);
		ticd_RXUSRCLK : VitalDelayType := 0.000 ns;
		ticd_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		ticd_TXUSRCLK2 : VitalDelayType := 0.000 ns;
		ticd_REFCLK : VitalDelayType := 0.000 ns;
		tisd_CHBONDI_RXUSRCLK : VitalDelayArrayType(4 downto 0) := (others => 0.000 ns);
		tisd_ENCHANSYNC_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_RXIGNOREBTF_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		tisd_TXBYPASS8B10B_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXCHARDISPMODE_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXCHARDISPVAL_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXCHARISK_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXDATA_TXUSRCLK2 : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns)
	);
	port
	(
		CHBONDDONE : out std_ulogic;
		CHBONDO : out std_logic_vector(4 downto 0);
		PMARXLOCK : out std_ulogic;
		RXBUFSTATUS : out std_logic_vector(1 downto 0);
		RXCHARISCOMMA : out std_logic_vector(7 downto 0);
		RXCHARISK : out std_logic_vector(7 downto 0);
		RXCLKCORCNT : out std_logic_vector(2 downto 0);
		RXCOMMADET : out std_ulogic;
		RXDATA : out std_logic_vector(63 downto 0);
		RXDISPERR : out std_logic_vector(7 downto 0);
		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
		RXNOTINTABLE : out std_logic_vector(7 downto 0);
		RXREALIGN : out std_ulogic;
		RXRECCLK : out std_ulogic;
		RXRUNDISP : out std_logic_vector(7 downto 0);
		TXBUFERR : out std_ulogic;
		TXKERR : out std_logic_vector(7 downto 0);
		TXN : out std_ulogic;
		TXOUTCLK : out std_ulogic;
		TXP : out std_ulogic;
		TXRUNDISP : out std_logic_vector(7 downto 0);
		BREFCLKNIN : in std_ulogic;
		BREFCLKPIN : in std_ulogic;
		CHBONDI : in std_logic_vector(4 downto 0);
		ENCHANSYNC : in std_ulogic;
		ENMCOMMAALIGN : in std_ulogic;
		ENPCOMMAALIGN : in std_ulogic;
		LOOPBACK : in std_logic_vector(1 downto 0);
		PMAINIT : in std_ulogic;
		PMAREGADDR : in std_logic_vector(5 downto 0);
		PMAREGDATAIN : in std_logic_vector(7 downto 0);
		PMAREGRW : in std_ulogic;
		PMAREGSTROBE : in std_ulogic;
		PMARXLOCKSEL : in std_logic_vector(1 downto 0);
		POWERDOWN : in std_ulogic;
		REFCLK : in std_ulogic;
		REFCLK2 : in std_ulogic;
		REFCLKBSEL : in std_ulogic;
		REFCLKSEL : in std_ulogic;
		RXBLOCKSYNC64B66BUSE : in std_ulogic;
		RXCOMMADETUSE : in std_ulogic;
		RXDATAWIDTH : in std_logic_vector(1 downto 0);
		RXDEC64B66BUSE : in std_ulogic;
		RXDEC8B10BUSE : in std_ulogic;
		RXDESCRAM64B66BUSE : in std_ulogic;
		RXIGNOREBTF : in std_ulogic;
		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		RXN : in std_ulogic;
		RXP : in std_ulogic;
		RXPOLARITY : in std_ulogic;
		RXRESET : in std_ulogic;
		RXSLIDE : in std_ulogic;
		RXUSRCLK : in std_ulogic;
		RXUSRCLK2 : in std_ulogic;
		TXBYPASS8B10B : in std_logic_vector(7 downto 0);
		TXCHARDISPMODE : in std_logic_vector(7 downto 0);
		TXCHARDISPVAL : in std_logic_vector(7 downto 0);
		TXCHARISK : in std_logic_vector(7 downto 0);
		TXDATA : in std_logic_vector(63 downto 0);
		TXDATAWIDTH : in std_logic_vector(1 downto 0);
		TXENC64B66BUSE : in std_ulogic;
		TXENC8B10BUSE : in std_ulogic;
		TXGEARBOX64B66BUSE : in std_ulogic;
		TXINHIBIT : in std_ulogic;
		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		TXPOLARITY : in std_ulogic;
		TXRESET : in std_ulogic;
		TXSCRAM64B66BUSE : in std_ulogic;
		TXUSRCLK : in std_ulogic;
		TXUSRCLK2 : in std_ulogic
	);
end component;
----- component X_GT11 -----
component X_GT11
	generic
	(
		TimingChecksOn : boolean := TRUE;
		InstancePath : string := "*";
		Xon : boolean := TRUE;
		MsgOn : boolean := TRUE;
		LOC : string := "UNPLACED";
		IN_DELAY : time := 0 ps;
		OUT_DELAY : VitalDelayType01 := (0 ps, 0 ps);
		ALIGN_COMMA_WORD : integer := 4;
		BANDGAPSEL : boolean := FALSE;
		BIASRESSEL : boolean := FALSE;
		CCCB_ARBITRATOR_DISABLE : boolean := FALSE;
		CHAN_BOND_LIMIT : integer := 16;
		CHAN_BOND_MODE : string := "NONE";
		CHAN_BOND_ONE_SHOT : boolean := FALSE;
		CHAN_BOND_SEQ_1_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_MASK : bit_vector := "1110";
		CHAN_BOND_SEQ_2_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_MASK : bit_vector := "1110";
		CHAN_BOND_SEQ_2_USE : boolean := FALSE;
		CHAN_BOND_SEQ_LEN : integer := 1;
		CLK_CORRECT_USE : boolean := FALSE;
		CLK_COR_8B10B_DE : boolean := FALSE;
		CLK_COR_MAX_LAT : integer := 48;
		CLK_COR_MIN_LAT : integer := 36;
		CLK_COR_SEQ_1_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_MASK : bit_vector := "1110";
		CLK_COR_SEQ_2_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_MASK : bit_vector := "1110";
		CLK_COR_SEQ_2_USE : boolean := FALSE;
		CLK_COR_SEQ_DROP : boolean := FALSE;
		CLK_COR_SEQ_LEN : integer := 1;
		COMMA32 : boolean := FALSE;
		COMMA_10B_MASK : bit_vector := X"3FF";
		CYCLE_LIMIT_SEL : bit_vector := "00";
		DCDR_FILTER : bit_vector := "010";
		DEC_MCOMMA_DETECT : boolean := TRUE;
		DEC_PCOMMA_DETECT : boolean := TRUE;
		DEC_VALID_COMMA_ONLY : boolean := TRUE;
		DIGRX_FWDCLK : bit_vector := "00";
		DIGRX_SYNC_MODE : boolean := FALSE;
		ENABLE_DCDR : boolean := FALSE;
		FDET_HYS_CAL : bit_vector := "010";
		FDET_HYS_SEL : bit_vector := "100";
		FDET_LCK_CAL : bit_vector := "100";
		FDET_LCK_SEL : bit_vector := "001";
		GT11_MODE : string := "DONT_CARE";
		IREFBIASMODE : bit_vector := "11";
		LOOPCAL_WAIT : bit_vector := "00";
		MCOMMA_32B_VALUE : bit_vector := X"00000000";
		MCOMMA_DETECT : boolean := TRUE;
		OPPOSITE_SELECT : boolean := FALSE;
		PCOMMA_32B_VALUE : bit_vector := X"00000000";
		PCOMMA_DETECT : boolean := TRUE;
		PCS_BIT_SLIP : boolean := FALSE;
		PMACLKENABLE : boolean := TRUE;
		PMACOREPWRENABLE : boolean := TRUE;
		PMAIREFTRIM : bit_vector := "0111";
		PMAVBGCTRL : bit_vector := "00000";
		PMAVREFTRIM : bit_vector := "0111";
		PMA_BIT_SLIP : boolean := FALSE;
		POWER_ENABLE : boolean := TRUE;
		REPEATER : boolean := FALSE;
		RXACTST : boolean := FALSE;
		RXAFEEQ : bit_vector := "000000000";
		RXAFEPD : boolean := FALSE;
		RXAFETST : boolean := FALSE;
		RXAPD : boolean := FALSE;
		RXASYNCDIVIDE : bit_vector := "11";
		RXBY_32 : boolean := FALSE;
		RXCDRLOS : bit_vector := "000000";
		RXCLK0_FORCE_PMACLK : boolean := FALSE;
		RXCLKMODE : bit_vector := "110001";
		RXCMADJ : bit_vector := "10";
		RXCPSEL : boolean := TRUE;
		RXCPTST : boolean := FALSE;
		RXCRCCLOCKDOUBLE : boolean := FALSE;
		RXCRCENABLE : boolean := FALSE;
		RXCRCINITVAL : bit_vector := X"00000000";
		RXCRCINVERTGEN : boolean := FALSE;
		RXCRCSAMECLOCK : boolean := FALSE;
		RXCTRL1 : bit_vector := X"200";
		RXCYCLE_LIMIT_SEL : bit_vector := "00";
		RXDATA_SEL : bit_vector := "00";
		RXDCCOUPLE : boolean := FALSE;
		RXDIGRESET : boolean := FALSE;
		RXDIGRX : boolean := FALSE;
		RXEQ : bit_vector := X"4000000000000000";
		RXFDCAL_CLOCK_DIVIDE : string := "NONE";
		RXFDET_HYS_CAL : bit_vector := "010";
		RXFDET_HYS_SEL : bit_vector := "100";
		RXFDET_LCK_CAL : bit_vector := "100";
		RXFDET_LCK_SEL : bit_vector := "001";
		RXFECONTROL1 : bit_vector := "00";
		RXFECONTROL2 : bit_vector := "000";
		RXFETUNE : bit_vector := "01";
		RXLB : boolean := FALSE;
		RXLKADJ : bit_vector := "00000";
		RXLKAPD : boolean := FALSE;
		RXLOOPCAL_WAIT : bit_vector := "00";
		RXLOOPFILT : bit_vector := "0111";
		RXOUTDIV2SEL : integer := 1;
		RXPD : boolean := FALSE;
		RXPDDTST : boolean := TRUE;
		RXPLLNDIVSEL : integer := 8;
		RXPMACLKSEL : string := "REFCLK1";
		RXRCPADJ : bit_vector := "011";
		RXRCPPD : boolean := FALSE;
		RXRECCLK1_USE_SYNC : boolean := FALSE;
		RXRIBADJ : bit_vector := "11";
		RXRPDPD : boolean := FALSE;
		RXRSDPD : boolean := FALSE;
		RXSLOWDOWN_CAL : bit_vector := "00";
		RXUSRDIVISOR : integer := 1;
		RXVCODAC_INIT : bit_vector := "1010000000";
		RXVCO_CTRL_ENABLE : boolean := FALSE;
		RX_BUFFER_USE : boolean := TRUE;
		RX_CLOCK_DIVIDER : bit_vector := "00";
		SAMPLE_8X : boolean := FALSE;
		SH_CNT_MAX : integer := 64;
		SH_INVALID_CNT_MAX : integer := 16;
		SLOWDOWN_CAL : bit_vector := "00";
		TXABPMACLKSEL : string := "REFCLK1";
		TXAPD : boolean := FALSE;
		TXAREFBIASSEL : boolean := TRUE;
		TXASYNCDIVIDE : bit_vector := "11";
		TXCLK0_FORCE_PMACLK : boolean := FALSE;
		TXCLKMODE : bit_vector := "1001";
		TXCPSEL : boolean := TRUE;
		TXCRCCLOCKDOUBLE : boolean := FALSE;
		TXCRCENABLE : boolean := FALSE;
		TXCRCINITVAL : bit_vector := X"00000000";
		TXCRCINVERTGEN : boolean := FALSE;
		TXCRCSAMECLOCK : boolean := FALSE;
		TXCTRL1 : bit_vector := X"200";
		TXDATA_SEL : bit_vector := "00";
		TXDAT_PRDRV_DAC : bit_vector := "111";
		TXDAT_TAP_DAC : bit_vector := "10110";
		TXDIGPD : boolean := FALSE;
		TXFDCAL_CLOCK_DIVIDE : string := "NONE";
		TXHIGHSIGNALEN : boolean := TRUE;
		TXLOOPFILT : bit_vector := "0111";
		TXLVLSHFTPD : boolean := FALSE;
		TXOUTCLK1_USE_SYNC : boolean := FALSE;
		TXOUTDIV2SEL : integer := 1;
		TXPD : boolean := FALSE;
		TXPHASESEL : boolean := FALSE;
		TXPLLNDIVSEL : integer := 8;
		TXPOST_PRDRV_DAC : bit_vector := "111";
		TXPOST_TAP_DAC : bit_vector := "01110";
		TXPOST_TAP_PD : boolean := TRUE;
		TXPRE_PRDRV_DAC : bit_vector := "111";
		TXPRE_TAP_DAC : bit_vector := "00000";
		TXPRE_TAP_PD : boolean := TRUE;
		TXSLEWRATE : boolean := FALSE;
		TXTERMTRIM : bit_vector := "1100";
		TX_BUFFER_USE : boolean := TRUE;
		TX_CLOCK_DIVIDER : bit_vector := "00";
		VCODAC_INIT : bit_vector := "1010000000";
		VCO_CTRL_ENABLE : boolean := FALSE;
		VREFBIASMODE : bit_vector := "11";
		tperiod_RXUSRCLK_posedge : VitalDelayType := 0.0 ns;
		tperiod_RXUSRCLK2_posedge : VitalDelayType := 0.0 ns;
		tperiod_TXUSRCLK_posedge : VitalDelayType := 0.0 ns;
		tperiod_TXUSRCLK2_posedge : VitalDelayType := 0.0 ns;
		tperiod_RXCRCCLK_posedge : VitalDelayType := 0.0 ns;
		tperiod_RXCRCINTCLK_posedge : VitalDelayType := 0.0 ns;
		tperiod_TXCRCCLK_posedge : VitalDelayType := 0.0 ns;
		tperiod_TXCRCINTCLK_posedge : VitalDelayType := 0.0 ns;
		tperiod_DCLK_posedge : VitalDelayType := 0.0 ns;
		tipd_CHBONDI : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_ENCHANSYNC : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ENMCOMMAALIGN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ENPCOMMAALIGN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_LOOPBACK : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_POWERDOWN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXBLOCKSYNC64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCOMMADETUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_RXDEC64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXDEC8B10BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXDESCRAM64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXIGNOREBTF : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_RXPOLARITY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXSLIDE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXUSRCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXUSRCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXBYPASS8B10B : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARDISPMODE : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARDISPVAL : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCHARISK : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXDATA : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXENC64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXENC8B10BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXGEARBOX64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXINHIBIT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXPOLARITY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXSCRAM64B66BUSE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXUSRCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXUSRCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCLKSTABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXPMARESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXCLKSTABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXPMARESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCRCIN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_RXCRCDATAWIDTH : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_RXCRCDATAVALID : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCRCINIT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCRCRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCRCPD : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCRCCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXCRCINTCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXCRCIN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCRCDATAWIDTH : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXCRCDATAVALID : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXCRCINIT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXCRCRESET : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXCRCPD : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXCRCCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXCRCINTCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXSYNC : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXSYNC : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TXENOOB : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DADDR : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_DEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DWE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DI : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_RX1P : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RX1N : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_GREFCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLK1 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLK2 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PMACFGIN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_PMACFG2IN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_TXREFCLKIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_RXUSRCLK_CHBONDO : VitalDelayArrayType01(4 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXSTATUS : VitalDelayArrayType01(5 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCHARISCOMMA : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCHARISK : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXCOMMADET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXDATA : VitalDelayArrayType01(63 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXDISPERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXLOSSOFSYNC : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXNOTINTABLE : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXREALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_TXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_TXKERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_TXUSRCLK2_TXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXLOCK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_TXLOCK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXUSRCLK2_RXCYCLELIMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_TXCYCLELIMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_RXCALFAIL : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_TXUSRCLK2_TXCALFAIL : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_RXCRCINTCLK_RXCRCOUT : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_TXCRCINTCLK_TXCRCOUT : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_RXUSRCLK2_RXSIGDET : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_DCLK_DRDY : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_DCLK_DO : VitalDelayArrayType01(15 downto 0) := (others => (0.1 ns, 0.1 ns));
		tsetup_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
		tsetup_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
		thold_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
		thold_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
		tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_ENMCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_ENMCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_ENMCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_ENMCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_ENPCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_ENPCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_ENPCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_ENPCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCOMMADETUSE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCOMMADETUSE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCOMMADETUSE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCOMMADETUSE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXSLIDE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXSLIDE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXSLIDE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXSLIDE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		tsetup_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		thold_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		thold_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		tsetup_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCLKSTABLE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCLKSTABLE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCLKSTABLE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCLKSTABLE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXPMARESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXPMARESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXPMARESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXPMARESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCLKSTABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCLKSTABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCLKSTABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCLKSTABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXPMARESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXPMARESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXPMARESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXPMARESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		thold_RXCRCIN_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		thold_RXCRCIN_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_RXCRCDATAVALID_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCRCDATAVALID_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCRCDATAVALID_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCRCDATAVALID_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCRCINIT_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCRCINIT_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCRCINIT_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCRCINIT_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCRCRESET_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXCRCRESET_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCRCRESET_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXCRCRESET_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		thold_TXCRCIN_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		thold_TXCRCIN_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
		tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		thold_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
		tsetup_TXCRCDATAVALID_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCRCDATAVALID_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCRCDATAVALID_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCRCDATAVALID_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCRCINIT_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCRCINIT_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCRCINIT_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCRCINIT_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCRCRESET_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXCRCRESET_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCRCRESET_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXCRCRESET_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXSYNC_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXSYNC_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXSYNC_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXSYNC_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RXSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RXSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXENOOB_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TXENOOB_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXENOOB_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TXENOOB_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DADDR_DCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_DADDR_DCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_DADDR_DCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		thold_DADDR_DCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
		tsetup_DEN_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DEN_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_DEN_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_DEN_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DWE_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DWE_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_DWE_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_DWE_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DI_DCLK_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		tsetup_DI_DCLK_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_DI_DCLK_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		thold_DI_DCLK_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
		ticd_RXUSRCLK : VitalDelayType := 0.000 ns;
		ticd_RXUSRCLK2 : VitalDelayType := 0.000 ns;
		ticd_TXUSRCLK2 : VitalDelayType := 0.000 ns;
		ticd_RXCRCINTCLK : VitalDelayType := 0.000 ns;
		ticd_TXCRCINTCLK : VitalDelayType := 0.000 ns;
		ticd_DCLK : VitalDelayType := 0.000 ns;
		tisd_CHBONDI : VitalDelayArrayType(4 downto 0) := (others => 0.000 ns);
		tipd_combusin : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
		tisd_ENCHANSYNC : VitalDelayType := 0.000 ns;
		tisd_ENMCOMMAALIGN : VitalDelayType := 0.000 ns;
		tisd_ENPCOMMAALIGN : VitalDelayType := 0.000 ns;
		tisd_RXCOMMADETUSE : VitalDelayType := 0.000 ns;
		tisd_RXIGNOREBTF : VitalDelayType := 0.000 ns;
		tisd_RXRESET : VitalDelayType := 0.000 ns;
		tisd_RXSLIDE : VitalDelayType := 0.000 ns;
		tisd_TXBYPASS8B10B : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXCHARDISPMODE : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXCHARDISPVAL : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXCHARISK : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_TXDATA : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns);
		tisd_TXRESET : VitalDelayType := 0.000 ns;
		tisd_RXCLKSTABLE : VitalDelayType := 0.000 ns;
		tisd_RXPMARESET : VitalDelayType := 0.000 ns;
		tisd_TXCLKSTABLE : VitalDelayType := 0.000 ns;
		tisd_TXPMARESET : VitalDelayType := 0.000 ns;
		tisd_RXCRCIN : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns);
		tisd_RXCRCDATAWIDTH : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
		tisd_RXCRCDATAVALID : VitalDelayType := 0.000 ns;
		tisd_RXCRCINIT : VitalDelayType := 0.000 ns;
		tisd_RXCRCRESET : VitalDelayType := 0.000 ns;
		tisd_TXCRCIN : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns);
		tisd_TXCRCDATAWIDTH : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
		tisd_TXCRCDATAVALID : VitalDelayType := 0.000 ns;
		tisd_TXCRCINIT : VitalDelayType := 0.000 ns;
		tisd_TXCRCRESET : VitalDelayType := 0.000 ns;
		tisd_TXSYNC : VitalDelayType := 0.000 ns;
		tisd_RXSYNC : VitalDelayType := 0.000 ns;
		tisd_TXENOOB : VitalDelayType := 0.000 ns;
		tisd_DADDR : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
		tisd_DEN : VitalDelayType := 0.000 ns;
		tisd_DWE : VitalDelayType := 0.000 ns;
		tisd_DI : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns)
	);
	port
	(
		CHBONDO : out std_logic_vector(4 downto 0);
		COMBUSOUT : out std_logic_vector(15 downto 0);
		DO : out std_logic_vector(15 downto 0);
		DRDY : out std_ulogic;
		RXBUFERR : out std_ulogic;
		RXCALFAIL : out std_ulogic;
		RXCHARISCOMMA : out std_logic_vector(7 downto 0);
		RXCHARISK : out std_logic_vector(7 downto 0);
		RXCOMMADET : out std_ulogic;
		RXCRCOUT : out std_logic_vector(31 downto 0);
		RXCYCLELIMIT : out std_ulogic;
		RXDATA : out std_logic_vector(63 downto 0);
		RXDISPERR : out std_logic_vector(7 downto 0);
		RXLOCK : out std_ulogic;
		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
		RXMCLK : out std_ulogic;
		RXNOTINTABLE : out std_logic_vector(7 downto 0);
		RXPCSHCLKOUT : out std_ulogic;
		RXREALIGN : out std_ulogic;
		RXRECCLK1 : out std_ulogic;
		RXRECCLK2 : out std_ulogic;
		RXRUNDISP : out std_logic_vector(7 downto 0);
		RXSIGDET : out std_ulogic;
		RXSTATUS : out std_logic_vector(5 downto 0);
		TX1N : out std_ulogic;
		TX1P : out std_ulogic;
		TXBUFERR : out std_ulogic;
		TXCALFAIL : out std_ulogic;
		TXCRCOUT : out std_logic_vector(31 downto 0);
		TXCYCLELIMIT : out std_ulogic;
		TXKERR : out std_logic_vector(7 downto 0);
		TXLOCK : out std_ulogic;
		TXOUTCLK1 : out std_ulogic;
		TXOUTCLK2 : out std_ulogic;
		TXPCSHCLKOUT : out std_ulogic;
		TXRUNDISP : out std_logic_vector(7 downto 0);
		CHBONDI : in std_logic_vector(4 downto 0);
		COMBUSIN : in std_logic_vector(15 downto 0);
		DADDR : in std_logic_vector(7 downto 0);
		DCLK : in std_ulogic;
		DEN : in std_ulogic;
		DI : in std_logic_vector(15 downto 0);
		DWE : in std_ulogic;
		ENCHANSYNC : in std_ulogic;
		ENMCOMMAALIGN : in std_ulogic;
		ENPCOMMAALIGN : in std_ulogic;
		GREFCLK : in std_ulogic;
		LOOPBACK : in std_logic_vector(1 downto 0);
		POWERDOWN : in std_ulogic;
		REFCLK1 : in std_ulogic;
		REFCLK2 : in std_ulogic;
		RX1N : in std_ulogic;
		RX1P : in std_ulogic;
		RXBLOCKSYNC64B66BUSE : in std_ulogic;
		RXCLKSTABLE : in std_ulogic;
		RXCOMMADETUSE : in std_ulogic;
		RXCRCCLK : in std_ulogic;
		RXCRCDATAVALID : in std_ulogic;
		RXCRCDATAWIDTH : in std_logic_vector(2 downto 0);
		RXCRCIN : in std_logic_vector(63 downto 0);
		RXCRCINIT : in std_ulogic;
		RXCRCINTCLK : in std_ulogic;
		RXCRCPD : in std_ulogic;
		RXCRCRESET : in std_ulogic;
		RXDATAWIDTH : in std_logic_vector(1 downto 0);
		RXDEC64B66BUSE : in std_ulogic;
		RXDEC8B10BUSE : in std_ulogic;
		RXDESCRAM64B66BUSE : in std_ulogic;
		RXIGNOREBTF : in std_ulogic;
		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		RXPMARESET : in std_ulogic;
		RXPOLARITY : in std_ulogic;
		RXRESET : in std_ulogic;
		RXSLIDE : in std_ulogic;
		RXSYNC : in std_ulogic;
		RXUSRCLK : in std_ulogic;
		RXUSRCLK2 : in std_ulogic;
		TXBYPASS8B10B : in std_logic_vector(7 downto 0);
		TXCHARDISPMODE : in std_logic_vector(7 downto 0);
		TXCHARDISPVAL : in std_logic_vector(7 downto 0);
		TXCHARISK : in std_logic_vector(7 downto 0);
		TXCLKSTABLE : in std_ulogic;
		TXCRCCLK : in std_ulogic;
		TXCRCDATAVALID : in std_ulogic;
		TXCRCDATAWIDTH : in std_logic_vector(2 downto 0);
		TXCRCIN : in std_logic_vector(63 downto 0);
		TXCRCINIT : in std_ulogic;
		TXCRCINTCLK : in std_ulogic;
		TXCRCPD : in std_ulogic;
		TXCRCRESET : in std_ulogic;
		TXDATA : in std_logic_vector(63 downto 0);
		TXDATAWIDTH : in std_logic_vector(1 downto 0);
		TXENC64B66BUSE : in std_ulogic;
		TXENC8B10BUSE : in std_ulogic;
		TXENOOB : in std_ulogic;
		TXGEARBOX64B66BUSE : in std_ulogic;
		TXINHIBIT : in std_ulogic;
		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		TXPMARESET : in std_ulogic;
		TXPOLARITY : in std_ulogic;
		TXRESET : in std_ulogic;
		TXSCRAM64B66BUSE : in std_ulogic;
		TXSYNC : in std_ulogic;
		TXUSRCLK : in std_ulogic;
		TXUSRCLK2 : in std_ulogic
	);
end component;
----- component X_GT11CLK -----
component X_GT11CLK
	generic
	(
		TimingChecksOn : boolean := TRUE;
		InstancePath : string := "*";
		Xon : boolean := TRUE;
		MsgOn : boolean := FALSE;
		LOC : string := "UNPLACED";
		REFCLKSEL : string := "MGTCLK";
		SYNCLK1OUTEN : string := "ENABLE";
		SYNCLK2OUTEN : string := "DISABLE";
		tipd_MGTCLKP : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_MGTCLKN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_SYNCLK1IN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_SYNCLK2IN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_REFCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RXBCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_MGTCLKP_SYNCLK1OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_SYNCLK1IN_SYNCLK1OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_SYNCLK2IN_SYNCLK1OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_REFCLK_SYNCLK1OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_RXBCLK_SYNCLK1OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_MGTCLKP_SYNCLK2OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_SYNCLK1IN_SYNCLK2OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_SYNCLK2IN_SYNCLK2OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_REFCLK_SYNCLK2OUT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tpd_RXBCLK_SYNCLK2OUT : VitalDelayType01 := (0.0 ns, 0.0 ns)
	);
	port
	(
		SYNCLK1OUT : out std_ulogic;
		SYNCLK2OUT : out std_ulogic;
		REFCLK : in std_ulogic;
		MGTCLKN : in std_ulogic;
		MGTCLKP : in std_ulogic;
		RXBCLK : in std_ulogic;
		SYNCLK1IN : in std_ulogic;
		SYNCLK2IN : in std_ulogic
	);
end component;
----- component X_IBUFDS -----
component X_IBUFDS
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		CAPACITANCE : string := "DONT_CARE";
		DIFF_TERM : boolean := FALSE;
		IBUF_DELAY_VALUE : string := "0";
		IFD_DELAY_VALUE : string := "AUTO";
		IOSTANDARD : string := "DEFAULT";
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_IB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_IB_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I : in std_ulogic;
		IB : in std_ulogic
	);
end component;
----- component X_IDDR -----
component X_IDDR
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_C : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_R : VitalDelayType01 := (0 ps, 0 ps);
		tipd_S : VitalDelayType01 := (0 ps, 0 ps);
		tpd_C_Q1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_C_Q2 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_R_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_R_Q2 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_S_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_S_Q2 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q2 : VitalDelayType01 := (0 ps, 0 ps);
		ticd_C : VitalDelayType := 0 ps;
		tisd_D_C : VitalDelayType := 0 ps;
		tisd_CE_C : VitalDelayType := 0 ps;
		tisd_GSR_C : VitalDelayType := 0 ps;
		tisd_R_C : VitalDelayType := 0 ps;
		tisd_S_C : VitalDelayType := 0 ps;
		tsetup_CE_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE_C_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_CE_C_negedge_negedge : VitalDelayType := 0 ps;
		thold_CE_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_CE_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_CE_C_posedge_negedge : VitalDelayType := 0 ps;
		thold_CE_C_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_D_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_D_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_D_C_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_D_C_negedge_negedge : VitalDelayType := 0 ps;
		thold_D_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_D_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_D_C_posedge_negedge : VitalDelayType := 0 ps;
		thold_D_C_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_R_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_R_C_negedge_negedge : VitalDelayType := 0 ps;
		thold_R_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_R_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_R_C_posedge_negedge : VitalDelayType := 0 ps;
		thold_R_C_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_S_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_S_C_negedge_negedge : VitalDelayType := 0 ps;
		thold_S_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_S_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_S_C_posedge_negedge : VitalDelayType := 0 ps;
		thold_S_C_negedge_negedge : VitalDelayType := 0 ps;
		tpw_C_posedge : VitalDelayType := 0 ps;
		tpw_C_negedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tpw_R_posedge : VitalDelayType := 0 ps;
		tpw_S_posedge : VitalDelayType := 0 ps;
		tperiod_C_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C_posedge_negedge : VitalDelayType := 0 ps;
		trecovery_R_C_negedge_negedge : VitalDelayType := 0 ps;
		trecovery_S_C_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_S_C_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_S_C_posedge_negedge : VitalDelayType := 0 ps;
		trecovery_S_C_negedge_negedge : VitalDelayType := 0 ps;
		tremoval_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C_posedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C_posedge_negedge : VitalDelayType := 0 ps;
		tremoval_R_C_negedge_negedge : VitalDelayType := 0 ps;
		tremoval_S_C_posedge_posedge : VitalDelayType := 0 ps;
		tremoval_S_C_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_S_C_posedge_negedge : VitalDelayType := 0 ps;
		tremoval_S_C_negedge_negedge : VitalDelayType := 0 ps;
		DDR_CLK_EDGE : string := "OPPOSITE_EDGE";
		INIT_Q1 : bit := '0';
		INIT_Q2 : bit := '0';
		SRTYPE : string := "SYNC"
	);
	port
	(
		Q1 : out std_ulogic;
		Q2 : out std_ulogic;
		C : in std_ulogic;
		CE : in std_ulogic;
		D : in std_ulogic;
		R : in std_ulogic;
		S : in std_ulogic
	);
end component;
----- component X_IDDR2 -----
component X_IDDR2
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tbpd_GSR_Q0_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_R_Q0_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_S_Q0_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_GSR_Q1_C1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_R_Q1_C1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_S_Q1_C1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_C0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_C1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_R : VitalDelayType01 := (0 ps, 0 ps);
		tipd_S : VitalDelayType01 := (0 ps, 0 ps);
		tpd_C0_Q0 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_C0_Q1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_C1_Q0 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_C1_Q1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_R_Q0 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_R_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_S_Q0 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_S_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q0 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		ticd_C0 : VitalDelayType := 0.0 ps;
		ticd_C1 : VitalDelayType := 0.0 ps;
		tisd_D_C0 : VitalDelayType := 0.0 ps;
		tisd_D_C1 : VitalDelayType := 0.0 ps;
		tisd_CE_C0 : VitalDelayType := 0.0 ps;
		tisd_CE_C1 : VitalDelayType := 0.0 ps;
		tisd_GSR_C0 : VitalDelayType := 0.0 ps;
		tisd_GSR_C1 : VitalDelayType := 0.0 ps;
		tisd_R_C0 : VitalDelayType := 0.0 ps;
		tisd_R_C1 : VitalDelayType := 0.0 ps;
		tisd_S_C0 : VitalDelayType := 0.0 ps;
		tisd_S_C1 : VitalDelayType := 0.0 ps;
		tsetup_CE_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D_C0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_D_C0_negedge_posedge : VitalDelayType := 0 ps;
		thold_D_C0_posedge_posedge : VitalDelayType := 0 ps;
		thold_D_C0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_D_C1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_D_C1_negedge_posedge : VitalDelayType := 0 ps;
		thold_D_C1_posedge_posedge : VitalDelayType := 0 ps;
		thold_D_C1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		thold_R_C0_posedge_posedge : VitalDelayType := 0 ps;
		thold_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		thold_R_C1_posedge_posedge : VitalDelayType := 0 ps;
		thold_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		thold_S_C0_posedge_posedge : VitalDelayType := 0 ps;
		thold_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		thold_S_C1_posedge_posedge : VitalDelayType := 0 ps;
		thold_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		tpw_C0_negedge : VitalDelayType := 0 ps;
		tpw_C0_posedge : VitalDelayType := 0 ps;
		tpw_C1_negedge : VitalDelayType := 0 ps;
		tpw_C1_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tpw_R_posedge : VitalDelayType := 0 ps;
		tpw_S_posedge : VitalDelayType := 0 ps;
		tperiod_C0_posedge : VitalDelayType := 0 ps;
		tperiod_C1_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		DDR_ALIGNMENT : string := "NONE";
		INIT_Q0 : bit := '0';
		INIT_Q1 : bit := '0';
		SRTYPE : string := "SYNC"
	);
	port
	(
		Q0 : out std_ulogic;
		Q1 : out std_ulogic;
		C0 : in std_ulogic;
		C1 : in std_ulogic;
		CE : in std_ulogic;
		D : in std_ulogic;
		R : in std_ulogic;
		S : in std_ulogic
	);
end component;
----- component X_IDELAY -----
component X_IDELAY
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_C : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_I : VitalDelayType01 := (0 ps, 0 ps);
		tipd_INC : VitalDelayType01 := (0 ps, 0 ps);
		tipd_RST : VitalDelayType01 := (0 ps, 0 ps);
		tpd_I_O : VitalDelayType01 := (100 ps, 100 ps);
		tpd_C_O : VitalDelayType01 := (100 ps, 100 ps);
		tpd_GSR_O : VitalDelayType01 := (0 ps, 0 ps);
		tisd_GSR_C : VitalDelayType := 0.0 ps;
		ticd_C : VitalDelayType := 0.0 ps;
		tsetup_CE_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CE_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_CE_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_CE_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_I_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_I_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_I_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_I_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_INC_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_INC_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_INC_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_INC_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RST_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RST_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_RST_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_RST_C_negedge_posedge : VitalDelayType := 0 ps;
		tpw_C_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tperiod_C_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
		IOBDELAY_TYPE : string := "DEFAULT";
		IOBDELAY_VALUE : integer := 0;
		SIM_TAPDELAY_VALUE : integer := 75
	);
	port
	(
		O : out std_ulogic;
		C : in std_ulogic;
		CE : in std_ulogic;
		I : in std_ulogic;
		INC : in std_ulogic;
		RST : in std_ulogic
	);
end component;
----- component X_IDELAYCTRL -----
component X_IDELAYCTRL
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_REFCLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_RST : VitalDelayType01 := (0 ps, 0 ps);
		tpd_REFCLK_RDY : VitalDelayType01 := (100 ps, 100 ps);
		tpd_RST_RDY : VitalDelayType01 := (0 ps, 0 ps);
		tisd_RST_REFCLK : VitalDelayType := 0.0 ps;
		ticd_REFCLK : VitalDelayType := 0.0 ps;
		tsetup_RST_REFCLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RST_REFCLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RST_REFCLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RST_REFCLK_negedge_posedge : VitalDelayType := 0 ps;
		tpw_REFCLK_posedge : VitalDelayType := 0 ps;
		tperiod_REFCLK_posedge : VitalDelayType := 0 ps
	);
	port
	(
		RDY : out std_ulogic;
		REFCLK : in std_ulogic;
		RST : in std_ulogic
	);
end component;
----- component X_INV -----
component X_INV
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PATHPULSE : time := 0 ps
	);
	port
	(
		O : out std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_IPAD -----
component X_IPAD
	generic
	(
		LOC : string := "UNPLACED"
	);
	port
	(
		PAD : in std_ulogic
	);
end component;
----- component X_ISERDES -----
component X_ISERDES
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_BITSLIP : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE2 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLKDIV : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D : VitalDelayType01 := (0 ps, 0 ps);
		tipd_DLYCE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_DLYINC : VitalDelayType01 := (0 ps, 0 ps);
		tipd_DLYRST : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_OCLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_REV : VitalDelayType01 := (0 ps, 0 ps);
		tipd_SR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_SHIFTIN1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_SHIFTIN2 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_D_O : VitalDelayType01 := (0 ps, 0 ps);
		tpd_CLKDIV_Q1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKDIV_Q2 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKDIV_Q3 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKDIV_Q4 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKDIV_Q5 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKDIV_Q6 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_SR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_SR_Q2 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_SR_Q3 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_SR_Q4 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_SR_Q5 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_SR_Q6 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q2 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q3 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q4 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q5 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q6 : VitalDelayType01 := (0 ps, 0 ps);
		ticd_CLKDIV : VitalDelayType := 0.0 ps;
		ticd_CLK : VitalDelayType := 0.0 ps;
		ticd_OCLK : VitalDelayType := 0.0 ps;
		tisd_BITSLIP_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_CE1_CLK : VitalDelayType := 0.0 ps;
		tisd_CE1_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_CE2_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_D_CLK : VitalDelayType := 0.0 ps;
		tisd_DLYCE_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_DLYINC_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_DLYRST_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_GSR : VitalDelayType := 0.0 ps;
		tisd_REV_CLK : VitalDelayType := 0.0 ps;
		tisd_SR_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_SHIFTIN1 : VitalDelayType := 0.0 ps;
		tisd_SHIFTIN2 : VitalDelayType := 0.0 ps;
		tsetup_D_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D_CLK_posedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_D_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D_CLK_negedge_negedge : VitalDelayType := 0.0 ps;
		thold_D_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D_CLK_posedge_negedge : VitalDelayType := 0.0 ps;
		thold_D_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D_CLK_negedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_CE1_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE1_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE1_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE1_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE1_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE1_CLK_posedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_CE1_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE1_CLK_negedge_negedge : VitalDelayType := 0.0 ps;
		thold_CE1_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE1_CLK_posedge_negedge : VitalDelayType := 0.0 ps;
		thold_CE1_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE1_CLK_negedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_CE2_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE2_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE2_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE2_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_SR_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_SR_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_SR_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_SR_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_REV_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_REV_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_REV_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_REV_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_BITSLIP_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_BITSLIP_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_BITSLIP_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_BITSLIP_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_DLYINC_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_DLYINC_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_DLYINC_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_DLYINC_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_DLYCE_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_DLYCE_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_DLYCE_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_DLYCE_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_DLYRST_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_DLYRST_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_DLYRST_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_DLYRST_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tpw_CLK_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tpw_REV_posedge : VitalDelayType := 0 ps;
		tpw_SR_posedge : VitalDelayType := 0 ps;
		tperiod_CLK_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_REV_CLK_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_SR_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_REV_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_SR_CLK_negedge_posedge : VitalDelayType := 0 ps;
		BITSLIP_ENABLE : boolean := false;
		DATA_RATE : string := "DDR";
		DATA_WIDTH : integer := 4;
		INIT_Q1 : bit := '0';
		INIT_Q2 : bit := '0';
		INIT_Q3 : bit := '0';
		INIT_Q4 : bit := '0';
		INTERFACE_TYPE : string := "MEMORY";
		IOBDELAY : string := "NONE";
		IOBDELAY_TYPE : string := "DEFAULT";
		IOBDELAY_VALUE : integer := 0;
		NUM_CE : integer := 2;
		SERDES_MODE : string := "MASTER";
		SRVAL_Q1 : bit := '0';
		SRVAL_Q2 : bit := '0';
		SRVAL_Q3 : bit := '0';
		SRVAL_Q4 : bit := '0'
	);
	port
	(
		O : out std_ulogic;
		Q1 : out std_ulogic;
		Q2 : out std_ulogic;
		Q3 : out std_ulogic;
		Q4 : out std_ulogic;
		Q5 : out std_ulogic;
		Q6 : out std_ulogic;
		SHIFTOUT1 : out std_ulogic;
		SHIFTOUT2 : out std_ulogic;
		BITSLIP : in std_ulogic;
		CE1 : in std_ulogic;
		CE2 : in std_ulogic;
		CLK : in std_ulogic;
		CLKDIV : in std_ulogic;
		D : in std_ulogic;
		DLYCE : in std_ulogic;
		DLYINC : in std_ulogic;
		DLYRST : in std_ulogic;
		OCLK : in std_ulogic;
		REV : in std_ulogic;
		SHIFTIN1 : in std_ulogic;
		SHIFTIN2 : in std_ulogic;
		SR : in std_ulogic
	);
end component;
----- component X_KEEPER -----
component X_KEEPER
	generic
	(
		LOC : string := "UNPLACED";
		tipd_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : inout std_ulogic
	);
end component;
----- component X_LATCH -----
component X_LATCH
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		INIT : bit := '0';
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SET : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_I_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_GSR_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RST_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_SET_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_I_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		thold_SET_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		trecovery_RST_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		trecovery_SET_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tremoval_RST_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tremoval_SET_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		tpw_SET_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_SET_CLK : VitalDelayType := 0.000 ns
	);
	port
	(
		O : out std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		RST : in std_ulogic;
		SET : in std_ulogic
	);
end component;
----- component X_LATCHE -----
component X_LATCHE
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		INIT : bit := '0';
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SET : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_GE_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_I_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_GSR_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RST_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_SET_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_GE_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tsetup_GE_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		thold_GE_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		thold_GE_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		thold_SET_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		trecovery_RST_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		trecovery_SET_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tremoval_RST_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tremoval_SET_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_GE_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_SET_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		tpw_SET_posedge : VitalDelayType := 0.000 ns
	);
	port
	(
		O : out std_ulogic;
		CLK : in std_ulogic;
		GE : in std_ulogic;
		I : in std_ulogic;
		RST : in std_ulogic;
		SET : in std_ulogic
	);
end component;
----- component X_LUT2 -----
component X_LUT2
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		INIT : bit_vector := X"0"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic
	);
end component;
----- component X_LUT3 -----
component X_LUT3
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		INIT : bit_vector := X"00"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic
	);
end component;
----- component X_LUT4 -----
component X_LUT4
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		INIT : bit_vector := X"0000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic
	);
end component;
----- component X_LUT5 -----
component X_LUT5
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		INIT : bit_vector := X"00000000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		ADR4 : in std_ulogic
	);
end component;
----- component X_LUT6 -----
component X_LUT6
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		INIT : bit_vector := X"0000000000000000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		ADR4 : in std_ulogic;
		ADR5 : in std_ulogic
	);
end component;
----- component X_LUT7 -----
component X_LUT7
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		INIT : bit_vector := X"00000000000000000000000000000000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		ADR4 : in std_ulogic;
		ADR5 : in std_ulogic;
		ADR6 : in std_ulogic
	);
end component;
----- component X_LUT8 -----
component X_LUT8
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		INIT : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		ADR4 : in std_ulogic;
		ADR5 : in std_ulogic;
		ADR6 : in std_ulogic;
		ADR7 : in std_ulogic
	);
end component;
----- component X_MULT18X18 -----
component X_MULT18X18
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_A : VitalDelayArrayType01 (17 downto 0 ) := (others => (0 ps, 0 ps));
		tipd_B : VitalDelayArrayType01 (17 downto 0 ) := (others => (0 ps, 0 ps));
		tpd_A_P : VitalDelayArrayType01 (647 downto 0) := (others => (0 ps, 0 ps));
		tpd_B_P : VitalDelayArrayType01 (647 downto 0 ) := (others => (0 ps, 0 ps))
	);
	port
	(
		P : out std_logic_vector (35 downto 0);
		A : in std_logic_vector (17 downto 0);
		B : in std_logic_vector (17 downto 0)
	);
end component;
----- component X_MULT18X18S -----
component X_MULT18X18S
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_A : VitalDelayArrayType01 (17 downto 0 ) := (others => (0 ps, 0 ps));
		tipd_B : VitalDelayArrayType01 (17 downto 0 ) := (others => (0 ps, 0 ps));
		tipd_C : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_R : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_C_P : VitalDelayArrayType01 (35 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_P : VitalDelayArrayType01 (35 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_C_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_A_C_negedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		tsetup_A_C_posedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		tsetup_B_C_negedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		tsetup_B_C_posedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		tsetup_CE_C_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_C_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_R_C_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_R_C_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_A_C_negedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		thold_A_C_posedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		thold_B_C_negedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		thold_B_C_posedge_posedge : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		thold_CE_C_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_C_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_C_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_R_C_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_R_C_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_C : VitalDelayType := 0.000 ns;
		tisd_A_C : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		tisd_B_C : VitalDelayArrayType (17 downto 0) := (others => 0 ps);
		tisd_CE_C : VitalDelayType := 0.000 ns;
		tisd_GSR_C : VitalDelayType := 0.000 ns;
		tisd_R_C : VitalDelayType := 0.000 ns;
		tpw_C_posedge : VitalDelayType := 0.000 ns;
		tpw_C_negedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns
	);
	port
	(
		P : out std_logic_vector (35 downto 0);
		A : in std_logic_vector (17 downto 0);
		B : in std_logic_vector (17 downto 0);
		C : in std_ulogic;
		CE : in std_ulogic;
		R : in std_ulogic
	);
end component;
----- component X_MULT18X18SIO -----
component X_MULT18X18SIO
	generic
	(
		AREG : integer := 1;
		BREG : integer := 1;
		B_INPUT : string := "DIRECT";
		PREG : integer := 1;
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := false;
		LOC : string := "UNPLACED";
		tipd_A : VitalDelayArrayType01 (17 downto 0 ) := (others => (0 ps, 0 ps));
		tipd_B : VitalDelayArrayType01 (17 downto 0 ) := (others => (0 ps, 0 ps));
		tipd_BCIN : VitalDelayArrayType01 (17 downto 0 ) := (others => (0 ps, 0 ps));
		tipd_CEA : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CEB : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CEP : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := (0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := (0 ps, 0 ps);
		tipd_RSTP : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tpd_A_P : VitalDelayArrayType01 (647 downto 0 ) := (others => (0 ps, 0 ps));
		tpd_B_P : VitalDelayArrayType01 (647 downto 0 ) := (others => (0 ps, 0 ps));
		tpd_B_BCOUT : VitalDelayArrayType01 (323 downto 0 ) := (others => (0 ps, 0 ps));
		tpd_BCIN_P : VitalDelayArrayType01 (647 downto 0 ) := (others => (0 ps, 0 ps));
		tpd_BCIN_BCOUT : VitalDelayArrayType01 (323 downto 0 ) := (others => (0 ps, 0 ps));
		tpd_CLK_P : VitalDelayArrayType01 (35 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLK_BCOUT : VitalDelayArrayType01 (17 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_P : VitalDelayArrayType01 (35 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLK : VitalDelayType := 0 ps;
		tisd_A_CLK : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tisd_B_CLK : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tisd_BCIN_CLK : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tisd_CEA_CLK : VitalDelayType := 0 ps;
		tisd_CEB_CLK : VitalDelayType := 0 ps;
		tisd_CEP_CLK : VitalDelayType := 0 ps;
		tisd_GSR_CLK : VitalDelayType := 0 ps;
		tisd_RSTA_CLK : VitalDelayType := 0 ps;
		tisd_RSTB_CLK : VitalDelayType := 0 ps;
		tisd_RSTP_CLK : VitalDelayType := 0 ps;
		tsetup_A_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_A_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_B_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_B_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_BCIN_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_BCIN_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		tsetup_CEA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_CEP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_A_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_A_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_B_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_B_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_BCIN_CLK_posedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_BCIN_CLK_negedge_posedge : VitalDelayArrayType(17 downto 0) := (others => 0 ps);
		thold_CEA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CEB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_CEP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_CEP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLK_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTP_CLK_posedge_posedge : VitalDelayType := 0 ps;
		thold_RSTP_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tperiod_CLK_posedge : VitalDelayType := 0 ps;
		tpw_CLK_posedge : VitalDelayType := 0 ps;
		tpw_CLK_negedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps
	);
	port
	(
		BCOUT : out std_logic_vector (17 downto 0);
		P : out std_logic_vector (35 downto 0);
		A : in std_logic_vector (17 downto 0);
		B : in std_logic_vector (17 downto 0);
		BCIN : in std_logic_vector (17 downto 0);
		CEA : in std_ulogic;
		CEB : in std_ulogic;
		CEP : in std_ulogic;
		CLK : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		RSTP : in std_ulogic
	);
end component;
----- component X_MUX2 -----
component X_MUX2
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_IA : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_IB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SEL : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_IA_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_IB_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_SEL_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		IA : in std_ulogic;
		IB : in std_ulogic;
		SEL : in std_ulogic
	);
end component;
----- component X_MUXDDR -----
component X_MUXDDR
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK0_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_CLK1_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		CE : in std_ulogic;
		CLK0 : in std_ulogic;
		CLK1 : in std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic
	);
end component;
----- component X_OBUF -----
component X_OBUF
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PATHPULSE : time := 0 ps
	);
	port
	(
		O : out std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_OBUFDS -----
component X_OBUFDS
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_GTS_OB : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I_OB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PATHPULSE : time := 0 ps
	);
	port
	(
		O : out std_ulogic;
		OB : out std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_OBUFT -----
component X_OBUFT
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CTL : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CTL_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PATHPULSE : time := 0 ps
	);
	port
	(
		O : out std_ulogic;
		CTL : in std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_OBUFTDS -----
component X_OBUFTDS
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_T : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_GTS_OB : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I_OB : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_T_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_T_OB : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		PATHPULSE : time := 0 ps
	);
	port
	(
		O : out std_ulogic;
		OB : out std_ulogic;
		I : in std_ulogic;
		T : in std_ulogic
	);
end component;
----- component X_ODDR -----
component X_ODDR
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_C : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D2 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_R : VitalDelayType01 := (0 ps, 0 ps);
		tipd_S : VitalDelayType01 := (0 ps, 0 ps);
		tpd_C_Q : VitalDelayType01 := (100 ps, 100 ps);
		tpd_R_Q : VitalDelayType01 := (0 ps, 0 ps);
		tpd_S_Q : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
		ticd_C : VitalDelayType := 0.0 ps;
		tisd_D1_C : VitalDelayType := 0.0 ps;
		tisd_D2_C : VitalDelayType := 0.0 ps;
		tisd_CE_C : VitalDelayType := 0.0 ps;
		tisd_GSR_C : VitalDelayType := 0.0 ps;
		tisd_R_C : VitalDelayType := 0.0 ps;
		tisd_S_C : VitalDelayType := 0.0 ps;
		tsetup_CE_C_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C_posedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C_negedge_negedge : VitalDelayType := 0.0 ps;
		thold_CE_C_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C_posedge_negedge : VitalDelayType := 0.0 ps;
		thold_CE_C_negedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C_posedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C_negedge_negedge : VitalDelayType := 0.0 ps;
		thold_D1_C_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_C_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_C_posedge_negedge : VitalDelayType := 0.0 ps;
		thold_D1_C_negedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_D2_C_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D2_C_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D2_C_posedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_D2_C_negedge_negedge : VitalDelayType := 0.0 ps;
		thold_D2_C_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D2_C_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D2_C_posedge_negedge : VitalDelayType := 0.0 ps;
		thold_D2_C_negedge_negedge : VitalDelayType := 0.0 ps;
		tsetup_R_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_R_C_posedge_negedge : VitalDelayType := 0 ps;
		thold_R_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_R_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_R_C_negedge_negedge : VitalDelayType := 0 ps;
		thold_R_C_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_S_C_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_S_C_posedge_negedge : VitalDelayType := 0 ps;
		thold_S_C_posedge_posedge : VitalDelayType := 0 ps;
		thold_S_C_negedge_posedge : VitalDelayType := 0 ps;
		thold_S_C_negedge_negedge : VitalDelayType := 0 ps;
		thold_S_C_posedge_negedge : VitalDelayType := 0 ps;
		tpw_C_negedge : VitalDelayType := 0 ps;
		tpw_C_posedge : VitalDelayType := 0 ps;
		tpw_GSR_negedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tpw_R_negedge : VitalDelayType := 0 ps;
		tpw_R_posedge : VitalDelayType := 0 ps;
		tpw_S_negedge : VitalDelayType := 0 ps;
		tpw_S_posedge : VitalDelayType := 0 ps;
		tperiod_C_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C_negedge_negedge : VitalDelayType := 0 ps;
		trecovery_S_C_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_S_C_negedge_negedge : VitalDelayType := 0 ps;
		tremoval_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C_negedge_negedge : VitalDelayType := 0 ps;
		tremoval_S_C_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_S_C_negedge_negedge : VitalDelayType := 0 ps;
		DDR_CLK_EDGE : string := "OPPOSITE_EDGE";
		INIT : bit := '0';
		SRTYPE : string := "SYNC"
	);
	port
	(
		Q : out std_ulogic;
		C : in std_ulogic;
		CE : in std_ulogic;
		D1 : in std_ulogic;
		D2 : in std_ulogic;
		R : in std_ulogic;
		S : in std_ulogic
	);
end component;
----- component X_ODDR2 -----
component X_ODDR2
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_R_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tbpd_S_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_C0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_C1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D0 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_R : VitalDelayType01 := (0 ps, 0 ps);
		tipd_S : VitalDelayType01 := (0 ps, 0 ps);
		tpd_C0_Q : VitalDelayType01 := (100 ps, 100 ps);
		tpd_C1_Q : VitalDelayType01 := (100 ps, 100 ps);
		tpd_R_Q : VitalDelayType01 := (0 ps, 0 ps);
		tpd_S_Q : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
		ticd_C0 : VitalDelayType := 0.0 ps;
		ticd_C1 : VitalDelayType := 0.0 ps;
		tisd_D0_C0 : VitalDelayType := 0.0 ps;
		tisd_D1_C0 : VitalDelayType := 0.0 ps;
		tisd_D0_C1 : VitalDelayType := 0.0 ps;
		tisd_D1_C1 : VitalDelayType := 0.0 ps;
		tisd_CE_C0 : VitalDelayType := 0.0 ps;
		tisd_CE_C1 : VitalDelayType := 0.0 ps;
		tisd_GSR_C0 : VitalDelayType := 0.0 ps;
		tisd_GSR_C1 : VitalDelayType := 0.0 ps;
		tisd_R_C0 : VitalDelayType := 0.0 ps;
		tisd_R_C1 : VitalDelayType := 0.0 ps;
		tisd_S_C0 : VitalDelayType := 0.0 ps;
		tisd_S_C1 : VitalDelayType := 0.0 ps;
		tsetup_CE_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_CE_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_CE_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D0_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D0_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D0_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D0_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_C0_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_C0_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D0_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D0_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D0_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D0_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D1_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_C1_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_C1_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_R_C0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		thold_R_C0_posedge_posedge : VitalDelayType := 0 ps;
		thold_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		thold_R_C1_posedge_posedge : VitalDelayType := 0 ps;
		thold_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C0_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		thold_S_C0_posedge_posedge : VitalDelayType := 0 ps;
		thold_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C1_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		thold_S_C1_posedge_posedge : VitalDelayType := 0 ps;
		thold_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		tpw_C0_negedge : VitalDelayType := 0 ps;
		tpw_C0_posedge : VitalDelayType := 0 ps;
		tpw_C1_negedge : VitalDelayType := 0 ps;
		tpw_C1_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tpw_R_posedge : VitalDelayType := 0 ps;
		tpw_S_posedge : VitalDelayType := 0 ps;
		tperiod_C0_posedge : VitalDelayType := 0 ps;
		tperiod_C1_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C0_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_S_C0_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_R_C1_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_S_C1_negedge_posedge : VitalDelayType := 0 ps;
		DDR_ALIGNMENT : string := "NONE";
		INIT : bit := '0';
		SRTYPE : string := "SYNC"
	);
	port
	(
		Q : out std_ulogic;
		C0 : in std_ulogic;
		C1 : in std_ulogic;
		CE : in std_ulogic;
		D0 : in std_ulogic;
		D1 : in std_ulogic;
		R : in std_ulogic;
		S : in std_ulogic
	);
end component;
----- component X_ONE -----
component X_ONE
	generic
	(
		LOC : string := "UNPLACED"
	);
	port
	(
		O : out std_ulogic := '1'
	);
end component;
----- component X_OPAD -----
component X_OPAD
	generic
	(
		LOC : string := "UNPLACED"
	);
	port
	(
		PAD : out std_ulogic
	);
end component;
----- component X_OR16 -----
component X_OR16
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I9 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I10 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I11 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I12 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I13 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I14 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I15 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I9_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I10_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I11_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I12_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I13_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I14_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I15_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic;
		I9 : in std_ulogic;
		I10 : in std_ulogic;
		I11 : in std_ulogic;
		I12 : in std_ulogic;
		I13 : in std_ulogic;
		I14 : in std_ulogic;
		I15 : in std_ulogic
	);
end component;
----- component X_OR2 -----
component X_OR2
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic
	);
end component;
----- component X_OR3 -----
component X_OR3
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic
	);
end component;
----- component X_OR32 -----
component X_OR32
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I9 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I10 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I11 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I12 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I13 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I14 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I15 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I16 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I17 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I18 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I19 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I20 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I21 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I22 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I23 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I24 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I25 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I26 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I27 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I28 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I29 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I30 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I31 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I9_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I10_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I11_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I12_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I13_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I14_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I15_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I16_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I17_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I18_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I19_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I20_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I21_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I22_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I23_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I24_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I25_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I26_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I27_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I28_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I29_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I30_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I31_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic;
		I9 : in std_ulogic;
		I10 : in std_ulogic;
		I11 : in std_ulogic;
		I12 : in std_ulogic;
		I13 : in std_ulogic;
		I14 : in std_ulogic;
		I15 : in std_ulogic;
		I16 : in std_ulogic;
		I17 : in std_ulogic;
		I18 : in std_ulogic;
		I19 : in std_ulogic;
		I20 : in std_ulogic;
		I21 : in std_ulogic;
		I22 : in std_ulogic;
		I23 : in std_ulogic;
		I24 : in std_ulogic;
		I25 : in std_ulogic;
		I26 : in std_ulogic;
		I27 : in std_ulogic;
		I28 : in std_ulogic;
		I29 : in std_ulogic;
		I30 : in std_ulogic;
		I31 : in std_ulogic
	);
end component;
----- component X_OR4 -----
component X_OR4
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic
	);
end component;
----- component X_OR5 -----
component X_OR5
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic
	);
end component;
----- component X_OR6 -----
component X_OR6
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic
	);
end component;
----- component X_OR7 -----
component X_OR7
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic
	);
end component;
----- component X_OR8 -----
component X_OR8
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic
	);
end component;
----- component X_OR9 -----
component X_OR9
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic
	);
end component;
----- component X_OSERDES -----
component X_OSERDES
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLKDIV : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D2 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D3 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D4 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D5 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_D6 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_REV : VitalDelayType01 := (0 ps, 0 ps);
		tipd_SR : VitalDelayType01 := (0 ps, 0 ps);
		tipd_SHIFTIN1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_SHIFTIN2 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_OCE : VitalDelayType01 := (0 ps, 0 ps);
		tipd_T1 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_T2 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_T3 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_T4 : VitalDelayType01 := (0 ps, 0 ps);
		tipd_TCE : VitalDelayType01 := (0 ps, 0 ps);
		tpd_CLK_OQ : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLK_SHIFTOUT1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLK_SHIFTOUT2 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLK_TQ : VitalDelayType01 := (100 ps, 100 ps);
		tpd_T1_TQ : VitalDelayType01 := (100 ps, 100 ps);
		tbpd_T1_TQ_CLK : VitalDelayType01 := (100 ps, 100 ps);
		tpd_REV_OQ : VitalDelayType01 := (0 ps, 0 ps);
		tpd_REV_TQ : VitalDelayType01 := (0 ps, 0 ps);
		tpd_SR_OQ : VitalDelayType01 := (0 ps, 0 ps);
		tpd_SR_TQ : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_OQ : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_TQ : VitalDelayType01 := (0 ps, 0 ps);
		ticd_CLK : VitalDelayType := 0.0 ps;
		ticd_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_D1_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_D2_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_D3_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_D4_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_D5_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_D6_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_GSR : VitalDelayType := 0.0 ps;
		tisd_OCE_CLK : VitalDelayType := 0.0 ps;
		tisd_REV_CLK : VitalDelayType := 0.0 ps;
		tisd_SHIFTIN1 : VitalDelayType := 0.0 ps;
		tisd_SHIFTIN2 : VitalDelayType := 0.0 ps;
		tisd_SR_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_T1_CLK : VitalDelayType := 0.0 ps;
		tisd_T2_CLK : VitalDelayType := 0.0 ps;
		tisd_T1_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_T2_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_T3_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_T4_CLKDIV : VitalDelayType := 0.0 ps;
		tisd_TCE_CLK : VitalDelayType := 0.0 ps;
		tsetup_D1_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D1_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D1_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D2_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D2_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D2_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D2_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D3_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D3_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D3_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D3_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D4_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D4_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D4_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D4_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D5_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D5_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D5_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D5_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D6_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_D6_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_D6_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_D6_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T1_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T1_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_T1_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_T1_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T1_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T1_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_T1_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_T1_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T2_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T2_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_T2_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_T2_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T2_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T2_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_T2_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_T2_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T3_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T3_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_T3_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_T3_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T4_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_T4_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_T4_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_T4_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_OCE_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_OCE_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_OCE_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_OCE_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_TCE_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_TCE_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_TCE_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_TCE_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_REV_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_REV_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_REV_CLK_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_REV_CLK_negedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_SR_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_SR_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_SR_CLKDIV_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_SR_CLKDIV_negedge_posedge : VitalDelayType := 0.0 ps;
		tpw_CLK_posedge : VitalDelayType := 0 ps;
		tpw_CLK_negedge : VitalDelayType := 0 ps;
		tpw_CLKDIV_posedge : VitalDelayType := 0 ps;
		tpw_CLKDIV_negedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		tpw_REV_posedge : VitalDelayType := 0 ps;
		tpw_SR_posedge : VitalDelayType := 0 ps;
		tperiod_CLK_posedge : VitalDelayType := 0 ps;
		tperiod_CLKDIV_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKDIV_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_REV_CLK_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_SR_CLKDIV_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_GSR_CLKDIV_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_REV_CLK_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_SR_CLKDIV_negedge_posedge : VitalDelayType := 0 ps;
		DATA_RATE_OQ : string := "DDR";
		DATA_RATE_TQ : string := "DDR";
		DATA_WIDTH : integer := 4;
		INIT_OQ : bit := '0';
		INIT_TQ : bit := '0';
		SERDES_MODE : string := "MASTER";
		SRVAL_OQ : bit := '0';
		SRVAL_TQ : bit := '0';
		TRISTATE_WIDTH : integer := 4
	);
	port
	(
		OQ : out std_ulogic;
		SHIFTOUT1 : out std_ulogic;
		SHIFTOUT2 : out std_ulogic;
		TQ : out std_ulogic;
		CLK : in std_ulogic;
		CLKDIV : in std_ulogic;
		D1 : in std_ulogic;
		D2 : in std_ulogic;
		D3 : in std_ulogic;
		D4 : in std_ulogic;
		D5 : in std_ulogic;
		D6 : in std_ulogic;
		OCE : in std_ulogic;
		REV : in std_ulogic;
		SHIFTIN1 : in std_ulogic;
		SHIFTIN2 : in std_ulogic;
		SR : in std_ulogic;
		T1 : in std_ulogic;
		T2 : in std_ulogic;
		T3 : in std_ulogic;
		T4 : in std_ulogic;
		TCE : in std_ulogic
	);
end component;
----- component X_PD -----
component X_PD
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED"
	);
	port
	(
		O : out std_ulogic := 'L'
	);
end component;
----- component X_PMCD -----
component X_PMCD
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CLKA : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLKB : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLKC : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CLKD : VitalDelayType01 := (0 ps, 0 ps);
		tipd_REL : VitalDelayType01 := (0 ps, 0 ps);
		tipd_RST : VitalDelayType01 := (0 ps, 0 ps);
		tpd_CLKA_CLKA1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKA_CLKA1D2 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKA_CLKA1D4 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKA_CLKA1D8 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKB_CLKA1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKC_CLKA1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKD_CLKA1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKA_CLKB1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKB_CLKB1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKC_CLKB1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKD_CLKB1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKA_CLKC1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKB_CLKC1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKC_CLKC1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKD_CLKC1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKA_CLKD1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKB_CLKD1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKC_CLKD1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKD_CLKD1 : VitalDelayType01 := (100 ps, 100 ps);
		tpd_REL_CLKA1D2 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_REL_CLKA1D4 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_REL_CLKA1D8 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_RST_CLKA1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_RST_CLKA1D2 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_RST_CLKA1D4 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_RST_CLKA1D8 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_RST_CLKB1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_RST_CLKC1 : VitalDelayType01 := (0 ps, 0 ps);
		tpd_RST_CLKD1 : VitalDelayType01 := (0 ps, 0 ps);
		tbpd_RST_CLKD1_CLKD : VitalDelayType01 := (0.0 ps, 0.0 ps);
		tbpd_RST_CLKC1_CLKC : VitalDelayType01 := (0.0 ps, 0.0 ps);
		tbpd_RST_CLKB1_CLKB : VitalDelayType01 := (0.0 ps, 0.0 ps);
		tbpd_RST_CLKA1_CLKA : VitalDelayType01 := (0.0 ps, 0.0 ps);
		tbpd_RST_CLKA1D2_CLKA : VitalDelayType01 := (0.0 ps, 0.0 ps);
		tbpd_RST_CLKA1D4_CLKA : VitalDelayType01 := (0.0 ps, 0.0 ps);
		tbpd_RST_CLKA1D8_CLKA : VitalDelayType01 := (0.0 ps, 0.0 ps);
		tisd_REL_CLKA : VitalDelayType := 0.0 ps;
		tisd_RST_CLKA : VitalDelayType := 0.0 ps;
		tisd_RST_CLKB : VitalDelayType := 0.0 ps;
		tisd_RST_CLKC : VitalDelayType := 0.0 ps;
		tisd_RST_CLKD : VitalDelayType := 0.0 ps;
		tisd_RST_REL : VitalDelayType := 0.0 ps;
		ticd_CLKA : VitalDelayType := 0.0 ps;
		ticd_CLKB : VitalDelayType := 0.0 ps;
		ticd_CLKC : VitalDelayType := 0.0 ps;
		ticd_CLKD : VitalDelayType := 0.0 ps;
		ticd_REL : VitalDelayType := 0.0 ps;
		tsetup_REL_CLKA_posedge_posedge : VitalDelayType := 0.0 ps;
		tsetup_REL_CLKA_negedge_posedge : VitalDelayType := 0.0 ps;
		thold_REL_CLKA_posedge_posedge : VitalDelayType := 0.0 ps;
		thold_REL_CLKA_negedge_posedge : VitalDelayType := 0.0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKC_posedge : VitalDelayType := 0 ps;
		tpw_CLKC_negedge : VitalDelayType := 0 ps;
		tpw_CLKD_posedge : VitalDelayType := 0 ps;
		tpw_CLKD_negedge : VitalDelayType := 0 ps;
		tpw_REL_posedge : VitalDelayType := 0 ps;
		tpw_REL_negedge : VitalDelayType := 0 ps;
		tpw_RST_posedge : VitalDelayType := 0 ps;
		tpw_RST_negedge : VitalDelayType := 0 ps;
		tperiod_CLKA_posedge : VitalDelayType := 0 ps;
		tperiod_CLKB_posedge : VitalDelayType := 0 ps;
		tperiod_CLKC_posedge : VitalDelayType := 0 ps;
		tperiod_CLKD_posedge : VitalDelayType := 0 ps;
		trecovery_RST_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_RST_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_RST_CLKC_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_RST_CLKD_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_RST_REL_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_RST_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_RST_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_RST_CLKC_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_RST_CLKD_negedge_posedge : VitalDelayType := 0 ps;
		tremoval_RST_REL_negedge_posedge : VitalDelayType := 0 ps;
		EN_REL : boolean := FALSE;
		RST_DEASSERT_CLK : string := "CLKA"
	);
	port
	(
		CLKA1 : out std_ulogic;
		CLKA1D2 : out std_ulogic;
		CLKA1D4 : out std_ulogic;
		CLKA1D8 : out std_ulogic;
		CLKB1 : out std_ulogic;
		CLKC1 : out std_ulogic;
		CLKD1 : out std_ulogic;
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		CLKC : in std_ulogic;
		CLKD : in std_ulogic;
		REL : in std_ulogic;
		RST : in std_ulogic
	);
end component;
----- component X_PPC405 -----
component X_PPC405
	generic
	(
		TimingChecksOn : Boolean := TRUE;
		InstancePath : STRING := "*";
		Xon : Boolean := True;
		MsgOn : Boolean := False;
		LOC : string := "UNPLACED";
		tpd_bramdsocmclk_DSOCMBRAMABUS : VitalDelayArrayType01(8 to 29) := (others => (0.100 ns, 0.100 ns));
		tpd_bramdsocmclk_DSOCMBRAMBYTEWRITE : VitalDelayArrayType01(0 to 3) := (others => (0.100 ns, 0.100 ns));
		tpd_bramdsocmclk_DSOCMBRAMEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_bramdsocmclk_DSOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));
		tpd_bramisocmclk_ISOCMBRAMEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_bramisocmclk_ISOCMBRAMEVENWRITEEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_bramisocmclk_ISOCMBRAMODDWRITEEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_bramisocmclk_ISOCMBRAMRDABUS : VitalDelayArrayType01(8 to 28) := (others => (0.100 ns, 0.100 ns));
		tpd_bramisocmclk_ISOCMBRAMWRABUS : VitalDelayArrayType01(8 to 28) := (others => (0.100 ns, 0.100 ns));
		tpd_bramisocmclk_ISOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405CPMCORESLEEPREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405CPMMSRCE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405CPMMSREE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405CPMTIMERIRQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405CPMTIMERRESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405DBGMSRWE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405DBGSTOPACK : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405DBGWBCOMPLETE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405DBGWBFULL : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405DBGWBIAR : VitalDelayArrayType01(0 to 29) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405DCRABUS : VitalDelayArrayType01(0 to 9) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405DCRDBUSOUT : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405DCRREAD : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405DCRWRITE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405JTGPGMOUT : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405RSTCHIPRESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405RSTCORERESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405RSTSYSRESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405TRCCYCLE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405TRCEVENEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405TRCODDEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405TRCTRACESTATUS : VitalDelayArrayType01(0 to 3) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405TRCTRIGGEREVENTOUT : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE : VitalDelayArrayType01(0 to 10) := (others => (0.100 ns, 0.100 ns));
		tpd_cpmc405clock_C405XXXMACHINECHECK : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_cpmc405clock_DSOCMBUSY : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_jtgc405tck_C405JTGCAPTUREDR : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_jtgc405tck_C405JTGEXTEST : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_jtgc405tck_C405JTGSHIFTDR : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_jtgc405tck_C405JTGTDO : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_jtgc405tck_C405JTGTDOEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_jtgc405tck_C405JTGUPDATEDR : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCUABORT : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCUABUS : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));
		tpd_plbclk_C405PLBDCUBE : VitalDelayArrayType01(0 to 7) := (others => (0.100 ns, 0.100 ns));
		tpd_plbclk_C405PLBDCUCACHEABLE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCUGUARDED : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
		tpd_plbclk_C405PLBDCUREQUEST : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCURNW : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCUSIZE2 : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCUU0ATTR : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBDCUWRDBUS : VitalDelayArrayType01(0 to 63) := (others => (0.100 ns, 0.100 ns));
		tpd_plbclk_C405PLBDCUWRITETHRU : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBICUABORT : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBICUABUS : VitalDelayArrayType01(0 to 29) := (others => (0.100 ns, 0.100 ns));
		tpd_plbclk_C405PLBICUCACHEABLE : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBICUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
		tpd_plbclk_C405PLBICUREQUEST : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_plbclk_C405PLBICUSIZE : VitalDelayArrayType01(2 to 3) := (others => (0.100 ns, 0.100 ns));
		tpd_plbclk_C405PLBICUU0ATTR : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tipd_BRAMDSOCMCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_BRAMDSOCMRDDBUS : VitalDelayArrayType01 (0 TO 31) := (others => (0.0 ns, 0.0 ns));
		tipd_BRAMISOCMCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_BRAMISOCMRDDBUS : VitalDelayArrayType01 (0 TO 63) := (others => (0.0 ns, 0.0 ns));
		tipd_CPMC405CLOCK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CPMC405CORECLKINACTIVE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CPMC405CPUCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CPMC405JTAGCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CPMC405TIMERCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_CPMC405TIMERTICK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DBGC405DEBUGHALT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DBGC405EXTBUSHOLDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DBGC405UNCONDDEBUGEVENT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DCRC405ACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_DCRC405DBUSIN : VitalDelayArrayType01 (0 TO 31) := (others => (0.0 ns, 0.0 ns));
		tipd_DSARCVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
		tipd_DSCNTLVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
		tipd_EICC405CRITINPUTIRQ : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_EICC405EXTINPUTIRQ : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_ISARCVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
		tipd_ISCNTLVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
		tipd_JTGC405BNDSCANTDO : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_JTGC405TCK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_JTGC405TDI : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_JTGC405TMS : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_JTGC405TRSTNEG : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_MCBCPUCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_MCBJTAGEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_MCBTIMEREN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_MCPPCRST : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405DCUADDRACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405DCUBUSY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405DCUERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405DCURDDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405DCURDDBUS : VitalDelayArrayType01 (0 TO 63) := (others => (0.0 ns, 0.0 ns));
		tipd_PLBC405DCURDWDADDR : VitalDelayArrayType01 (1 TO 3) := (others => (0.0 ns, 0.0 ns));
		tipd_PLBC405DCUSSIZE1 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405DCUWRDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405ICUADDRACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405ICUBUSY : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405ICUERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405ICURDDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBC405ICURDDBUS : VitalDelayArrayType01 (0 TO 63) := (others => (0.0 ns, 0.0 ns));
		tipd_PLBC405ICURDWDADDR : VitalDelayArrayType01 (1 TO 3) := (others => (0.0 ns, 0.0 ns));
		tipd_PLBC405ICUSSIZE1 : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_PLBCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RSTC405RESETCHIP : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RSTC405RESETCORE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_RSTC405RESETSYS : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TIEC405DETERMINISTICMULT : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TIEC405DISOPERANDFWD : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TIEC405MMUEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TIEDSOCMDCRADDR : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
		tipd_TIEISOCMDCRADDR : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
		tipd_TRCC405TRACEDISABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tipd_TRCC405TRIGGEREVENTIN : VitalDelayType01 := (0.0 ns, 0.0 ns);
		tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tsetup_CPMC405CPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405CPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405CPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405CPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405JTAGCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405JTAGCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405JTAGCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405JTAGCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405TIMERCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405TIMERCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405TIMERCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405TIMERCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405TIMERTICK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405TIMERTICK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405TIMERTICK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405TIMERTICK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DBGC405DEBUGHALT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DBGC405DEBUGHALT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_DBGC405DEBUGHALT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_DBGC405DEBUGHALT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DBGC405UNCONDDEBUGEVENT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_DBGC405UNCONDDEBUGEVENT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DCRC405ACK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DCRC405ACK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_DCRC405ACK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_DCRC405ACK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		tsetup_DSARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_DSARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_DSARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_DSARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_DSCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_DSCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_EICC405CRITINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EICC405CRITINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EICC405CRITINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_EICC405CRITINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EICC405EXTINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EICC405EXTINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EICC405EXTINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_EICC405EXTINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCBCPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCBCPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCBCPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCBCPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCBJTAGEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCBJTAGEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCBJTAGEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCBJTAGEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCBTIMEREN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCBTIMEREN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCBTIMEREN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCBTIMEREN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCPPCRST_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_MCPPCRST_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCPPCRST_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_MCPPCRST_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBCLK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBCLK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBCLK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBCLK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RSTC405RESETCHIP_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RSTC405RESETCHIP_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RSTC405RESETCHIP_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_RSTC405RESETCHIP_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RSTC405RESETCORE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RSTC405RESETCORE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RSTC405RESETCORE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_RSTC405RESETCORE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RSTC405RESETSYS_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RSTC405RESETSYS_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RSTC405RESETSYS_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_RSTC405RESETSYS_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TIEC405DETERMINISTICMULT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TIEC405DETERMINISTICMULT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_TIEC405DETERMINISTICMULT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_TIEC405DETERMINISTICMULT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TIEC405DISOPERANDFWD_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TIEC405DISOPERANDFWD_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_TIEC405DISOPERANDFWD_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_TIEC405DISOPERANDFWD_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TIEC405MMUEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TIEC405MMUEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_TIEC405MMUEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_TIEC405MMUEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_TRCC405TRACEDISABLE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TRCC405TRACEDISABLE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_TRCC405TRACEDISABLE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_TRCC405TRACEDISABLE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_TRCC405TRIGGEREVENTIN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_TRCC405TRIGGEREVENTIN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ISARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_ISARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_ISARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_ISARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_ISCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		thold_ISCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tsetup_CPMC405CORECLKINACTIVE_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CPMC405CORECLKINACTIVE_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405CORECLKINACTIVE_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CPMC405CORECLKINACTIVE_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_DBGC405EXTBUSHOLDACK_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_DBGC405EXTBUSHOLDACK_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405BNDSCANTDO_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405BNDSCANTDO_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405BNDSCANTDO_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405BNDSCANTDO_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405TDI_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405TDI_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405TDI_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405TDI_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405TMS_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405TMS_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405TMS_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405TMS_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405TRSTNEG_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_JTGC405TRSTNEG_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405TRSTNEG_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_JTGC405TRSTNEG_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tsetup_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		tsetup_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		thold_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		thold_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		tsetup_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tsetup_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		tsetup_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		thold_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		thold_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		tsetup_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
		ticd_bramdsocmclk : VitalDelayType := 0.000 ns;
		tisd_BRAMDSOCMRDDBUS_bramdsocmclk : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		ticd_bramisocmclk : VitalDelayType := 0.000 ns;
		tisd_BRAMISOCMRDDBUS_bramisocmclk : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		ticd_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_CPMC405CPUCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_CPMC405JTAGCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_CPMC405TIMERCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_CPMC405TIMERTICK_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_DBGC405DEBUGHALT_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_DBGC405UNCONDDEBUGEVENT_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_DCRC405ACK_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_DCRC405DBUSIN_cpmc405clock : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
		tisd_DSARCVALUE_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tisd_DSCNTLVALUE_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tisd_EICC405CRITINPUTIRQ_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_EICC405EXTINPUTIRQ_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_MCBCPUCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_MCBJTAGEN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_MCBTIMEREN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_MCPPCRST_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_PLBCLK_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_RSTC405RESETCHIP_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_RSTC405RESETCORE_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_RSTC405RESETSYS_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_TIEC405DETERMINISTICMULT_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_TIEC405DISOPERANDFWD_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_TIEC405MMUEN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_TIEDSOCMDCRADDR_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tisd_TIEISOCMDCRADDR_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tisd_TRCC405TRACEDISABLE_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_TRCC405TRIGGEREVENTIN_cpmc405clock : VitalDelayType := 0.000 ns;
		tisd_ISARCVALUE_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		tisd_ISCNTLVALUE_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
		ticd_jtgc405tck : VitalDelayType := 0.000 ns;
		tisd_CPMC405CORECLKINACTIVE_jtgc405tck : VitalDelayType := 0.000 ns;
		tisd_DBGC405EXTBUSHOLDACK_jtgc405tck : VitalDelayType := 0.000 ns;
		tisd_JTGC405BNDSCANTDO_jtgc405tck : VitalDelayType := 0.000 ns;
		tisd_JTGC405TDI_jtgc405tck : VitalDelayType := 0.000 ns;
		tisd_JTGC405TMS_jtgc405tck : VitalDelayType := 0.000 ns;
		tisd_JTGC405TRSTNEG_jtgc405tck : VitalDelayType := 0.000 ns;
		ticd_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUADDRACK_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUBUSY_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUERR_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCURDDACK_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCURDDBUS_PLBCLK : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tisd_PLBC405DCURDWDADDR_PLBCLK : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		tisd_PLBC405DCUSSIZE1_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUWRDACK_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICUADDRACK_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICUBUSY_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICUERR_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICURDDACK_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICURDDBUS_PLBCLK : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
		tisd_PLBC405ICURDWDADDR_PLBCLK : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
		tisd_PLBC405ICUSSIZE1_PLBCLK : VitalDelayType := 0.000 ns;
		tpw_BRAMDSOCMCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_BRAMDSOCMCLK_negedge : VitalDelayType := 0.000 ns;
		tpw_BRAMISOCMCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_BRAMISOCMCLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CPMC405CLOCK_posedge : VitalDelayType := 0.000 ns;
		tpw_CPMC405CLOCK_negedge : VitalDelayType := 0.000 ns;
		tpw_JTGC405TCK_posedge : VitalDelayType := 0.000 ns;
		tpw_JTGC405TCK_negedge : VitalDelayType := 0.000 ns;
		tpw_PLBCLK_posedge : VitalDelayType := 0.000 ns;
		tpw_PLBCLK_negedge : VitalDelayType := 0.000 ns;
		tperiod_CPMC405CLOCK_POSEDGE : VitalDelayType := 0.0 ns;
		tpd_GSR_C405RSTCORERESETREQ : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PPCUSER : std_logic_vector(0 to 3) := "0000"
	);
	port
	(
		C405CPMCORESLEEPREQ : out std_ulogic;
		C405CPMMSRCE : out std_ulogic;
		C405CPMMSREE : out std_ulogic;
		C405CPMTIMERIRQ : out std_ulogic;
		C405CPMTIMERRESETREQ : out std_ulogic;
		C405DBGMSRWE : out std_ulogic;
		C405DBGSTOPACK : out std_ulogic;
		C405DBGWBCOMPLETE : out std_ulogic;
		C405DBGWBFULL : out std_ulogic;
		C405DBGWBIAR : out std_logic_vector(0 TO 29);
		C405DCRABUS : out std_logic_vector(0 TO 9);
		C405DCRDBUSOUT : out std_logic_vector(0 TO 31);
		C405DCRREAD : out std_ulogic;
		C405DCRWRITE : out std_ulogic;
		C405JTGCAPTUREDR : out std_ulogic;
		C405JTGEXTEST : out std_ulogic;
		C405JTGPGMOUT : out std_ulogic;
		C405JTGSHIFTDR : out std_ulogic;
		C405JTGTDO : out std_ulogic;
		C405JTGTDOEN : out std_ulogic;
		C405JTGUPDATEDR : out std_ulogic;
		C405PLBDCUABORT : out std_ulogic;
		C405PLBDCUABUS : out std_logic_vector(0 TO 31);
		C405PLBDCUBE : out std_logic_vector(0 TO 7);
		C405PLBDCUCACHEABLE : out std_ulogic;
		C405PLBDCUGUARDED : out std_ulogic;
		C405PLBDCUPRIORITY : out std_logic_vector(0 TO 1);
		C405PLBDCUREQUEST : out std_ulogic;
		C405PLBDCURNW : out std_ulogic;
		C405PLBDCUSIZE2 : out std_ulogic;
		C405PLBDCUU0ATTR : out std_ulogic;
		C405PLBDCUWRDBUS : out std_logic_vector(0 TO 63);
		C405PLBDCUWRITETHRU : out std_ulogic;
		C405PLBICUABORT : out std_ulogic;
		C405PLBICUABUS : out std_logic_vector(0 TO 29);
		C405PLBICUCACHEABLE : out std_ulogic;
		C405PLBICUPRIORITY : out std_logic_vector(0 TO 1);
		C405PLBICUREQUEST : out std_ulogic;
		C405PLBICUSIZE : out std_logic_vector(2 TO 3);
		C405PLBICUU0ATTR : out std_ulogic;
		C405RSTCHIPRESETREQ : out std_ulogic;
		C405RSTCORERESETREQ : out std_ulogic;
		C405RSTSYSRESETREQ : out std_ulogic;
		C405TRCCYCLE : out std_ulogic;
		C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 TO 1);
		C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 TO 1);
		C405TRCTRACESTATUS : out std_logic_vector(0 TO 3);
		C405TRCTRIGGEREVENTOUT : out std_ulogic;
		C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 TO 10);
		C405XXXMACHINECHECK : out std_ulogic;
		DSOCMBRAMABUS : out std_logic_vector(8 TO 29);
		DSOCMBRAMBYTEWRITE : out std_logic_vector(0 TO 3);
		DSOCMBRAMEN : out std_ulogic;
		DSOCMBRAMWRDBUS : out std_logic_vector(0 TO 31);
		DSOCMBUSY : out std_ulogic;
		ISOCMBRAMEN : out std_ulogic;
		ISOCMBRAMEVENWRITEEN : out std_ulogic;
		ISOCMBRAMODDWRITEEN : out std_ulogic;
		ISOCMBRAMRDABUS : out std_logic_vector(8 TO 28);
		ISOCMBRAMWRABUS : out std_logic_vector(8 TO 28);
		ISOCMBRAMWRDBUS : out std_logic_vector(0 TO 31);
		BRAMDSOCMCLK : in std_ulogic;
		BRAMDSOCMRDDBUS : in std_logic_vector(0 TO 31);
		BRAMISOCMCLK : in std_ulogic;
		BRAMISOCMRDDBUS : in std_logic_vector(0 TO 63);
		CPMC405CLOCK : in std_ulogic;
		CPMC405CORECLKINACTIVE : in std_ulogic;
		CPMC405CPUCLKEN : in std_ulogic;
		CPMC405JTAGCLKEN : in std_ulogic;
		CPMC405TIMERCLKEN : in std_ulogic;
		CPMC405TIMERTICK : in std_ulogic;
		DBGC405DEBUGHALT : in std_ulogic;
		DBGC405EXTBUSHOLDACK : in std_ulogic;
		DBGC405UNCONDDEBUGEVENT : in std_ulogic;
		DCRC405ACK : in std_ulogic;
		DCRC405DBUSIN : in std_logic_vector(0 TO 31);
		DSARCVALUE : in std_logic_vector(0 TO 7);
		DSCNTLVALUE : in std_logic_vector(0 TO 7);
		EICC405CRITINPUTIRQ : in std_ulogic;
		EICC405EXTINPUTIRQ : in std_ulogic;
		ISARCVALUE : in std_logic_vector(0 TO 7);
		ISCNTLVALUE : in std_logic_vector(0 TO 7);
		JTGC405BNDSCANTDO : in std_ulogic;
		JTGC405TCK : in std_ulogic;
		JTGC405TDI : in std_ulogic;
		JTGC405TMS : in std_ulogic;
		JTGC405TRSTNEG : in std_ulogic;
		MCBCPUCLKEN : in std_ulogic;
		MCBJTAGEN : in std_ulogic;
		MCBTIMEREN : in std_ulogic;
		MCPPCRST : in std_ulogic;
		PLBC405DCUADDRACK : in std_ulogic;
		PLBC405DCUBUSY : in std_ulogic;
		PLBC405DCUERR : in std_ulogic;
		PLBC405DCURDDACK : in std_ulogic;
		PLBC405DCURDDBUS : in std_logic_vector(0 TO 63);
		PLBC405DCURDWDADDR : in std_logic_vector(1 TO 3);
		PLBC405DCUSSIZE1 : in std_ulogic;
		PLBC405DCUWRDACK : in std_ulogic;
		PLBC405ICUADDRACK : in std_ulogic;
		PLBC405ICUBUSY : in std_ulogic;
		PLBC405ICUERR : in std_ulogic;
		PLBC405ICURDDACK : in std_ulogic;
		PLBC405ICURDDBUS : in std_logic_vector(0 TO 63);
		PLBC405ICURDWDADDR : in std_logic_vector(1 TO 3);
		PLBC405ICUSSIZE1 : in std_ulogic;
		PLBCLK : in std_ulogic;
		RSTC405RESETCHIP : in std_ulogic;
		RSTC405RESETCORE : in std_ulogic;
		RSTC405RESETSYS : in std_ulogic;
		TIEC405DETERMINISTICMULT : in std_ulogic;
		TIEC405DISOPERANDFWD : in std_ulogic;
		TIEC405MMUEN : in std_ulogic;
		TIEDSOCMDCRADDR : in std_logic_vector(0 TO 7);
		TIEISOCMDCRADDR : in std_logic_vector(0 TO 7);
		TRCC405TRACEDISABLE : in std_ulogic;
		TRCC405TRIGGEREVENTIN : in std_ulogic
	);
end component;
----- component X_PPC405_ADV -----
component X_PPC405_ADV
	generic
	(
		TimingChecksOn : boolean := TRUE;
		InstancePath : string := "*";
		Xon : boolean := TRUE;
		MsgOn : boolean := FALSE;
		LOC : string := "UNPLACED";
		IN_DELAY : time := 1 ps;
		OUT_DELAY : VitalDelayType01 := (0 ps, 0 ps);
		tipd_BRAMDSOCMCLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_BRAMDSOCMRDDBUS : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
		tipd_BRAMISOCMCLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_BRAMISOCMDCRRDDBUS : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
		tipd_BRAMISOCMRDDBUS : VitalDelayArrayType01 (0 to 63) := (others => (100 ps, 100 ps));
		tipd_CPMC405CLOCK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CPMC405CORECLKINACTIVE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_CPMC405CPUCLKEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_CPMC405JTAGCLKEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_CPMC405SYNCBYPASS : VitalDelayType01 := (100 ps, 100 ps);
		tipd_CPMC405TIMERCLKEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_CPMC405TIMERTICK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_CPMDCRCLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_CPMFCMCLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_DBGC405DEBUGHALT : VitalDelayType01 := (100 ps, 100 ps);
		tipd_DBGC405EXTBUSHOLDACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_DBGC405UNCONDDEBUGEVENT : VitalDelayType01 := (100 ps, 100 ps);
		tipd_DSARCVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
		tipd_DSCNTLVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
		tipd_DSOCMRWCOMPLETE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_EICC405CRITINPUTIRQ : VitalDelayType01 := (100 ps, 100 ps);
		tipd_EICC405EXTINPUTIRQ : VitalDelayType01 := (100 ps, 100 ps);
		tipd_EXTDCRACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_EXTDCRDBUSIN : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
		tipd_FCMAPUCR : VitalDelayArrayType01 (0 to 3) := (others => (100 ps, 100 ps));
		tipd_FCMAPUDCDCREN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDFORCEALIGN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDFORCEBESTEERING : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDFPUOP : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDGPRWRITE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDLDSTBYTE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDLDSTDW : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDLDSTHW : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDLDSTQW : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDLDSTWD : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDLOAD : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDPRIVOP : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDRAEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDRBEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDSTORE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDTRAPBE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDTRAPLE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDUPDATE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDXERCAEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDCDXEROVEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDECODEBUSY : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUDONE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUEXCEPTION : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUEXEBLOCKINGMCO : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUEXECRFIELD : VitalDelayArrayType01 (0 to 2) := (others => (100 ps, 100 ps));
		tipd_FCMAPUEXENONBLOCKINGMCO : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUINSTRACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPULOADWAIT : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPURESULT : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
		tipd_FCMAPURESULTVALID : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUSLEEPNOTREADY : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUXERCA : VitalDelayType01 := (100 ps, 100 ps);
		tipd_FCMAPUXEROV : VitalDelayType01 := (100 ps, 100 ps);
		tipd_ISARCVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
		tipd_ISCNTLVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
		tipd_JTGC405BNDSCANTDO : VitalDelayType01 := (100 ps, 100 ps);
		tipd_JTGC405TCK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_JTGC405TDI : VitalDelayType01 := (100 ps, 100 ps);
		tipd_JTGC405TMS : VitalDelayType01 := (100 ps, 100 ps);
		tipd_JTGC405TRSTNEG : VitalDelayType01 := (100 ps, 100 ps);
		tipd_MCBCPUCLKEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_MCBJTAGEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_MCBTIMEREN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_MCPPCRST : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405DCUADDRACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405DCUBUSY : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405DCUERR : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405DCURDDACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405DCURDDBUS : VitalDelayArrayType01 (0 to 63) := (others => (100 ps, 100 ps));
		tipd_PLBC405DCURDWDADDR : VitalDelayArrayType01 (1 to 3) := (others => (100 ps, 100 ps));
		tipd_PLBC405DCUSSIZE1 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405DCUWRDACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405ICUADDRACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405ICUBUSY : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405ICUERR : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405ICURDDACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBC405ICURDDBUS : VitalDelayArrayType01 (0 to 63) := (others => (100 ps, 100 ps));
		tipd_PLBC405ICURDWDADDR : VitalDelayArrayType01 (1 to 3) := (others => (100 ps, 100 ps));
		tipd_PLBC405ICUSSIZE1 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_PLBCLK : VitalDelayType01 := (0 ps, 0 ps);
		tipd_RSTC405RESETCHIP : VitalDelayType01 := (100 ps, 100 ps);
		tipd_RSTC405RESETCORE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_RSTC405RESETSYS : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEAPUCONTROL : VitalDelayArrayType01 (0 to 15) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI1 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI2 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI3 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI4 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI5 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI6 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI7 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEAPUUDI8 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
		tipd_TIEC405DETERMINISTICMULT : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEC405DISOPERANDFWD : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEC405MMUEN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEDCRADDR : VitalDelayArrayType01 (0 to 5) := (others => (100 ps, 100 ps));
		tipd_TIEPVRBIT10 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEPVRBIT11 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEPVRBIT28 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEPVRBIT29 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEPVRBIT30 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEPVRBIT31 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEPVRBIT8 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TIEPVRBIT9 : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TRCC405TRACEDISABLE : VitalDelayType01 := (100 ps, 100 ps);
		tipd_TRCC405TRIGGEREVENTIN : VitalDelayType01 := (100 ps, 100 ps);
		tipd_EMACDCRDBUS : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
		tipd_EMACDCRACK : VitalDelayType01 := (100 ps, 100 ps);
		tipd_GSR : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CPMFCMCLK_APUFCMDECODED : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMDECUDI : VitalDelayArrayType01(0 to 2) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMFCMCLK_APUFCMDECUDIVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMENDIAN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMFLUSH : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMINSTRUCTION : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMFCMCLK_APUFCMINSTRVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMLOADBYTEEN : VitalDelayArrayType01(0 to 3) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMFCMCLK_APUFCMLOADDATA : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMFCMCLK_APUFCMLOADDVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMOPERANDVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMRADATA : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMFCMCLK_APUFCMRBDATA : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMFCMCLK_APUFCMWRITEBACKOK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMFCMCLK_APUFCMXERCA : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405CPMCORESLEEPREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405CPMMSRCE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405CPMMSREE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405CPMTIMERIRQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405CPMTIMERRESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405DBGLOADDATAONAPUDBUS : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405DBGMSRWE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405DBGSTOPACK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405DBGWBCOMPLETE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405DBGWBFULL : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405DBGWBIAR : VitalDelayArrayType01(0 to 29) := (others => (0.1 ns, 0.1 ns));
		tpd_JTGC405TCK_C405JTGCAPTUREDR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_JTGC405TCK_C405JTGEXTEST : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_JTGC405TCK_C405JTGPGMOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_JTGC405TCK_C405JTGSHIFTDR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_JTGC405TCK_C405JTGTDO : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_JTGC405TCK_C405JTGTDOEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_JTGC405TCK_C405JTGUPDATEDR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCUABORT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCUABUS : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_PLBCLK_C405PLBDCUBE : VitalDelayArrayType01(0 to 7) := (others => (0.1 ns, 0.1 ns));
		tpd_PLBCLK_C405PLBDCUCACHEABLE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCUGUARDED : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
		tpd_PLBCLK_C405PLBDCUREQUEST : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCURNW : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCUSIZE2 : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCUU0ATTR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBDCUWRDBUS : VitalDelayArrayType01(0 to 63) := (others => (0.1 ns, 0.1 ns));
		tpd_PLBCLK_C405PLBDCUWRITETHRU : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBICUABORT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBICUABUS : VitalDelayArrayType01(0 to 29) := (others => (0.1 ns, 0.1 ns));
		tpd_PLBCLK_C405PLBICUCACHEABLE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBICUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
		tpd_PLBCLK_C405PLBICUREQUEST : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_PLBCLK_C405PLBICUSIZE : VitalDelayArrayType01(2 to 3) := (others => (0.1 ns, 0.1 ns));
		tpd_PLBCLK_C405PLBICUU0ATTR : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405RSTCHIPRESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405RSTCORERESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405RSTSYSRESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405TRCCYCLE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405TRCEVENEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMC405CLOCK_C405TRCODDEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMC405CLOCK_C405TRCTRACESTATUS : VitalDelayArrayType01(0 to 3) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE : VitalDelayArrayType01(0 to 10) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMC405CLOCK_C405XXXMACHINECHECK : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMDSOCMCLK_DSOCMBRAMABUS : VitalDelayArrayType01(8 to 29) := (others => (0.1 ns, 0.1 ns));
		tpd_BRAMDSOCMCLK_DSOCMBRAMBYTEWRITE : VitalDelayArrayType01(0 to 3) := (others => (0.1 ns, 0.1 ns));
		tpd_BRAMDSOCMCLK_DSOCMBRAMEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_BRAMDSOCMCLK_DSOCMBUSY : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMDSOCMCLK_DSOCMRDADDRVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMDSOCMCLK_DSOCMWRADDRVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMDCRCLK_EXTDCRABUS : VitalDelayArrayType01(0 to 9) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMDCRCLK_EXTDCRDBUSOUT : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_CPMDCRCLK_EXTDCRREAD : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_CPMDCRCLK_EXTDCRWRITE : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMISOCMCLK_ISOCMBRAMEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMISOCMCLK_ISOCMBRAMEVENWRITEEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMISOCMCLK_ISOCMBRAMODDWRITEEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS : VitalDelayArrayType01(8 to 28) := (others => (0.1 ns, 0.1 ns));
		tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS : VitalDelayArrayType01(8 to 28) := (others => (0.1 ns, 0.1 ns));
		tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
		tpd_BRAMISOCMCLK_ISOCMDCRBRAMEVENEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMISOCMCLK_ISOCMDCRBRAMODDEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tpd_BRAMISOCMCLK_ISOCMDCRBRAMRDSELECT : VitalDelayType01 := (0.1 ns, 0.1 ns);
		tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		tsetup_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405CORECLKINACTIVE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405CORECLKINACTIVE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405CPUCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405CPUCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405CPUCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405CPUCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405JTAGCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405JTAGCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405TIMERCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405TIMERCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405TIMERTICK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_CPMC405TIMERTICK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405TIMERTICK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_CPMC405TIMERTICK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DBGC405DEBUGHALT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DBGC405DEBUGHALT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_DBGC405DEBUGHALT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_DBGC405DEBUGHALT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_DSOCMRWCOMPLETE_BRAMDSOCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_DSOCMRWCOMPLETE_BRAMDSOCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_EICC405CRITINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_EICC405CRITINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_EICC405EXTINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_EICC405EXTINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_EXTDCRACK_CPMDCRCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_EXTDCRACK_CPMDCRCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_EXTDCRACK_CPMDCRCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_EXTDCRACK_CPMDCRCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_FCMAPUCR_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
		tsetup_FCMAPUCR_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
		thold_FCMAPUCR_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
		thold_FCMAPUCR_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
		tsetup_FCMAPUDCDCREN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDCREN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDCREN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDCREN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDFORCEALIGN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDFORCEALIGN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDFPUOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDFPUOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDFPUOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDFPUOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDGPRWRITE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDGPRWRITE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTBYTE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTBYTE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTDW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTDW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTHW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTHW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTQW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTQW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLDSTWD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLDSTWD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLOAD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDLOAD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLOAD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDLOAD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDPRIVOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDPRIVOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDRAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDRAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDRAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDRAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDRBEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDRBEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDRBEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDRBEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDSTORE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDSTORE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDSTORE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDSTORE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDTRAPBE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDTRAPBE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDTRAPLE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDTRAPLE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDUPDATE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDUPDATE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDUPDATE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDUPDATE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDXERCAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDXERCAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDCDXEROVEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDCDXEROVEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDECODEBUSY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDECODEBUSY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDECODEBUSY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDECODEBUSY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDONE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUDONE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDONE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUDONE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUEXCEPTION_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUEXCEPTION_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUEXCEPTION_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUEXCEPTION_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
		tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
		thold_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
		thold_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
		tsetup_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUINSTRACK_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUINSTRACK_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUINSTRACK_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUINSTRACK_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPULOADWAIT_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPULOADWAIT_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPULOADWAIT_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPULOADWAIT_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
		tsetup_FCMAPURESULTVALID_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPURESULTVALID_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPURESULTVALID_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPURESULTVALID_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUSLEEPNOTREADY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUSLEEPNOTREADY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUXERCA_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUXERCA_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUXERCA_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUXERCA_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUXEROV_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_FCMAPUXEROV_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUXEROV_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_FCMAPUXEROV_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405BNDSCANTDO_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405BNDSCANTDO_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405BNDSCANTDO_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405BNDSCANTDO_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405TDI_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405TDI_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405TDI_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405TDI_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405TMS_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405TMS_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405TMS_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405TMS_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405TRSTNEG_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_JTGC405TRSTNEG_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405TRSTNEG_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_JTGC405TRSTNEG_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		tsetup_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		tsetup_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		thold_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		thold_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		tsetup_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
		tsetup_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		tsetup_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		thold_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		thold_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
		tsetup_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RSTC405RESETCHIP_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RSTC405RESETCHIP_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RSTC405RESETCHIP_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RSTC405RESETCHIP_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RSTC405RESETCORE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RSTC405RESETCORE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RSTC405RESETCORE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RSTC405RESETCORE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RSTC405RESETSYS_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_RSTC405RESETSYS_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_RSTC405RESETSYS_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_RSTC405RESETSYS_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TRCC405TRACEDISABLE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TRCC405TRACEDISABLE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		tsetup_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		thold_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
		thold_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
		tperiod_CPMC405CLOCK_POSEDGE : VitalDelayType := 0.0 ns;
		tpw_CPMC405CLOCK_posedge : VitalDelayType := 0.000 ns;
		tpw_CPMC405CLOCK_negedge : VitalDelayType := 0.000 ns;
		ticd_BRAMDSOCMCLK : VitalDelayType := 0.000 ns;
		ticd_BRAMISOCMCLK : VitalDelayType := 0.000 ns;
		ticd_CPMC405CLOCK : VitalDelayType := 0.000 ns;
		ticd_CPMDCRCLK : VitalDelayType := 0.000 ns;
		ticd_CPMFCMCLK : VitalDelayType := 0.000 ns;
		ticd_JTGC405TCK : VitalDelayType := 0.000 ns;
		ticd_PLBCLK : VitalDelayType := 0.000 ns;
		tisd_BRAMDSOCMRDDBUS : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
		tisd_BRAMISOCMDCRRDDBUS : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
		tisd_BRAMISOCMRDDBUS : VitalDelayArrayType(0 to 63) := (others => 0.000 ns);
		tisd_CPMC405CORECLKINACTIVE : VitalDelayType := 0.000 ns;
		tisd_CPMC405CPUCLKEN : VitalDelayType := 0.000 ns;
		tisd_CPMC405JTAGCLKEN : VitalDelayType := 0.000 ns;
		tisd_CPMC405TIMERCLKEN : VitalDelayType := 0.000 ns;
		tisd_CPMC405TIMERTICK : VitalDelayType := 0.000 ns;
		tisd_DBGC405DEBUGHALT : VitalDelayType := 0.000 ns;
		tisd_DBGC405EXTBUSHOLDACK : VitalDelayType := 0.000 ns;
		tisd_DBGC405UNCONDDEBUGEVENT : VitalDelayType := 0.000 ns;
		tisd_DSOCMRWCOMPLETE : VitalDelayType := 0.000 ns;
		tisd_EICC405CRITINPUTIRQ : VitalDelayType := 0.000 ns;
		tisd_EICC405EXTINPUTIRQ : VitalDelayType := 0.000 ns;
		tisd_EXTDCRACK : VitalDelayType := 0.000 ns;
		tisd_EXTDCRDBUSIN : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
		tisd_FCMAPUCR : VitalDelayArrayType(0 to 3) := (others => 0.000 ns);
		tisd_FCMAPUDCDCREN : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDFORCEALIGN : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDFORCEBESTEERING : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDFPUOP : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDGPRWRITE : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDLDSTBYTE : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDLDSTDW : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDLDSTHW : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDLDSTQW : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDLDSTWD : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDLOAD : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDPRIVOP : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDRAEN : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDRBEN : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDSTORE : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDTRAPBE : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDTRAPLE : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDUPDATE : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDXERCAEN : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDCDXEROVEN : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDECODEBUSY : VitalDelayType := 0.000 ns;
		tisd_FCMAPUDONE : VitalDelayType := 0.000 ns;
		tisd_FCMAPUEXCEPTION : VitalDelayType := 0.000 ns;
		tisd_FCMAPUEXEBLOCKINGMCO : VitalDelayType := 0.000 ns;
		tisd_FCMAPUEXECRFIELD : VitalDelayArrayType(0 to 2) := (others => 0.000 ns);
		tisd_FCMAPUEXENONBLOCKINGMCO : VitalDelayType := 0.000 ns;
		tisd_FCMAPUINSTRACK : VitalDelayType := 0.000 ns;
		tisd_FCMAPULOADWAIT : VitalDelayType := 0.000 ns;
		tisd_FCMAPURESULT : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
		tisd_FCMAPURESULTVALID : VitalDelayType := 0.000 ns;
		tisd_FCMAPUSLEEPNOTREADY : VitalDelayType := 0.000 ns;
		tisd_FCMAPUXERCA : VitalDelayType := 0.000 ns;
		tisd_FCMAPUXEROV : VitalDelayType := 0.000 ns;
		tisd_JTGC405BNDSCANTDO : VitalDelayType := 0.000 ns;
		tisd_JTGC405TDI : VitalDelayType := 0.000 ns;
		tisd_JTGC405TMS : VitalDelayType := 0.000 ns;
		tisd_JTGC405TRSTNEG : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUADDRACK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUBUSY : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUERR : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCURDDACK : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCURDDBUS : VitalDelayArrayType(0 to 63) := (others => 0.000 ns);
		tisd_PLBC405DCURDWDADDR : VitalDelayArrayType(1 to 3) := (others => 0.000 ns);
		tisd_PLBC405DCUSSIZE1 : VitalDelayType := 0.000 ns;
		tisd_PLBC405DCUWRDACK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICUADDRACK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICUBUSY : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICUERR : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICURDDACK : VitalDelayType := 0.000 ns;
		tisd_PLBC405ICURDDBUS : VitalDelayArrayType(0 to 63) := (others => 0.000 ns);
		tisd_PLBC405ICURDWDADDR : VitalDelayArrayType(1 to 3) := (others => 0.000 ns);
		tisd_PLBC405ICUSSIZE1 : VitalDelayType := 0.000 ns;
		tisd_RSTC405RESETCHIP : VitalDelayType := 0.000 ns;
		tisd_RSTC405RESETCORE : VitalDelayType := 0.000 ns;
		tisd_RSTC405RESETSYS : VitalDelayType := 0.000 ns;
		tisd_TRCC405TRACEDISABLE : VitalDelayType := 0.000 ns;
		tisd_TRCC405TRIGGEREVENTIN : VitalDelayType := 0.000 ns
	);
	port
	(
		APUFCMDECODED : out std_ulogic;
		APUFCMDECUDI : out std_logic_vector(0 to 2);
		APUFCMDECUDIVALID : out std_ulogic;
		APUFCMENDIAN : out std_ulogic;
		APUFCMFLUSH : out std_ulogic;
		APUFCMINSTRUCTION : out std_logic_vector(0 to 31);
		APUFCMINSTRVALID : out std_ulogic;
		APUFCMLOADBYTEEN : out std_logic_vector(0 to 3);
		APUFCMLOADDATA : out std_logic_vector(0 to 31);
		APUFCMLOADDVALID : out std_ulogic;
		APUFCMOPERANDVALID : out std_ulogic;
		APUFCMRADATA : out std_logic_vector(0 to 31);
		APUFCMRBDATA : out std_logic_vector(0 to 31);
		APUFCMWRITEBACKOK : out std_ulogic;
		APUFCMXERCA : out std_ulogic;
		C405CPMCORESLEEPREQ : out std_ulogic;
		C405CPMMSRCE : out std_ulogic;
		C405CPMMSREE : out std_ulogic;
		C405CPMTIMERIRQ : out std_ulogic;
		C405CPMTIMERRESETREQ : out std_ulogic;
		C405DBGLOADDATAONAPUDBUS : out std_ulogic;
		C405DBGMSRWE : out std_ulogic;
		C405DBGSTOPACK : out std_ulogic;
		C405DBGWBCOMPLETE : out std_ulogic;
		C405DBGWBFULL : out std_ulogic;
		C405DBGWBIAR : out std_logic_vector(0 to 29);
		C405JTGCAPTUREDR : out std_ulogic;
		C405JTGEXTEST : out std_ulogic;
		C405JTGPGMOUT : out std_ulogic;
		C405JTGSHIFTDR : out std_ulogic;
		C405JTGTDO : out std_ulogic;
		C405JTGTDOEN : out std_ulogic;
		C405JTGUPDATEDR : out std_ulogic;
		C405PLBDCUABORT : out std_ulogic;
		C405PLBDCUABUS : out std_logic_vector(0 to 31);
		C405PLBDCUBE : out std_logic_vector(0 to 7);
		C405PLBDCUCACHEABLE : out std_ulogic;
		C405PLBDCUGUARDED : out std_ulogic;
		C405PLBDCUPRIORITY : out std_logic_vector(0 to 1);
		C405PLBDCUREQUEST : out std_ulogic;
		C405PLBDCURNW : out std_ulogic;
		C405PLBDCUSIZE2 : out std_ulogic;
		C405PLBDCUU0ATTR : out std_ulogic;
		C405PLBDCUWRDBUS : out std_logic_vector(0 to 63);
		C405PLBDCUWRITETHRU : out std_ulogic;
		C405PLBICUABORT : out std_ulogic;
		C405PLBICUABUS : out std_logic_vector(0 to 29);
		C405PLBICUCACHEABLE : out std_ulogic;
		C405PLBICUPRIORITY : out std_logic_vector(0 to 1);
		C405PLBICUREQUEST : out std_ulogic;
		C405PLBICUSIZE : out std_logic_vector(2 to 3);
		C405PLBICUU0ATTR : out std_ulogic;
		C405RSTCHIPRESETREQ : out std_ulogic;
		C405RSTCORERESETREQ : out std_ulogic;
		C405RSTSYSRESETREQ : out std_ulogic;
		C405TRCCYCLE : out std_ulogic;
		C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1);
		C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 to 1);
		C405TRCTRACESTATUS : out std_logic_vector(0 to 3);
		C405TRCTRIGGEREVENTOUT : out std_ulogic;
		C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 to 10);
		C405XXXMACHINECHECK : out std_ulogic;
		DCREMACABUS : out std_logic_vector(8 to 9);
		DCREMACCLK : out std_ulogic;
		DCREMACDBUS : out std_logic_vector(0 to 31);
		DCREMACENABLER : out std_ulogic;
		DCREMACREAD : out std_ulogic;
		DCREMACWRITE : out std_ulogic;
		DSOCMBRAMABUS : out std_logic_vector(8 to 29);
		DSOCMBRAMBYTEWRITE : out std_logic_vector(0 to 3);
		DSOCMBRAMEN : out std_ulogic;
		DSOCMBRAMWRDBUS : out std_logic_vector(0 to 31);
		DSOCMBUSY : out std_ulogic;
		DSOCMRDADDRVALID : out std_ulogic;
		DSOCMWRADDRVALID : out std_ulogic;
		EXTDCRABUS : out std_logic_vector(0 to 9);
		EXTDCRDBUSOUT : out std_logic_vector(0 to 31);
		EXTDCRREAD : out std_ulogic;
		EXTDCRWRITE : out std_ulogic;
		ISOCMBRAMEN : out std_ulogic;
		ISOCMBRAMEVENWRITEEN : out std_ulogic;
		ISOCMBRAMODDWRITEEN : out std_ulogic;
		ISOCMBRAMRDABUS : out std_logic_vector(8 to 28);
		ISOCMBRAMWRABUS : out std_logic_vector(8 to 28);
		ISOCMBRAMWRDBUS : out std_logic_vector(0 to 31);
		ISOCMDCRBRAMEVENEN : out std_ulogic;
		ISOCMDCRBRAMODDEN : out std_ulogic;
		ISOCMDCRBRAMRDSELECT : out std_ulogic;
		BRAMDSOCMCLK : in std_ulogic;
		BRAMDSOCMRDDBUS : in std_logic_vector(0 to 31);
		BRAMISOCMCLK : in std_ulogic;
		BRAMISOCMDCRRDDBUS : in std_logic_vector(0 to 31);
		BRAMISOCMRDDBUS : in std_logic_vector(0 to 63);
		CPMC405CLOCK : in std_ulogic;
		CPMC405CORECLKINACTIVE : in std_ulogic;
		CPMC405CPUCLKEN : in std_ulogic;
		CPMC405JTAGCLKEN : in std_ulogic;
		CPMC405SYNCBYPASS : in std_ulogic;
		CPMC405TIMERCLKEN : in std_ulogic;
		CPMC405TIMERTICK : in std_ulogic;
		CPMDCRCLK : in std_ulogic;
		CPMFCMCLK : in std_ulogic;
		DBGC405DEBUGHALT : in std_ulogic;
		DBGC405EXTBUSHOLDACK : in std_ulogic;
		DBGC405UNCONDDEBUGEVENT : in std_ulogic;
		DSARCVALUE : in std_logic_vector(0 to 7);
		DSCNTLVALUE : in std_logic_vector(0 to 7);
		DSOCMRWCOMPLETE : in std_ulogic;
		EICC405CRITINPUTIRQ : in std_ulogic;
		EICC405EXTINPUTIRQ : in std_ulogic;
		EMACDCRACK : in std_ulogic;
		EMACDCRDBUS : in std_logic_vector(0 to 31);
		EXTDCRACK : in std_ulogic;
		EXTDCRDBUSIN : in std_logic_vector(0 to 31);
		FCMAPUCR : in std_logic_vector(0 to 3);
		FCMAPUDCDCREN : in std_ulogic;
		FCMAPUDCDFORCEALIGN : in std_ulogic;
		FCMAPUDCDFORCEBESTEERING : in std_ulogic;
		FCMAPUDCDFPUOP : in std_ulogic;
		FCMAPUDCDGPRWRITE : in std_ulogic;
		FCMAPUDCDLDSTBYTE : in std_ulogic;
		FCMAPUDCDLDSTDW : in std_ulogic;
		FCMAPUDCDLDSTHW : in std_ulogic;
		FCMAPUDCDLDSTQW : in std_ulogic;
		FCMAPUDCDLDSTWD : in std_ulogic;
		FCMAPUDCDLOAD : in std_ulogic;
		FCMAPUDCDPRIVOP : in std_ulogic;
		FCMAPUDCDRAEN : in std_ulogic;
		FCMAPUDCDRBEN : in std_ulogic;
		FCMAPUDCDSTORE : in std_ulogic;
		FCMAPUDCDTRAPBE : in std_ulogic;
		FCMAPUDCDTRAPLE : in std_ulogic;
		FCMAPUDCDUPDATE : in std_ulogic;
		FCMAPUDCDXERCAEN : in std_ulogic;
		FCMAPUDCDXEROVEN : in std_ulogic;
		FCMAPUDECODEBUSY : in std_ulogic;
		FCMAPUDONE : in std_ulogic;
		FCMAPUEXCEPTION : in std_ulogic;
		FCMAPUEXEBLOCKINGMCO : in std_ulogic;
		FCMAPUEXECRFIELD : in std_logic_vector(0 to 2);
		FCMAPUEXENONBLOCKINGMCO : in std_ulogic;
		FCMAPUINSTRACK : in std_ulogic;
		FCMAPULOADWAIT : in std_ulogic;
		FCMAPURESULT : in std_logic_vector(0 to 31);
		FCMAPURESULTVALID : in std_ulogic;
		FCMAPUSLEEPNOTREADY : in std_ulogic;
		FCMAPUXERCA : in std_ulogic;
		FCMAPUXEROV : in std_ulogic;
		ISARCVALUE : in std_logic_vector(0 to 7);
		ISCNTLVALUE : in std_logic_vector(0 to 7);
		JTGC405BNDSCANTDO : in std_ulogic;
		JTGC405TCK : in std_ulogic;
		JTGC405TDI : in std_ulogic;
		JTGC405TMS : in std_ulogic;
		JTGC405TRSTNEG : in std_ulogic;
		MCBCPUCLKEN : in std_ulogic;
		MCBJTAGEN : in std_ulogic;
		MCBTIMEREN : in std_ulogic;
		MCPPCRST : in std_ulogic;
		PLBC405DCUADDRACK : in std_ulogic;
		PLBC405DCUBUSY : in std_ulogic;
		PLBC405DCUERR : in std_ulogic;
		PLBC405DCURDDACK : in std_ulogic;
		PLBC405DCURDDBUS : in std_logic_vector(0 to 63);
		PLBC405DCURDWDADDR : in std_logic_vector(1 to 3);
		PLBC405DCUSSIZE1 : in std_ulogic;
		PLBC405DCUWRDACK : in std_ulogic;
		PLBC405ICUADDRACK : in std_ulogic;
		PLBC405ICUBUSY : in std_ulogic;
		PLBC405ICUERR : in std_ulogic;
		PLBC405ICURDDACK : in std_ulogic;
		PLBC405ICURDDBUS : in std_logic_vector(0 to 63);
		PLBC405ICURDWDADDR : in std_logic_vector(1 to 3);
		PLBC405ICUSSIZE1 : in std_ulogic;
		PLBCLK : in std_ulogic;
		RSTC405RESETCHIP : in std_ulogic;
		RSTC405RESETCORE : in std_ulogic;
		RSTC405RESETSYS : in std_ulogic;
		TIEAPUCONTROL : in std_logic_vector(0 to 15);
		TIEAPUUDI1 : in std_logic_vector(0 to 23);
		TIEAPUUDI2 : in std_logic_vector(0 to 23);
		TIEAPUUDI3 : in std_logic_vector(0 to 23);
		TIEAPUUDI4 : in std_logic_vector(0 to 23);
		TIEAPUUDI5 : in std_logic_vector(0 to 23);
		TIEAPUUDI6 : in std_logic_vector(0 to 23);
		TIEAPUUDI7 : in std_logic_vector(0 to 23);
		TIEAPUUDI8 : in std_logic_vector(0 to 23);
		TIEC405DETERMINISTICMULT : in std_ulogic;
		TIEC405DISOPERANDFWD : in std_ulogic;
		TIEC405MMUEN : in std_ulogic;
		TIEDCRADDR : in std_logic_vector(0 to 5);
		TIEPVRBIT10 : in std_ulogic;
		TIEPVRBIT11 : in std_ulogic;
		TIEPVRBIT28 : in std_ulogic;
		TIEPVRBIT29 : in std_ulogic;
		TIEPVRBIT30 : in std_ulogic;
		TIEPVRBIT31 : in std_ulogic;
		TIEPVRBIT8 : in std_ulogic;
		TIEPVRBIT9 : in std_ulogic;
		TRCC405TRACEDISABLE : in std_ulogic;
		TRCC405TRIGGEREVENTIN : in std_ulogic
	);
end component;
----- component X_PU -----
component X_PU
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED"
	);
	port
	(
		O : out std_ulogic := 'H'
	);
end component;
----- component X_RAMB16 -----
component X_RAMB16
	generic
	(
		TimingChecksOn : boolean := true;
		InstancePath : string := "*";
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(14 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_REGCEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayArrayType01 (3 downto 0) := (others => (0 ps, 0 ps));
		tipd_CASCADEINA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(14 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_REGCEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayArrayType01 (3 downto 0) := (others => (0 ps, 0 ps));
		tipd_CASCADEINB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_CASCADEOUTA : VitalDelayType01 := (0 ps, 0 ps);
		tpd_GSR_DOB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_CASCADEOUTB : VitalDelayType01 := (0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_DOPA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_CASCADEOUTA : VitalDelayType01 := (100 ps, 100 ps);
		tpd_CLKB_DOB : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_CASCADEOUTB : VitalDelayType01 := (100 ps, 100 ps);
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_REGCEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_REGCEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_REGCEA_CLKA_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_REGCEA_CLKA_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_REGCEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_REGCEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_REGCEB_CLKB_posedge_negedge : VitalDelayType := 0 ps;
		tsetup_REGCEB_CLKB_negedge_negedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_REGCEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_REGCEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_REGCEA_CLKA_posedge_negedge : VitalDelayType := 0 ps;
		thold_REGCEA_CLKA_negedge_negedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_WEA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_REGCEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_REGCEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_REGCEB_CLKB_posedge_negedge : VitalDelayType := 0 ps;
		thold_REGCEB_CLKB_negedge_negedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_WEB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_CASCADEOUTA_CLKA : VitalDelayType01 := (0 ps, 0 ps);
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_REGCEA_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_CASCADEINA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_CASCADEOUTB_CLKB : VitalDelayType01 := (0 ps, 0 ps);
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(14 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_REGCEB_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_CASCADEINB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tperiod_clka_posedge : VitalDelayType := 0 ps;
		tperiod_clkb_posedge : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		DOA_REG : integer := 0;
		DOB_REG : integer := 0;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"000000000";
		INIT_B : bit_vector := X"000000000";
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INVERT_CLK_DOA_REG : boolean := false;
		INVERT_CLK_DOB_REG : boolean := false;
		RAM_EXTENSION_A : string := "NONE";
		RAM_EXTENSION_B : string := "NONE";
		READ_WIDTH_A : integer := 0;
		READ_WIDTH_B : integer := 0;
		EN_ECC_READ : boolean := false;
		EN_ECC_WRITE : boolean := false;
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		SRVAL_A : bit_vector := X"000000000";
		SRVAL_B : bit_vector := X"000000000";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST";
		WRITE_WIDTH_A : integer := 0;
		WRITE_WIDTH_B : integer := 0
	);
	port
	(
		CASCADEOUTA : out std_ulogic;
		CASCADEOUTB : out std_ulogic;
		DOA : out std_logic_vector (31 downto 0);
		DOB : out std_logic_vector (31 downto 0);
		DOPA : out std_logic_vector (3 downto 0);
		DOPB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (14 downto 0);
		ADDRB : in std_logic_vector (14 downto 0);
		CASCADEINA : in std_ulogic;
		CASCADEINB : in std_ulogic;
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (31 downto 0);
		DIB : in std_logic_vector (31 downto 0);
		DIPA : in std_logic_vector (3 downto 0);
		DIPB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		REGCEA : in std_ulogic;
		REGCEB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_logic_vector (3 downto 0);
		WEB : in std_logic_vector (3 downto 0)
	);
end component;
----- component X_RAMB16_S1 -----
component X_RAMB16_S1
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01 (13 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
		tpd_GSR_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (13 downto 0) := (others => 0.0 ns);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (13 downto 0) := (others => 0.0 ns);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0.0 ns);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0.0 ns);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType (13 downto 0) := (others => 0 ns);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType (13 downto 0) := (others => 0 ns);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0 ns);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0 ns);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType (13 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType (0 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_SSR_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector := X"0";
		SRVAL : bit_vector := X"0";
		write_mode : string := "WRITE_FIRST";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector (0 downto 0);
		ADDR : in std_logic_vector (13 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector (0 downto 0);
		EN : in std_ulogic;
		SSR : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB16_S18 -----
component X_RAMB16_S18
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01 (9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIP : VitalDelayArrayType01 (1 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01 (15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLK_DOP : VitalDelayArrayType01 (1 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOP : VitalDelayArrayType01 (1 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0 ps);
		tsetup_DIP_CLK_negedge_posedge : VitalDelayArrayType (1 downto 0) := (others => 0 ps);
		tsetup_DIP_CLK_posedge_posedge : VitalDelayArrayType (1 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0 ps);
		thold_DIP_CLK_negedge_posedge : VitalDelayArrayType (1 downto 0) := (others => 0 ps);
		thold_DIP_CLK_posedge_posedge : VitalDelayArrayType (1 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType (9 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		tisd_DIP_CLK : VitalDelayArrayType (1 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_SSR_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector := X"00000";
		SRVAL : bit_vector := X"00000";
		write_mode : string := "WRITE_FIRST";
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(15 downto 0);
		DOP : out std_logic_vector(1 downto 0);
		ADDR : in std_logic_vector(9 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(15 downto 0);
		DIP : in std_logic_vector(1 downto 0);
		EN : in std_ulogic;
		SSR : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB16_S18_S18 -----
component X_RAMB16_S18_S18
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_DOPA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_DIPA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"00000";
		INIT_B : bit_vector := X"00000";
		SRVAL_A : bit_vector := X"00000";
		SRVAL_B : bit_vector := X"00000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (15 downto 0);
		DOB : out std_logic_vector (15 downto 0);
		DOPA : out std_logic_vector (1 downto 0);
		DOPB : out std_logic_vector (1 downto 0);
		ADDRA : in std_logic_vector (9 downto 0);
		ADDRB : in std_logic_vector (9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (15 downto 0);
		DIB : in std_logic_vector (15 downto 0);
		DIPA : in std_logic_vector (1 downto 0);
		DIPB : in std_logic_vector (1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S18_S36 -----
component X_RAMB16_S18_S36
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_DOPA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_DIPA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"00000";
		INIT_B : bit_vector := X"000000000";
		SRVAL_A : bit_vector := X"00000";
		SRVAL_B : bit_vector := X"000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (15 downto 0);
		DOB : out std_logic_vector (31 downto 0);
		DOPA : out std_logic_vector (1 downto 0);
		DOPB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (9 downto 0);
		ADDRB : in std_logic_vector (8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (15 downto 0);
		DIB : in std_logic_vector (31 downto 0);
		DIPA : in std_logic_vector (1 downto 0);
		DIPB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S1_S1 -----
component X_RAMB16_S1_S1
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(13 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(13 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"0";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"0";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (0 downto 0);
		DOB : out std_logic_vector (0 downto 0);
		ADDRA : in std_logic_vector (13 downto 0);
		ADDRB : in std_logic_vector (13 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (0 downto 0);
		DIB : in std_logic_vector (0 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S1_S18 -----
component X_RAMB16_S1_S18
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(13 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"00000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"00000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (0 downto 0);
		DOB : out std_logic_vector (15 downto 0);
		DOPB : out std_logic_vector (1 downto 0);
		ADDRA : in std_logic_vector (13 downto 0);
		ADDRB : in std_logic_vector (9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (0 downto 0);
		DIB : in std_logic_vector (15 downto 0);
		DIPB : in std_logic_vector (1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S1_S2 -----
component X_RAMB16_S1_S2
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(13 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"0";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"0";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (0 downto 0);
		DOB : out std_logic_vector (1 downto 0);
		ADDRA : in std_logic_vector (13 downto 0);
		ADDRB : in std_logic_vector (12 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (0 downto 0);
		DIB : in std_logic_vector (1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S1_S36 -----
component X_RAMB16_S1_S36
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(13 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"000000000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (0 downto 0);
		DOB : out std_logic_vector (31 downto 0);
		DOPB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (13 downto 0);
		ADDRB : in std_logic_vector (8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (0 downto 0);
		DIB : in std_logic_vector (31 downto 0);
		DIPB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S1_S4 -----
component X_RAMB16_S1_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(13 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"0";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"0";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (0 downto 0);
		DOB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (13 downto 0);
		ADDRB : in std_logic_vector (11 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (0 downto 0);
		DIB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S1_S9 -----
component X_RAMB16_S1_S9
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(13 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(13 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (0 downto 0);
		DOB : out std_logic_vector (7 downto 0);
		DOPB : out std_logic_vector (0 downto 0);
		ADDRA : in std_logic_vector (13 downto 0);
		ADDRB : in std_logic_vector (10 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (0 downto 0);
		DIB : in std_logic_vector (7 downto 0);
		DIPB : in std_logic_vector (0 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S2 -----
component X_RAMB16_S2
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_SSR_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		write_mode : string := "WRITE_FIRST";
		INIT : bit_vector := X"0";
		SRVAL : bit_vector := X"0";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector (1 downto 0);
		ADDR : in std_logic_vector (12 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector (1 downto 0);
		EN : in std_ulogic;
		SSR : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB16_S2_S18 -----
component X_RAMB16_S2_S18
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"00000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"00000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (1 downto 0);
		DOB : out std_logic_vector (15 downto 0);
		DOPB : out std_logic_vector (1 downto 0);
		ADDRA : in std_logic_vector (12 downto 0);
		ADDRB : in std_logic_vector (9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (1 downto 0);
		DIB : in std_logic_vector (15 downto 0);
		DIPB : in std_logic_vector (1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S2_S2 -----
component X_RAMB16_S2_S2
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"0";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"0";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (1 downto 0);
		DOB : out std_logic_vector (1 downto 0);
		ADDRA : in std_logic_vector (12 downto 0);
		ADDRB : in std_logic_vector (12 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (1 downto 0);
		DIB : in std_logic_vector (1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S2_S36 -----
component X_RAMB16_S2_S36
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"000000000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (1 downto 0);
		DOB : out std_logic_vector (31 downto 0);
		DOPB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (12 downto 0);
		ADDRB : in std_logic_vector (8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (1 downto 0);
		DIB : in std_logic_vector (31 downto 0);
		DIPB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S2_S4 -----
component X_RAMB16_S2_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"0";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"0";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (1 downto 0);
		DOB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (12 downto 0);
		ADDRB : in std_logic_vector (11 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (1 downto 0);
		DIB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S2_S9 -----
component X_RAMB16_S2_S9
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(12 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(12 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (1 downto 0);
		DOB : out std_logic_vector (7 downto 0);
		DOPB : out std_logic_vector (0 downto 0);
		ADDRA : in std_logic_vector (12 downto 0);
		ADDRB : in std_logic_vector (10 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (1 downto 0);
		DIB : in std_logic_vector (7 downto 0);
		DIPB : in std_logic_vector (0 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S36 -----
component X_RAMB16_S36
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIP : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLK_DOP : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOP : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIP_CLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIP_CLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIP_CLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIP_CLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIP_CLK : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_SSR_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector := X"000000000";
		SRVAL : bit_vector := X"000000000";
		write_mode : string := "WRITE_FIRST";
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(31 downto 0);
		DOP : out std_logic_vector(3 downto 0);
		ADDR : in std_logic_vector(8 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(31 downto 0);
		DIP : in std_logic_vector(3 downto 0);
		EN : in std_ulogic;
		SSR : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB16_S36_S36 -----
component X_RAMB16_S36_S36
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_DOPA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"000000000";
		INIT_B : bit_vector := X"000000000";
		SRVAL_A : bit_vector := X"000000000";
		SRVAL_B : bit_vector := X"000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (31 downto 0);
		DOB : out std_logic_vector (31 downto 0);
		DOPA : out std_logic_vector (3 downto 0);
		DOPB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (8 downto 0);
		ADDRB : in std_logic_vector (8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (31 downto 0);
		DIB : in std_logic_vector (31 downto 0);
		DIPA : in std_logic_vector (3 downto 0);
		DIPB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S4 -----
component X_RAMB16_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_SSR_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector := X"0";
		SRVAL : bit_vector := X"0";
		write_mode : string := "WRITE_FIRST";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(3 downto 0);
		ADDR : in std_logic_vector(11 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(3 downto 0);
		EN : in std_ulogic;
		SSR : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB16_S4_S18 -----
component X_RAMB16_S4_S18
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"00000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"00000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (3 downto 0);
		DOB : out std_logic_vector (15 downto 0);
		DOPB : out std_logic_vector (1 downto 0);
		ADDRA : in std_logic_vector (11 downto 0);
		ADDRB : in std_logic_vector (9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (3 downto 0);
		DIB : in std_logic_vector (15 downto 0);
		DIPB : in std_logic_vector (1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S4_S36 -----
component X_RAMB16_S4_S36
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"000000000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (3 downto 0);
		DOB : out std_logic_vector (31 downto 0);
		DOPB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (11 downto 0);
		ADDRB : in std_logic_vector (8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (3 downto 0);
		DIB : in std_logic_vector (31 downto 0);
		DIPB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S4_S4 -----
component X_RAMB16_S4_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"0";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"0";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (3 downto 0);
		DOB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (11 downto 0);
		ADDRB : in std_logic_vector (11 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (3 downto 0);
		DIB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S4_S9 -----
component X_RAMB16_S4_S9
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"0";
		INIT_B : bit_vector := X"000";
		SRVAL_A : bit_vector := X"0";
		SRVAL_B : bit_vector := X"000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (3 downto 0);
		DOB : out std_logic_vector (7 downto 0);
		DOPB : out std_logic_vector (0 downto 0);
		ADDRA : in std_logic_vector (11 downto 0);
		ADDRB : in std_logic_vector (10 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (3 downto 0);
		DIB : in std_logic_vector (7 downto 0);
		DIPB : in std_logic_vector (0 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S9 -----
component X_RAMB16_S9
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIP : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLK_DOP : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOP : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIP_CLK_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIP_CLK_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIP_CLK_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIP_CLK_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSR_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIP_CLK : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_SSR_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector := X"000";
		SRVAL : bit_vector := X"000";
		write_mode : string := "WRITE_FIRST";
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(7 downto 0);
		DOP : out std_logic_vector(0 downto 0);
		ADDR : in std_logic_vector(10 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(7 downto 0);
		DIP : in std_logic_vector(0 downto 0);
		EN : in std_ulogic;
		SSR : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB16_S9_S18 -----
component X_RAMB16_S9_S18
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_DOPA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIPA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"000";
		INIT_B : bit_vector := X"00000";
		SRVAL_A : bit_vector := X"000";
		SRVAL_B : bit_vector := X"00000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (7 downto 0);
		DOB : out std_logic_vector (15 downto 0);
		DOPA : out std_logic_vector (0 downto 0);
		DOPB : out std_logic_vector (1 downto 0);
		ADDRA : in std_logic_vector (10 downto 0);
		ADDRB : in std_logic_vector (9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (7 downto 0);
		DIB : in std_logic_vector (15 downto 0);
		DIPA : in std_logic_vector (0 downto 0);
		DIPB : in std_logic_vector (1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S9_S36 -----
component X_RAMB16_S9_S36
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_DOPA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(31 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIPA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(31 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"000";
		INIT_B : bit_vector := X"000000000";
		SRVAL_A : bit_vector := X"000";
		SRVAL_B : bit_vector := X"000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (7 downto 0);
		DOB : out std_logic_vector (31 downto 0);
		DOPA : out std_logic_vector (0 downto 0);
		DOPB : out std_logic_vector (3 downto 0);
		ADDRA : in std_logic_vector (10 downto 0);
		ADDRB : in std_logic_vector (8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (7 downto 0);
		DIB : in std_logic_vector (31 downto 0);
		DIPA : in std_logic_vector (0 downto 0);
		DIPB : in std_logic_vector (3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB16_S9_S9 -----
component X_RAMB16_S9_S9
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_DIPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_SSRB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_GSR_DOA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_CLKA_DOA : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKA_DOPA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOPB : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIPA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIPB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_SSRB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIPA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_SSRA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIPB_CLKB : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_SSRB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_A : bit_vector := X"000";
		INIT_B : bit_vector := X"000";
		SRVAL_A : bit_vector := X"000";
		SRVAL_B : bit_vector := X"000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SETUP_READ_FIRST : VitalDelayType := 3000 ps;
		SIM_COLLISION_CHECK : string := "ALL";
		WRITE_MODE_A : string := "WRITE_FIRST";
		WRITE_MODE_B : string := "WRITE_FIRST"
	);
	port
	(
		DOA : out std_logic_vector (7 downto 0);
		DOB : out std_logic_vector (7 downto 0);
		DOPA : out std_logic_vector (0 downto 0);
		DOPB : out std_logic_vector (0 downto 0);
		ADDRA : in std_logic_vector (10 downto 0);
		ADDRB : in std_logic_vector (10 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector (7 downto 0);
		DIB : in std_logic_vector (7 downto 0);
		DIPA : in std_logic_vector (0 downto 0);
		DIPB : in std_logic_vector (0 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		SSRA : in std_ulogic;
		SSRB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S1 -----
component X_RAMB4_S1
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01 (0 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01 (0 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType (0 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType (11 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType (0 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(0 downto 0) := (others => '0');
		ADDR : in std_logic_vector(11 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(0 downto 0);
		EN : in std_ulogic;
		RST : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB4_S16 -----
component X_RAMB4_S16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01 (7 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01 (15 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (7 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (7 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType (7 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType (7 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType (7 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType (15 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector (15 downto 0) := (others => '0');
		ADDR : in std_logic_vector (7 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector (15 downto 0);
		EN : in std_ulogic;
		RST : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB4_S16_S16 -----
component X_RAMB4_S16_S16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(15 downto 0) := (others => '0');
		DOB : out std_logic_vector(15 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(7 downto 0);
		ADDRB : in std_logic_vector(7 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(15 downto 0);
		DIB : in std_logic_vector(15 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S1_S1 -----
component X_RAMB4_S1_S1
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(0 downto 0) := (others => '0');
		DOB : out std_logic_vector(0 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(11 downto 0);
		ADDRB : in std_logic_vector(11 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(0 downto 0);
		DIB : in std_logic_vector(0 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S1_S16 -----
component X_RAMB4_S1_S16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(0 downto 0) := (others => '0');
		DOB : out std_logic_vector(15 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(11 downto 0);
		ADDRB : in std_logic_vector(7 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(0 downto 0);
		DIB : in std_logic_vector(15 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S1_S2 -----
component X_RAMB4_S1_S2
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(0 downto 0) := (others => '0');
		DOB : out std_logic_vector(1 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(11 downto 0);
		ADDRB : in std_logic_vector(10 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(0 downto 0);
		DIB : in std_logic_vector(1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S1_S4 -----
component X_RAMB4_S1_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(0 downto 0) := (others => '0');
		DOB : out std_logic_vector(3 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(11 downto 0);
		ADDRB : in std_logic_vector(9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(0 downto 0);
		DIB : in std_logic_vector(3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S1_S8 -----
component X_RAMB4_S1_S8
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(11 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(0 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(11 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(0 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(0 downto 0) := (others => '0');
		DOB : out std_logic_vector(7 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(11 downto 0);
		ADDRB : in std_logic_vector(8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(0 downto 0);
		DIB : in std_logic_vector(7 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S2 -----
component X_RAMB4_S2
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_DI : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(1 downto 0) := (others => '0');
		ADDR : in std_logic_vector(10 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(1 downto 0);
		EN : in std_ulogic;
		RST : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB4_S2_S16 -----
component X_RAMB4_S2_S16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(1 downto 0) := (others => '0');
		DOB : out std_logic_vector(15 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(10 downto 0);
		ADDRB : in std_logic_vector(7 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(1 downto 0);
		DIB : in std_logic_vector(15 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S2_S2 -----
component X_RAMB4_S2_S2
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(1 downto 0) := (others => '0');
		DOB : out std_logic_vector(1 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(10 downto 0);
		ADDRB : in std_logic_vector(10 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(1 downto 0);
		DIB : in std_logic_vector(1 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S2_S4 -----
component X_RAMB4_S2_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(1 downto 0) := (others => '0');
		DOB : out std_logic_vector(3 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(10 downto 0);
		ADDRB : in std_logic_vector(9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(1 downto 0);
		DIB : in std_logic_vector(3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S2_S8 -----
component X_RAMB4_S2_S8
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(10 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(1 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(10 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(1 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(1 downto 0) := (others => '0');
		DOB : out std_logic_vector(7 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(10 downto 0);
		ADDRB : in std_logic_vector(8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(1 downto 0);
		DIB : in std_logic_vector(7 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S4 -----
component X_RAMB4_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01 (3 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(3 downto 0) := (others => '0');
		ADDR : in std_logic_vector(9 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(3 downto 0);
		EN : in std_ulogic;
		RST : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB4_S4_S16 -----
component X_RAMB4_S4_S16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(3 downto 0) := (others => '0');
		DOB : out std_logic_vector(15 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(9 downto 0);
		ADDRB : in std_logic_vector(7 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(3 downto 0);
		DIB : in std_logic_vector(15 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S4_S4 -----
component X_RAMB4_S4_S4
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(3 downto 0) := (others => '0');
		DOB : out std_logic_vector(3 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(9 downto 0);
		ADDRB : in std_logic_vector(9 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(3 downto 0);
		DIB : in std_logic_vector(3 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S4_S8 -----
component X_RAMB4_S4_S8
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(9 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(3 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(9 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(3 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(3 downto 0) := (others => '0');
		DOB : out std_logic_vector(7 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(9 downto 0);
		ADDRB : in std_logic_vector(8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(3 downto 0);
		DIB : in std_logic_vector(7 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S8 -----
component X_RAMB4_S8
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDR : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_DI : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_EN : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_DO : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DO : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DI_CLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADDR_CLK_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDR_CLK_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DI_CLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DI_CLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_EN_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_EN_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADDR_CLK : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DI_CLK : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_EN_CLK : VitalDelayType := 0.000 ns;
		tisd_GSR_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tpw_CLK_negedge : VitalDelayType := 0.000 ns;
		tpw_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_GSR_posedge : VitalDelayType := 0.000 ns;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
	);
	port
	(
		DO : out std_logic_vector(7 downto 0) := (others => '0');
		ADDR : in std_logic_vector(8 downto 0);
		CLK : in std_ulogic;
		DI : in std_logic_vector(7 downto 0);
		EN : in std_ulogic;
		RST : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMB4_S8_S16 -----
component X_RAMB4_S8_S16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(15 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(15 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(7 downto 0) := (others => '0');
		DOB : out std_logic_vector(15 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(8 downto 0);
		ADDRB : in std_logic_vector(7 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(7 downto 0);
		DIB : in std_logic_vector(15 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMB4_S8_S8 -----
component X_RAMB4_S8_S8
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADDRA : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEA : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_ADDRB : VitalDelayArrayType01(8 downto 0) := (others => (0 ps, 0 ps));
		tipd_CLKB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_DIB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tipd_ENB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_RSTB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_WEB : VitalDelayType01 := ( 0 ps, 0 ps);
		tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
		tpd_CLKA_DOA : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_CLKB_DOB : VitalDelayArrayType01(7 downto 0) := (others => (100 ps, 100 ps));
		tpd_GSR_DOA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		tpd_GSR_DOB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		trecovery_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		trecovery_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tsetup_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		tsetup_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIA_CLKA_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ENA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEA_CLKA_posedge_posedge : VitalDelayType := 0 ps;
		thold_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_DIB_CLKB_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		thold_ENB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_ENB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_GSR_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_RSTB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_negedge_posedge : VitalDelayType := 0 ps;
		thold_WEB_CLKB_posedge_posedge : VitalDelayType := 0 ps;
		tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKA : VitalDelayType := 0 ps;
		tisd_ADDRA_CLKA : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIA_CLKA : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_ENA_CLKA : VitalDelayType := 0 ps;
		tisd_GSR_CLKA : VitalDelayType := 0 ps;
		tisd_RSTA_CLKA : VitalDelayType := 0 ps;
		tisd_WEA_CLKA : VitalDelayType := 0 ps;
		tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
		ticd_CLKB : VitalDelayType := 0 ps;
		tisd_ADDRB_CLKB : VitalDelayArrayType(8 downto 0) := (others => 0 ps);
		tisd_DIB_CLKB : VitalDelayArrayType(7 downto 0) := (others => 0 ps);
		tisd_ENB_CLKB : VitalDelayType := 0 ps;
		tisd_GSR_CLKB : VitalDelayType := 0 ps;
		tisd_RSTB_CLKB : VitalDelayType := 0 ps;
		tisd_WEB_CLKB : VitalDelayType := 0 ps;
		tpw_CLKA_negedge : VitalDelayType := 0 ps;
		tpw_CLKA_posedge : VitalDelayType := 0 ps;
		tpw_CLKB_negedge : VitalDelayType := 0 ps;
		tpw_CLKB_posedge : VitalDelayType := 0 ps;
		tpw_GSR_posedge : VitalDelayType := 0 ps;
		INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
		SETUP_ALL : VitalDelayType := 1000 ps;
		SIM_COLLISION_CHECK : string := "ALL"
	);
	port
	(
		DOA : out std_logic_vector(7 downto 0) := (others => '0');
		DOB : out std_logic_vector(7 downto 0) := (others => '0');
		ADDRA : in std_logic_vector(8 downto 0);
		ADDRB : in std_logic_vector(8 downto 0);
		CLKA : in std_ulogic;
		CLKB : in std_ulogic;
		DIA : in std_logic_vector(7 downto 0);
		DIB : in std_logic_vector(7 downto 0);
		ENA : in std_ulogic;
		ENB : in std_ulogic;
		RSTA : in std_ulogic;
		RSTB : in std_ulogic;
		WEA : in std_ulogic;
		WEB : in std_ulogic
	);
end component;
----- component X_RAMD16 -----
component X_RAMD16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR0_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR1_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR2_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR3_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector(15 downto 0) := X"0000"
	);
	port
	(
		O : out std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		RADR0 : in std_ulogic;
		RADR1 : in std_ulogic;
		RADR2 : in std_ulogic;
		RADR3 : in std_ulogic;
		WADR0 : in std_ulogic;
		WADR1 : in std_ulogic;
		WADR2 : in std_ulogic;
		WADR3 : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMD32 -----
component X_RAMD32
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR0_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR1_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR2_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR3_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR4_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector(31 downto 0) := X"00000000"
	);
	port
	(
		O : out std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		RADR0 : in std_ulogic;
		RADR1 : in std_ulogic;
		RADR2 : in std_ulogic;
		RADR3 : in std_ulogic;
		RADR4 : in std_ulogic;
		WADR0 : in std_ulogic;
		WADR1 : in std_ulogic;
		WADR2 : in std_ulogic;
		WADR3 : in std_ulogic;
		WADR4 : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMD64 -----
component X_RAMD64
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RADR5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WADR5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_RADR5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR5_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WADR5_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR5_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WADR5_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR0_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR1_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR2_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR3_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR4_CLK : VitalDelayType := 0.000 ns;
		tisd_WADR5_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector(63 downto 0) := X"0000000000000000"
	);
	port
	(
		O : out std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		RADR0 : in std_ulogic;
		RADR1 : in std_ulogic;
		RADR2 : in std_ulogic;
		RADR3 : in std_ulogic;
		RADR4 : in std_ulogic;
		RADR5 : in std_ulogic;
		WADR0 : in std_ulogic;
		WADR1 : in std_ulogic;
		WADR2 : in std_ulogic;
		WADR3 : in std_ulogic;
		WADR4 : in std_ulogic;
		WADR5 : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMS128 -----
component X_RAMS128
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR5_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR5_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR6_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR6_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR5_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR5_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR6_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR6_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR0_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR1_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR2_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR3_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR4_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR5_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR6_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector(127 downto 0) := X"00000000000000000000000000000000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		ADR4 : in std_ulogic;
		ADR5 : in std_ulogic;
		ADR6 : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMS16 -----
component X_RAMS16
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR0_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR1_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR2_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR3_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector(15 downto 0) := X"0000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMS32 -----
component X_RAMS32
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR0_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR1_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR2_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR3_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR4_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector(31 downto 0) := X"00000000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		ADR4 : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_RAMS64 -----
component X_RAMS64
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_ADR0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_ADR5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_WE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_ADR5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR5_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_ADR5_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR0_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR1_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR2_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR3_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR4_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR4_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR5_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_ADR5_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_WE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR0_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR1_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR2_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR3_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR4_CLK : VitalDelayType := 0.000 ns;
		tisd_ADR5_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_WE_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector(63 downto 0) := X"0000000000000000"
	);
	port
	(
		O : out std_ulogic;
		ADR0 : in std_ulogic;
		ADR1 : in std_ulogic;
		ADR2 : in std_ulogic;
		ADR3 : in std_ulogic;
		ADR4 : in std_ulogic;
		ADR5 : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		WE : in std_ulogic
	);
end component;
----- component X_ROC -----
component X_ROC
	generic
	(
		LOC : string := "UNPLACED";
		ROC_WIDTH : TIME := 100 ns;
		InstancePath : STRING := "*"
	);
	port
	(
		O : out STD_ULOGIC
	);
end component;
----- component X_ROCBUF -----
component X_ROCBUF
	generic
	(
		LOC : string := "UNPLACED";
		ROC_WIDTH : TIME := 100 ns;
		InstancePath : STRING := "*"
	);
	port
	(
		I : in STD_ULOGIC;
		O : out STD_ULOGIC
	);
end component;
----- component X_SFF -----
component X_SFF
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		INIT : bit := '0';
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_RST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SET : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SRST : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_SSET : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_O : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_RST_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_SET_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		trecovery_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		trecovery_SET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SRST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SRST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_SSET_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_RST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SRST_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SRST_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSET_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_SSET_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_CE_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns;
		tisd_RST_CLK : VitalDelayType := 0.000 ns;
		tisd_SET_CLK : VitalDelayType := 0.000 ns;
		tisd_SRST_CLK : VitalDelayType := 0.000 ns;
		tisd_SSET_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		tpw_RST_posedge : VitalDelayType := 0.000 ns;
		tpw_SET_posedge : VitalDelayType := 0.000 ns
	);
	port
	(
		O : out std_ulogic;
		CE : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic;
		RST : in std_ulogic;
		SET : in std_ulogic;
		SRST : in std_ulogic;
		SSET : in std_ulogic
	);
end component;
----- component X_SRL16E -----
component X_SRL16E
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_A0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_A1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_A2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_A3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_D : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A0_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A1_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A2_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A3_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_Q : VitalDelayType01 := (0.00 ns, 0.00 ns);
		tsetup_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_D_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_D_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_CE_CLK : VitalDelayType := 0.000 ns;
		tisd_D_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector := X"0000"
	);
	port
	(
		Q : out std_ulogic;
		A0 : in std_ulogic;
		A1 : in std_ulogic;
		A2 : in std_ulogic;
		A3 : in std_ulogic;
		CE : in std_ulogic;
		CLK : in std_ulogic;
		D : in std_ulogic
	);
end component;
----- component X_SRLC16E -----
component X_SRLC16E
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_A0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_A1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_A2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_A3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_D : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A0_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A1_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A2_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_A3_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_CLK_Q : VitalDelayType01 := (0.100 ns, 0.100 ns);
		tpd_CLK_Q15 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_D_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_CE_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_D_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_D_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_CE_CLK : VitalDelayType := 0.000 ns;
		tisd_D_CLK : VitalDelayType := 0.000 ns;
		tperiod_CLK_posedge : VitalDelayType := 0.000 ns;
		INIT : bit_vector := X"0000"
	);
	port
	(
		Q : out std_ulogic;
		Q15 : out std_ulogic;
		A0 : in std_ulogic;
		A1 : in std_ulogic;
		A2 : in std_ulogic;
		A3 : in std_ulogic;
		CE : in std_ulogic;
		CLK : in std_ulogic;
		D : in std_ulogic
	);
end component;
----- component X_SUH -----
component X_SUH
	generic
	(
		TimingChecksOn : boolean := true;
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CE : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_CLK : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tsetup_I_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		tsetup_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_negedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_negedge : VitalDelayType := 0.000 ns;
		thold_I_CLK_posedge_posedge : VitalDelayType := 0.000 ns;
		ticd_CLK : VitalDelayType := 0.000 ns;
		tisd_I_CLK : VitalDelayType := 0.000 ns
	);
	port
	(
		CE : in std_ulogic;
		CLK : in std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_TOC -----
component X_TOC
	generic
	(
		LOC : string := "UNPLACED";
		TOC_WIDTH : TIME := 0 ns;
		InstancePath : STRING := "*"
	);
	port
	(
		O : out STD_ULOGIC
	);
end component;
----- component X_TOCBUF -----
component X_TOCBUF
	generic
	(
		LOC : string := "UNPLACED";
		TOC_WIDTH : TIME := 0 ns;
		InstancePath : STRING := "*"
	);
	port
	(
		I : in STD_ULOGIC;
		O : out STD_ULOGIC
	);
end component;
----- component X_TRI -----
component X_TRI
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_CTL : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_CTL_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
		tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		PATHPULSE : time := 500 ps
	);
	port
	(
		O : out std_ulogic := '0';
		CTL : in std_ulogic;
		I : in std_ulogic
	);
end component;
----- component X_UPAD -----
component X_UPAD
	generic
	(
		LOC : string := "UNPLACED"
	);
	port
	(
		PAD : in std_ulogic
	);
end component;
----- component X_XOR16 -----
component X_XOR16
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I9 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I10 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I11 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I12 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I13 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I14 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I15 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I9_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I10_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I11_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I12_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I13_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I14_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I15_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic;
		I9 : in std_ulogic;
		I10 : in std_ulogic;
		I11 : in std_ulogic;
		I12 : in std_ulogic;
		I13 : in std_ulogic;
		I14 : in std_ulogic;
		I15 : in std_ulogic
	);
end component;
----- component X_XOR2 -----
component X_XOR2
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic
	);
end component;
----- component X_XOR3 -----
component X_XOR3
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic
	);
end component;
----- component X_XOR32 -----
component X_XOR32
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I8 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I9 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I10 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I11 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I12 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I13 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I14 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I15 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I16 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I17 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I18 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I19 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I20 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I21 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I22 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I23 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I24 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I25 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I26 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I27 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I28 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I29 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I30 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I31 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I8_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I9_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I10_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I11_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I12_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I13_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I14_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I15_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I16_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I17_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I18_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I19_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I20_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I21_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I22_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I23_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I24_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I25_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I26_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I27_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I28_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I29_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I30_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I31_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic;
		I8 : in std_ulogic;
		I9 : in std_ulogic;
		I10 : in std_ulogic;
		I11 : in std_ulogic;
		I12 : in std_ulogic;
		I13 : in std_ulogic;
		I14 : in std_ulogic;
		I15 : in std_ulogic;
		I16 : in std_ulogic;
		I17 : in std_ulogic;
		I18 : in std_ulogic;
		I19 : in std_ulogic;
		I20 : in std_ulogic;
		I21 : in std_ulogic;
		I22 : in std_ulogic;
		I23 : in std_ulogic;
		I24 : in std_ulogic;
		I25 : in std_ulogic;
		I26 : in std_ulogic;
		I27 : in std_ulogic;
		I28 : in std_ulogic;
		I29 : in std_ulogic;
		I30 : in std_ulogic;
		I31 : in std_ulogic
	);
end component;
----- component X_XOR4 -----
component X_XOR4
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic
	);
end component;
----- component X_XOR5 -----
component X_XOR5
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic
	);
end component;
----- component X_XOR6 -----
component X_XOR6
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic
	);
end component;
----- component X_XOR7 -----
component X_XOR7
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic
	);
end component;
----- component X_XOR8 -----
component X_XOR8
	generic
	(
		Xon : boolean := true;
		MsgOn : boolean := true;
		LOC : string := "UNPLACED";
		tipd_I0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I2 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I3 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I4 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I5 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I6 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tipd_I7 : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I0_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I1_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I2_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I3_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I4_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I5_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I6_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
		tpd_I7_O : VitalDelayType01 := (0.000 ns, 0.000 ns)
	);
	port
	(
		O : out std_ulogic;
		I0 : in std_ulogic;
		I1 : in std_ulogic;
		I2 : in std_ulogic;
		I3 : in std_ulogic;
		I4 : in std_ulogic;
		I5 : in std_ulogic;
		I6 : in std_ulogic;
		I7 : in std_ulogic
	);
end component;
----- component X_ZERO -----
component X_ZERO
	generic
	(
		LOC : string := "UNPLACED"
	);
	port
	(
		O : out std_ulogic := '0'
	);
end component;
-- END COMPONENT

end VCOMPONENTS;
