
ubuntu-preinstalled/dpkg-divert:     file format elf32-littlearm


Disassembly of section .init:

00001afc <.init>:
    1afc:	push	{r3, lr}
    1b00:	bl	21b0 <fchmod@plt+0x128>
    1b04:	pop	{r3, pc}

Disassembly of section .plt:

00001b08 <calloc@plt-0x14>:
    1b08:	push	{lr}		; (str lr, [sp, #-4]!)
    1b0c:	ldr	lr, [pc, #4]	; 1b18 <calloc@plt-0x4>
    1b10:	add	lr, pc, lr
    1b14:	ldr	pc, [lr, #8]!
    1b18:	andeq	r4, r2, r0, lsr #5

00001b1c <calloc@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #36, 20	; 0x24000
    1b24:	ldr	pc, [ip, #672]!	; 0x2a0

00001b28 <raise@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #36, 20	; 0x24000
    1b30:	ldr	pc, [ip, #664]!	; 0x298

00001b34 <fsync@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #36, 20	; 0x24000
    1b3c:	ldr	pc, [ip, #656]!	; 0x290

00001b40 <strcmp@plt>:
    1b40:			; <UNDEFINED> instruction: 0xe7fd4778
    1b44:	add	ip, pc, #0, 12
    1b48:	add	ip, ip, #36, 20	; 0x24000
    1b4c:	ldr	pc, [ip, #644]!	; 0x284

00001b50 <__cxa_finalize@plt>:
    1b50:	add	ip, pc, #0, 12
    1b54:	add	ip, ip, #36, 20	; 0x24000
    1b58:	ldr	pc, [ip, #636]!	; 0x27c

00001b5c <strtol@plt>:
    1b5c:	add	ip, pc, #0, 12
    1b60:	add	ip, ip, #36, 20	; 0x24000
    1b64:	ldr	pc, [ip, #628]!	; 0x274

00001b68 <strcspn@plt>:
    1b68:	add	ip, pc, #0, 12
    1b6c:	add	ip, ip, #36, 20	; 0x24000
    1b70:	ldr	pc, [ip, #620]!	; 0x26c

00001b74 <__isoc99_fscanf@plt>:
    1b74:	add	ip, pc, #0, 12
    1b78:	add	ip, ip, #36, 20	; 0x24000
    1b7c:	ldr	pc, [ip, #612]!	; 0x264

00001b80 <read@plt>:
    1b80:	add	ip, pc, #0, 12
    1b84:	add	ip, ip, #36, 20	; 0x24000
    1b88:	ldr	pc, [ip, #604]!	; 0x25c

00001b8c <fflush@plt>:
    1b8c:	add	ip, pc, #0, 12
    1b90:	add	ip, ip, #36, 20	; 0x24000
    1b94:	ldr	pc, [ip, #596]!	; 0x254

00001b98 <getuid@plt>:
    1b98:	add	ip, pc, #0, 12
    1b9c:	add	ip, ip, #36, 20	; 0x24000
    1ba0:	ldr	pc, [ip, #588]!	; 0x24c

00001ba4 <_setjmp@plt>:
    1ba4:	add	ip, pc, #0, 12
    1ba8:	add	ip, ip, #36, 20	; 0x24000
    1bac:	ldr	pc, [ip, #580]!	; 0x244

00001bb0 <free@plt>:
    1bb0:			; <UNDEFINED> instruction: 0xe7fd4778
    1bb4:	add	ip, pc, #0, 12
    1bb8:	add	ip, ip, #36, 20	; 0x24000
    1bbc:	ldr	pc, [ip, #568]!	; 0x238

00001bc0 <fgets@plt>:
    1bc0:	add	ip, pc, #0, 12
    1bc4:	add	ip, ip, #36, 20	; 0x24000
    1bc8:	ldr	pc, [ip, #560]!	; 0x230

00001bcc <ferror@plt>:
    1bcc:	add	ip, pc, #0, 12
    1bd0:	add	ip, ip, #36, 20	; 0x24000
    1bd4:	ldr	pc, [ip, #552]!	; 0x228

00001bd8 <strndup@plt>:
    1bd8:	add	ip, pc, #0, 12
    1bdc:	add	ip, ip, #36, 20	; 0x24000
    1be0:	ldr	pc, [ip, #544]!	; 0x220

00001be4 <__vsnprintf_chk@plt>:
    1be4:	add	ip, pc, #0, 12
    1be8:	add	ip, ip, #36, 20	; 0x24000
    1bec:	ldr	pc, [ip, #536]!	; 0x218

00001bf0 <memcpy@plt>:
    1bf0:			; <UNDEFINED> instruction: 0xe7fd4778
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #36, 20	; 0x24000
    1bfc:	ldr	pc, [ip, #524]!	; 0x20c

00001c00 <execvp@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #36, 20	; 0x24000
    1c08:	ldr	pc, [ip, #516]!	; 0x204

00001c0c <execlp@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #36, 20	; 0x24000
    1c14:	ldr	pc, [ip, #508]!	; 0x1fc

00001c18 <time@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #36, 20	; 0x24000
    1c20:	ldr	pc, [ip, #500]!	; 0x1f4

00001c24 <ftruncate64@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #36, 20	; 0x24000
    1c2c:	ldr	pc, [ip, #492]!	; 0x1ec

00001c30 <memcmp@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #36, 20	; 0x24000
    1c38:	ldr	pc, [ip, #484]!	; 0x1e4

00001c3c <_obstack_newchunk@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #36, 20	; 0x24000
    1c44:	ldr	pc, [ip, #476]!	; 0x1dc

00001c48 <stpcpy@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #36, 20	; 0x24000
    1c50:	ldr	pc, [ip, #468]!	; 0x1d4

00001c54 <dcgettext@plt>:
    1c54:			; <UNDEFINED> instruction: 0xe7fd4778
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #36, 20	; 0x24000
    1c60:	ldr	pc, [ip, #456]!	; 0x1c8

00001c64 <strdup@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #36, 20	; 0x24000
    1c6c:	ldr	pc, [ip, #448]!	; 0x1c0

00001c70 <__stack_chk_fail@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #36, 20	; 0x24000
    1c78:	ldr	pc, [ip, #440]!	; 0x1b8

00001c7c <obstack_free@plt>:
    1c7c:	add	ip, pc, #0, 12
    1c80:	add	ip, ip, #36, 20	; 0x24000
    1c84:	ldr	pc, [ip, #432]!	; 0x1b0

00001c88 <_obstack_begin@plt>:
    1c88:	add	ip, pc, #0, 12
    1c8c:	add	ip, ip, #36, 20	; 0x24000
    1c90:	ldr	pc, [ip, #424]!	; 0x1a8

00001c94 <unlink@plt>:
    1c94:			; <UNDEFINED> instruction: 0xe7fd4778
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #36, 20	; 0x24000
    1ca0:	ldr	pc, [ip, #412]!	; 0x19c

00001ca4 <dup2@plt>:
    1ca4:	add	ip, pc, #0, 12
    1ca8:	add	ip, ip, #36, 20	; 0x24000
    1cac:	ldr	pc, [ip, #404]!	; 0x194

00001cb0 <realloc@plt>:
    1cb0:	add	ip, pc, #0, 12
    1cb4:	add	ip, ip, #36, 20	; 0x24000
    1cb8:	ldr	pc, [ip, #396]!	; 0x18c

00001cbc <dup@plt>:
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #36, 20	; 0x24000
    1cc4:	ldr	pc, [ip, #388]!	; 0x184

00001cc8 <textdomain@plt>:
    1cc8:			; <UNDEFINED> instruction: 0xe7fd4778
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #36, 20	; 0x24000
    1cd4:	ldr	pc, [ip, #376]!	; 0x178

00001cd8 <strcasecmp@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #36, 20	; 0x24000
    1ce0:	ldr	pc, [ip, #368]!	; 0x170

00001ce4 <geteuid@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #36, 20	; 0x24000
    1cec:	ldr	pc, [ip, #360]!	; 0x168

00001cf0 <strsignal@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #36, 20	; 0x24000
    1cf8:	ldr	pc, [ip, #352]!	; 0x160

00001cfc <__fxstat64@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #36, 20	; 0x24000
    1d04:	ldr	pc, [ip, #344]!	; 0x158

00001d08 <sigaction@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #36, 20	; 0x24000
    1d10:	ldr	pc, [ip, #336]!	; 0x150

00001d14 <fwrite@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #36, 20	; 0x24000
    1d1c:	ldr	pc, [ip, #328]!	; 0x148

00001d20 <ioctl@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #36, 20	; 0x24000
    1d28:	ldr	pc, [ip, #320]!	; 0x140

00001d2c <lseek64@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #36, 20	; 0x24000
    1d34:	ldr	pc, [ip, #312]!	; 0x138

00001d38 <waitpid@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #36, 20	; 0x24000
    1d40:	ldr	pc, [ip, #304]!	; 0x130

00001d44 <strcpy@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #36, 20	; 0x24000
    1d4c:	ldr	pc, [ip, #296]!	; 0x128

00001d50 <creat64@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #36, 20	; 0x24000
    1d58:	ldr	pc, [ip, #288]!	; 0x120

00001d5c <opendir@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #36, 20	; 0x24000
    1d64:	ldr	pc, [ip, #280]!	; 0x118

00001d68 <fnmatch@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #36, 20	; 0x24000
    1d70:	ldr	pc, [ip, #272]!	; 0x110

00001d74 <open64@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #36, 20	; 0x24000
    1d7c:	ldr	pc, [ip, #264]!	; 0x108

00001d80 <__asprintf_chk@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #36, 20	; 0x24000
    1d88:	ldr	pc, [ip, #256]!	; 0x100

00001d8c <getenv@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #36, 20	; 0x24000
    1d94:	ldr	pc, [ip, #248]!	; 0xf8

00001d98 <puts@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #36, 20	; 0x24000
    1da0:	ldr	pc, [ip, #240]!	; 0xf0

00001da4 <malloc@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #36, 20	; 0x24000
    1dac:	ldr	pc, [ip, #232]!	; 0xe8

00001db0 <__libc_start_main@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #36, 20	; 0x24000
    1db8:	ldr	pc, [ip, #224]!	; 0xe0

00001dbc <strerror@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #36, 20	; 0x24000
    1dc4:	ldr	pc, [ip, #216]!	; 0xd8

00001dc8 <strftime@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #36, 20	; 0x24000
    1dd0:	ldr	pc, [ip, #208]!	; 0xd0

00001dd4 <__vfprintf_chk@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #36, 20	; 0x24000
    1ddc:	ldr	pc, [ip, #200]!	; 0xc8

00001de0 <localtime@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #36, 20	; 0x24000
    1de8:	ldr	pc, [ip, #192]!	; 0xc0

00001dec <__gmon_start__@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #36, 20	; 0x24000
    1df4:	ldr	pc, [ip, #184]!	; 0xb8

00001df8 <rename@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #36, 20	; 0x24000
    1e00:	ldr	pc, [ip, #176]!	; 0xb0

00001e04 <getpid@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #36, 20	; 0x24000
    1e0c:	ldr	pc, [ip, #168]!	; 0xa8

00001e10 <exit@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #36, 20	; 0x24000
    1e18:	ldr	pc, [ip, #160]!	; 0xa0

00001e1c <strlen@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #36, 20	; 0x24000
    1e24:	ldr	pc, [ip, #152]!	; 0x98

00001e28 <strchr@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #36, 20	; 0x24000
    1e30:	ldr	pc, [ip, #144]!	; 0x90

00001e34 <setenv@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #36, 20	; 0x24000
    1e3c:	ldr	pc, [ip, #136]!	; 0x88

00001e40 <chown@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #36, 20	; 0x24000
    1e48:	ldr	pc, [ip, #128]!	; 0x80

00001e4c <setlinebuf@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #36, 20	; 0x24000
    1e54:	ldr	pc, [ip, #120]!	; 0x78

00001e58 <__errno_location@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #36, 20	; 0x24000
    1e60:	ldr	pc, [ip, #112]!	; 0x70

00001e64 <strncasecmp@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #36, 20	; 0x24000
    1e6c:	ldr	pc, [ip, #104]!	; 0x68

00001e70 <__sprintf_chk@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #36, 20	; 0x24000
    1e78:	ldr	pc, [ip, #96]!	; 0x60

00001e7c <__vasprintf_chk@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #36, 20	; 0x24000
    1e84:	ldr	pc, [ip, #88]!	; 0x58

00001e88 <mkdir@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #36, 20	; 0x24000
    1e90:	ldr	pc, [ip, #80]!	; 0x50

00001e94 <setvbuf@plt>:
    1e94:			; <UNDEFINED> instruction: 0xe7fd4778
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #36, 20	; 0x24000
    1ea0:	ldr	pc, [ip, #68]!	; 0x44

00001ea4 <memset@plt>:
    1ea4:			; <UNDEFINED> instruction: 0xe7fd4778
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #36, 20	; 0x24000
    1eb0:	ldr	pc, [ip, #56]!	; 0x38

00001eb4 <__printf_chk@plt>:
    1eb4:			; <UNDEFINED> instruction: 0xe7fd4778
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #36, 20	; 0x24000
    1ec0:	ldr	pc, [ip, #44]!	; 0x2c

00001ec4 <link@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #36, 20	; 0x24000
    1ecc:	ldr	pc, [ip, #36]!	; 0x24

00001ed0 <write@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #36, 20	; 0x24000
    1ed8:	ldr	pc, [ip, #28]!

00001edc <fileno@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #36, 20	; 0x24000
    1ee4:	ldr	pc, [ip, #20]!

00001ee8 <__fprintf_chk@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #36, 20	; 0x24000
    1ef0:	ldr	pc, [ip, #12]!

00001ef4 <memchr@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #36, 20	; 0x24000
    1efc:	ldr	pc, [ip, #4]!

00001f00 <access@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #143360	; 0x23000
    1f08:	ldr	pc, [ip, #4092]!	; 0xffc

00001f0c <fclose@plt>:
    1f0c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #143360	; 0x23000
    1f18:	ldr	pc, [ip, #4080]!	; 0xff0

00001f1c <pipe@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #143360	; 0x23000
    1f24:	ldr	pc, [ip, #4072]!	; 0xfe8

00001f28 <__longjmp_chk@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #143360	; 0x23000
    1f30:	ldr	pc, [ip, #4064]!	; 0xfe0

00001f34 <fcntl64@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #143360	; 0x23000
    1f3c:	ldr	pc, [ip, #4056]!	; 0xfd8

00001f40 <setlocale@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #143360	; 0x23000
    1f48:	ldr	pc, [ip, #4048]!	; 0xfd0

00001f4c <sigemptyset@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #143360	; 0x23000
    1f54:	ldr	pc, [ip, #4040]!	; 0xfc8

00001f58 <fork@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #143360	; 0x23000
    1f60:	ldr	pc, [ip, #4032]!	; 0xfc0

00001f64 <strrchr@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #143360	; 0x23000
    1f6c:	ldr	pc, [ip, #4024]!	; 0xfb8

00001f70 <statfs64@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #143360	; 0x23000
    1f78:	ldr	pc, [ip, #4016]!	; 0xfb0

00001f7c <readdir64@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #143360	; 0x23000
    1f84:	ldr	pc, [ip, #4008]!	; 0xfa8

00001f88 <putc@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #143360	; 0x23000
    1f90:	ldr	pc, [ip, #4000]!	; 0xfa0

00001f94 <dirfd@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #143360	; 0x23000
    1f9c:	ldr	pc, [ip, #3992]!	; 0xf98

00001fa0 <fopen64@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #143360	; 0x23000
    1fa8:	ldr	pc, [ip, #3984]!	; 0xf90

00001fac <qsort@plt>:
    1fac:			; <UNDEFINED> instruction: 0xe7fd4778
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #143360	; 0x23000
    1fb8:	ldr	pc, [ip, #3972]!	; 0xf84

00001fbc <strpbrk@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #143360	; 0x23000
    1fc4:	ldr	pc, [ip, #3964]!	; 0xf7c

00001fc8 <bindtextdomain@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #143360	; 0x23000
    1fd0:	ldr	pc, [ip, #3956]!	; 0xf74

00001fd4 <umask@plt>:
    1fd4:			; <UNDEFINED> instruction: 0xe7fd4778
    1fd8:	add	ip, pc, #0, 12
    1fdc:	add	ip, ip, #143360	; 0x23000
    1fe0:	ldr	pc, [ip, #3944]!	; 0xf68

00001fe4 <chmod@plt>:
    1fe4:	add	ip, pc, #0, 12
    1fe8:	add	ip, ip, #143360	; 0x23000
    1fec:	ldr	pc, [ip, #3936]!	; 0xf60

00001ff0 <scandir64@plt>:
    1ff0:	add	ip, pc, #0, 12
    1ff4:	add	ip, ip, #143360	; 0x23000
    1ff8:	ldr	pc, [ip, #3928]!	; 0xf58

00001ffc <fseek@plt>:
    1ffc:	add	ip, pc, #0, 12
    2000:	add	ip, ip, #143360	; 0x23000
    2004:	ldr	pc, [ip, #3920]!	; 0xf50

00002008 <__xstat64@plt>:
    2008:	add	ip, pc, #0, 12
    200c:	add	ip, ip, #143360	; 0x23000
    2010:	ldr	pc, [ip, #3912]!	; 0xf48

00002014 <isatty@plt>:
    2014:	add	ip, pc, #0, 12
    2018:	add	ip, ip, #143360	; 0x23000
    201c:	ldr	pc, [ip, #3904]!	; 0xf40

00002020 <fputs@plt>:
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #143360	; 0x23000
    2028:	ldr	pc, [ip, #3896]!	; 0xf38

0000202c <strncmp@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #143360	; 0x23000
    2034:	ldr	pc, [ip, #3888]!	; 0xf30

00002038 <abort@plt>:
    2038:	add	ip, pc, #0, 12
    203c:	add	ip, ip, #143360	; 0x23000
    2040:	ldr	pc, [ip, #3880]!	; 0xf28

00002044 <close@plt>:
    2044:			; <UNDEFINED> instruction: 0xe7fd4778
    2048:	add	ip, pc, #0, 12
    204c:	add	ip, ip, #143360	; 0x23000
    2050:	ldr	pc, [ip, #3868]!	; 0xf1c

00002054 <__lxstat64@plt>:
    2054:	add	ip, pc, #0, 12
    2058:	add	ip, ip, #143360	; 0x23000
    205c:	ldr	pc, [ip, #3860]!	; 0xf14

00002060 <dcngettext@plt>:
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #143360	; 0x23000
    2068:	ldr	pc, [ip, #3852]!	; 0xf0c

0000206c <closedir@plt>:
    206c:			; <UNDEFINED> instruction: 0xe7fd4778
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #143360	; 0x23000
    2078:	ldr	pc, [ip, #3840]!	; 0xf00

0000207c <__snprintf_chk@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #143360	; 0x23000
    2084:	ldr	pc, [ip, #3832]!	; 0xef8

00002088 <fchmod@plt>:
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #143360	; 0x23000
    2090:	ldr	pc, [ip, #3824]!	; 0xef0

Disassembly of section .text:

00002098 <.text>:
    2098:	ldrlt	r4, [r0, #-2088]!	; 0xfffff7d8
    209c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    20a0:	tstls	r1, r7, lsr #26
    20a4:	blx	1abe0c2 <fchmod@plt+0x1abc03a>
    20a8:	ldrbtmi	r4, [sp], #-2086	; 0xfffff7da
    20ac:	ldrbtmi	r4, [r8], #-3110	; 0xfffff3da
    20b0:	ldc2l	0, cr15, [r2, #32]!
    20b4:	stmdbmi	r6!, {r0, r2, r5, r9, fp, lr}
    20b8:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    20bc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    20c0:			; <UNDEFINED> instruction: 0xf954f006
    20c4:			; <UNDEFINED> instruction: 0xf00168e8
    20c8:	blmi	8c1af4 <fchmod@plt+0x8bfa6c>
    20cc:	stmiapl	r5!, {r3, r5, r6, r7, sp, lr}^
    20d0:			; <UNDEFINED> instruction: 0xf0056828
    20d4:	strmi	pc, [r3], -pc, lsr #18
    20d8:	eorvs	r4, fp, pc, lsl r8
    20dc:			; <UNDEFINED> instruction: 0xf7ff4478
    20e0:	blmi	7bda40 <fchmod@plt+0x7bb9b8>
    20e4:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    20e8:	svclt	0x000c2800
    20ec:			; <UNDEFINED> instruction: 0xf0032300
    20f0:	ldmiblt	r3!, {r0, r8, r9}
    20f4:	stmiapl	r4!, {r1, r3, r4, r8, r9, fp, lr}^
    20f8:			; <UNDEFINED> instruction: 0xb1b96821
    20fc:			; <UNDEFINED> instruction: 0xf0022000
    2100:			; <UNDEFINED> instruction: 0xf005f8b9
    2104:			; <UNDEFINED> instruction: 0xf002f983
    2108:	stmdavs	r3!, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
    210c:	bvs	6e8118 <fchmod@plt+0x6e6090>
    2110:	mulls	r0, r8, r7
    2114:	blx	fe73e124 <fchmod@plt+0xfe73c09c>
    2118:	ldc2l	0, cr15, [r4, #32]
    211c:	andlt	r9, r3, r0, lsl #16
    2120:			; <UNDEFINED> instruction: 0x4601bd30
    2124:			; <UNDEFINED> instruction: 0xf0002000
    2128:			; <UNDEFINED> instruction: 0xe7e3fb3d
    212c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    2130:	eorvc	pc, r2, r0, lsl #10
    2134:	blx	fe43e154 <fchmod@plt+0xfe43c0cc>
    2138:	svclt	0x0000e7e0
    213c:	andeq	r0, r1, sl, lsl #14
    2140:	andeq	r4, r2, r6, lsr r0
    2144:	andeq	lr, r0, sl, asr #7
    2148:	strdeq	r3, [r2], -r8
    214c:	andeq	lr, r0, lr, ror #8
    2150:	andeq	r3, r2, r2, asr r6
    2154:	strdeq	r0, [r0], -r8
    2158:	andeq	lr, r0, r8, lsr #7
    215c:	andeq	r3, r2, r0, lsr #30
    2160:	strdeq	r0, [r0], -r4
    2164:	andeq	r3, r2, r2, ror #11
    2168:	bleq	3e2ac <fchmod@plt+0x3c224>
    216c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2170:	strbtmi	fp, [sl], -r2, lsl #24
    2174:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2178:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    217c:	ldrmi	sl, [sl], #776	; 0x308
    2180:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2184:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2188:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    218c:			; <UNDEFINED> instruction: 0xf85a4b06
    2190:	stmdami	r6, {r0, r1, ip, sp}
    2194:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2198:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    219c:	svc	0x004cf7ff
    21a0:	andeq	r3, r2, r8, lsl ip
    21a4:	andeq	r0, r0, ip, asr #3
    21a8:	andeq	r0, r0, r4, lsr #4
    21ac:	andeq	r0, r0, r0, lsr r2
    21b0:	ldr	r3, [pc, #20]	; 21cc <fchmod@plt+0x144>
    21b4:	ldr	r2, [pc, #20]	; 21d0 <fchmod@plt+0x148>
    21b8:	add	r3, pc, r3
    21bc:	ldr	r2, [r3, r2]
    21c0:	cmp	r2, #0
    21c4:	bxeq	lr
    21c8:	b	1dec <__gmon_start__@plt>
    21cc:	strdeq	r3, [r2], -r8
    21d0:	andeq	r0, r0, r4, lsl r2
    21d4:	blmi	1d41f4 <fchmod@plt+0x1d216c>
    21d8:	bmi	1d33c0 <fchmod@plt+0x1d1338>
    21dc:	addmi	r4, r3, #2063597568	; 0x7b000000
    21e0:	andle	r4, r3, sl, ror r4
    21e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    21e8:	ldrmi	fp, [r8, -r3, lsl #2]
    21ec:	svclt	0x00004770
    21f0:	andeq	r3, r2, r4, lsl #30
    21f4:	andeq	r3, r2, r0, lsl #30
    21f8:	ldrdeq	r3, [r2], -r4
    21fc:	ldrdeq	r0, [r0], -r4
    2200:	stmdbmi	r9, {r3, fp, lr}
    2204:	bmi	2533ec <fchmod@plt+0x251364>
    2208:	bne	2533f4 <fchmod@plt+0x25136c>
    220c:	svceq	0x00cb447a
    2210:			; <UNDEFINED> instruction: 0x01a1eb03
    2214:	andle	r1, r3, r9, asr #32
    2218:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    221c:	ldrmi	fp, [r8, -r3, lsl #2]
    2220:	svclt	0x00004770
    2224:	ldrdeq	r3, [r2], -r8
    2228:	ldrdeq	r3, [r2], -r4
    222c:	andeq	r3, r2, r8, lsr #23
    2230:	andeq	r0, r0, ip, lsr r2
    2234:	blmi	2af65c <fchmod@plt+0x2ad5d4>
    2238:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    223c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2240:	blmi	2707f4 <fchmod@plt+0x26e76c>
    2244:	ldrdlt	r5, [r3, -r3]!
    2248:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    224c:			; <UNDEFINED> instruction: 0xf7ff6818
    2250:			; <UNDEFINED> instruction: 0xf7ffec80
    2254:	blmi	1c2158 <fchmod@plt+0x1c00d0>
    2258:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    225c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2260:	andeq	r3, r2, r2, lsr #29
    2264:	andeq	r3, r2, r8, ror fp
    2268:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    226c:			; <UNDEFINED> instruction: 0x00023db6
    2270:	andeq	r3, r2, r2, lsl #29
    2274:	svclt	0x0000e7c4
    2278:			; <UNDEFINED> instruction: 0x4608b510
    227c:			; <UNDEFINED> instruction: 0xf85af005
    2280:	blmi	d5290 <fchmod@plt+0xd3208>
    2284:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2288:	ldclt	0, cr6, [r0, #-96]	; 0xffffffa0
    228c:	andeq	r3, r2, r0, lsr fp
    2290:	strdeq	r0, [r0], -r8
    2294:			; <UNDEFINED> instruction: 0x460eb5f0
    2298:	ldrmi	fp, [r7], -r3, lsl #1
    229c:			; <UNDEFINED> instruction: 0x4604461d
    22a0:	ldc2l	0, cr15, [sl], #40	; 0x28
    22a4:	ldrshlt	fp, [sp, #-30]!	; 0xffffffe2
    22a8:	andcs	r4, r5, #475136	; 0x74000
    22ac:	ldrbtmi	r2, [r9], #-0
    22b0:	ldcl	7, cr15, [r2], {255}	; 0xff
    22b4:	ldrtmi	r4, [sl], -fp, lsr #12
    22b8:	strmi	r9, [r1], -r0, lsl #12
    22bc:			; <UNDEFINED> instruction: 0xf00a4620
    22c0:	stmiavs	r0!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    22c4:	ldcllt	0, cr11, [r0, #12]!
    22c8:			; <UNDEFINED> instruction: 0x46284916
    22cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    22d0:	stcl	7, cr15, [r2], {255}	; 0xff
    22d4:			; <UNDEFINED> instruction: 0x463a4633
    22d8:	strtmi	r4, [r0], -r1, lsl #12
    22dc:	stc2	0, cr15, [r2, #40]	; 0x28
    22e0:	andlt	r6, r3, r0, lsr #17
    22e4:	ldrshlt	fp, [r5, #-208]!	; 0xffffff30
    22e8:	ldrtmi	r4, [r0], -pc, lsl #18
    22ec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    22f0:	ldc	7, cr15, [r2], #1020	; 0x3fc
    22f4:	ldrtmi	r4, [sl], -fp, lsr #12
    22f8:	strtmi	r4, [r0], -r1, lsl #12
    22fc:	ldc2l	0, cr15, [r2, #-40]!	; 0xffffffd8
    2300:	andlt	r6, r3, r0, lsr #17
    2304:	stmdbmi	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2308:	andcs	r4, r5, #40, 12	; 0x2800000
    230c:			; <UNDEFINED> instruction: 0xf7ff4479
    2310:	ldrtmi	lr, [sl], -r4, lsr #25
    2314:	strtmi	r4, [r0], -r1, lsl #12
    2318:	stc2l	0, cr15, [r4, #-40]!	; 0xffffffd8
    231c:	svclt	0x0000e7d1
    2320:	andeq	sp, r0, lr, lsl #13
    2324:	andeq	sp, r0, r6, asr r6
    2328:	andeq	sp, r0, sl, lsl r6
    232c:	andeq	sp, r0, r4, ror #11
    2330:	cmplt	fp, r3, asr #16
    2334:	ldmdavs	sl, {r0, r3, r4, r6, r7, fp, sp, lr}^
    2338:	ldmdavs	fp, {r0, r1, r3, fp, sp, lr}^
    233c:	smlabblt	r1, r1, r8, r6
    2340:	stmdami	r4, {r0, r3, r6, fp, sp, lr}
    2344:			; <UNDEFINED> instruction: 0xe7a54478
    2348:	ldmvs	sl, {r0, r1, fp, sp, lr}^
    234c:	ldmdavs	r2, {r0, r1, r3, r4, r6, fp, sp, lr}^
    2350:	ubfx	r6, r2, #16, #20
    2354:	muleq	r2, ip, sp
    2358:	push	{r2, r5, fp, lr}
    235c:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
    2360:	cdpmi	0, 2, cr11, cr3, cr2, {4}
    2364:	stc2l	0, cr15, [r0, #-4]!
    2368:			; <UNDEFINED> instruction: 0xf8df2101
    236c:	ldrbtmi	r8, [lr], #-136	; 0xffffff78
    2370:			; <UNDEFINED> instruction: 0x460744f8
    2374:			; <UNDEFINED> instruction: 0xf95af001
    2378:			; <UNDEFINED> instruction: 0xf0014605
    237c:			; <UNDEFINED> instruction: 0xf005f975
    2380:			; <UNDEFINED> instruction: 0x4604f9b3
    2384:			; <UNDEFINED> instruction: 0xf0054620
    2388:	strhlt	pc, [r0, #151]	; 0x97	; <UNPREDICTABLE>
    238c:	blcs	1c6a0 <fchmod@plt+0x1a618>
    2390:	ldmdavs	sl, {r3, r4, r5, r6, r7, ip, lr, pc}
    2394:	rscsle	r2, r5, r0, lsl #20
    2398:	ldmvs	r9, {r4, r6, r7, fp, sp, lr}
    239c:	stmdavs	r3, {r1, r4, r6, fp, sp, lr}^
    23a0:	ldmdavs	fp, {r3, r5, r6, r7, fp, sp, lr}^
    23a4:	stmdavs	r9, {r0, r8, r9, ip, sp, pc}^
    23a8:	smlabtcs	r0, sp, r9, lr
    23ac:	tstcs	r1, r2, lsr r6
    23b0:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    23b4:			; <UNDEFINED> instruction: 0xf0054620
    23b8:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    23bc:	strtmi	sp, [r0], -r6, ror #3
    23c0:			; <UNDEFINED> instruction: 0xf9bef005
    23c4:			; <UNDEFINED> instruction: 0xf0014628
    23c8:			; <UNDEFINED> instruction: 0x4628f97f
    23cc:			; <UNDEFINED> instruction: 0xf9b8f001
    23d0:			; <UNDEFINED> instruction: 0xf0014628
    23d4:			; <UNDEFINED> instruction: 0x4628f9f9
    23d8:	blx	13be3e4 <fchmod@plt+0x13bc35c>
    23dc:	andlt	r4, r2, r8, lsr r6
    23e0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    23e4:	bllt	ff9403e8 <fchmod@plt+0xff93e360>
    23e8:	ldrb	r4, [sp, r1, asr #12]
    23ec:	strdeq	sp, [r0], -sl
    23f0:	strdeq	sp, [r0], -r6
    23f4:	andeq	pc, r0, r8, asr r3	; <UNPREDICTABLE>
    23f8:	andcs	r4, r5, #360448	; 0x58000
    23fc:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    2400:	andcs	fp, r0, r3, lsl #1
    2404:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    2408:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
    240c:			; <UNDEFINED> instruction: 0xf0089001
    2410:	blmi	4c14dc <fchmod@plt+0x4bf454>
    2414:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
    2418:	andcs	r4, r1, r2, lsl #12
    241c:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    2420:	andcs	r4, r5, #245760	; 0x3c000
    2424:	ldrbtmi	r2, [r9], #-0
    2428:	ldc	7, cr15, [r6], {255}	; 0xff
    242c:	andcs	r4, r1, r1, lsl #12
    2430:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    2434:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
    2438:	andcs	r2, r0, r5, lsl #4
    243c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2440:			; <UNDEFINED> instruction: 0xf7ff681c
    2444:	strmi	lr, [r1], -sl, lsl #24
    2448:			; <UNDEFINED> instruction: 0xf0054620
    244c:	andcs	pc, r0, pc, asr #23
    2450:	ldcl	7, cr15, [lr], {255}	; 0xff
    2454:	andeq	sp, r0, r2, ror r5
    2458:	andeq	r3, r2, sl, lsr #19
    245c:	andeq	sp, r0, r2, ror r5
    2460:	andeq	sp, r0, r2, ror r5
    2464:	andeq	r0, r0, r8, lsr #4
    2468:	ldrdeq	sp, [r0], -r6
    246c:	andcs	r4, r5, #507904	; 0x7c000
    2470:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    2474:	andcs	fp, r0, r3, lsl #1
    2478:	bl	ffbc047c <fchmod@plt+0xffbbe3f4>
    247c:	ldrbtmi	r4, [ip], #-3100	; 0xfffff3e4
    2480:			; <UNDEFINED> instruction: 0xf0089001
    2484:	stmdbls	r1, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2488:	andcs	r4, r1, r2, lsl #12
    248c:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    2490:	andcs	r4, r5, #24, 18	; 0x60000
    2494:	ldrbtmi	r2, [r9], #-0
    2498:	bl	ff7c049c <fchmod@plt+0xff7be414>
    249c:	andcs	r4, r1, r1, lsl #12
    24a0:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    24a4:	andcs	r4, r5, #20, 18	; 0x50000
    24a8:	ldrbtmi	r2, [r9], #-0
    24ac:	bl	ff5404b0 <fchmod@plt+0xff53e428>
    24b0:	andcs	r4, r1, r1, lsl #12
    24b4:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    24b8:	andcs	r4, r5, #16, 18	; 0x40000
    24bc:	ldrbtmi	r2, [r9], #-0
    24c0:	bl	ff2c04c4 <fchmod@plt+0xff2be43c>
    24c4:	andcs	r4, r1, r1, lsl #12
    24c8:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    24cc:	stmdbmi	sp, {r2, r3, r8, r9, fp, lr}
    24d0:	andcs	r2, r0, r5, lsl #4
    24d4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    24d8:			; <UNDEFINED> instruction: 0xf7ff681c
    24dc:			; <UNDEFINED> instruction: 0x4601ebbe
    24e0:			; <UNDEFINED> instruction: 0xf0054620
    24e4:	andcs	pc, r0, r3, lsl #23
    24e8:	ldc	7, cr15, [r2], {255}	; 0xff
    24ec:			; <UNDEFINED> instruction: 0x0000d5b6
    24f0:	andeq	r3, r2, r6, lsr r9
    24f4:			; <UNDEFINED> instruction: 0x0000d5ba
    24f8:			; <UNDEFINED> instruction: 0x0000d6b6
    24fc:	andeq	sp, r0, sl, ror #19
    2500:	andeq	r0, r0, r8, lsr #4
    2504:	andeq	sp, r0, lr, lsr r5
    2508:			; <UNDEFINED> instruction: 0x4608b510
    250c:			; <UNDEFINED> instruction: 0xff12f004
    2510:	blmi	1d5530 <fchmod@plt+0x1d34a8>
    2514:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2518:	stmdami	r6, {r1, r9, sl, lr}
    251c:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    2520:			; <UNDEFINED> instruction: 0xff2af004
    2524:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    2528:	ldclt	0, cr6, [r0, #-864]	; 0xfffffca0
    252c:	andeq	r3, r2, r0, lsr #17
    2530:	strdeq	r0, [r0], -r8
    2534:	andeq	sp, r0, r6, ror #20
    2538:			; <UNDEFINED> instruction: 0x00023bba
    253c:	blmi	f54e34 <fchmod@plt+0xf52dac>
    2540:	mvnsmi	lr, #737280	; 0xb4000
    2544:			; <UNDEFINED> instruction: 0x4604447a
    2548:			; <UNDEFINED> instruction: 0xf854b083
    254c:	ldmpl	r3, {r2, r8, r9, fp}^
    2550:	ldmdavs	fp, {r0, r2, r3, r5, r6, r9, sl, lr}
    2554:			; <UNDEFINED> instruction: 0xf04f9301
    2558:	movwcs	r0, #768	; 0x300
    255c:	stmdacs	r0, {r8, r9, ip, pc}
    2560:			; <UNDEFINED> instruction: 0xf005d05b
    2564:			; <UNDEFINED> instruction: 0x4601fa51
    2568:			; <UNDEFINED> instruction: 0xf0054628
    256c:			; <UNDEFINED> instruction: 0xf854f8eb
    2570:	stmdacs	r0, {r2, r8, r9, fp}
    2574:	blls	36d50 <fchmod@plt+0x34cc8>
    2578:	suble	r2, lr, r0, lsl #22
    257c:			; <UNDEFINED> instruction: 0xf8b4f005
    2580:	ldrsbtls	pc, [r4], pc	; <UNPREDICTABLE>
    2584:			; <UNDEFINED> instruction: 0x468044f9
    2588:			; <UNDEFINED> instruction: 0xf0054640
    258c:			; <UNDEFINED> instruction: 0x4604f8b5
    2590:	eorsle	r2, r0, r0, lsl #16
    2594:	stccs	8, cr6, [r0, #-916]	; 0xfffffc6c
    2598:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
    259c:	rscsle	r2, r3, r0, lsl #22
    25a0:	strbmi	r6, [lr], -sl, lsr #17
    25a4:	ldrdlt	r6, [r2, -pc]
    25a8:	stcls	8, cr6, [r0], {86}	; 0x56
    25ac:	strb	fp, [fp, ip, lsl #19]!
    25b0:	andcs	r6, r0, #2818048	; 0x2b0000
    25b4:	ldmdavs	r9, {r5, r6, fp, sp, lr}^
    25b8:	bl	ff5c05bc <fchmod@plt+0xff5be534>
    25bc:	ldmdavs	fp!, {r7, r8, ip, sp, pc}^
    25c0:	stmdavs	r0!, {r9, sp}^
    25c4:			; <UNDEFINED> instruction: 0xf7ff6859
    25c8:	ldrdlt	lr, [r8, #-176]	; 0xffffff50
    25cc:	stccs	8, cr6, [r0], {36}	; 0x24
    25d0:	stmdavs	r0!, {r1, r3, r4, r6, r7, ip, lr, pc}^
    25d4:	ldrtmi	r2, [r1], -r0, lsl #4
    25d8:	bl	ff1c05dc <fchmod@plt+0xff1be554>
    25dc:	mvnle	r2, r0, lsl #16
    25e0:			; <UNDEFINED> instruction: 0xf7ff4628
    25e4:			; <UNDEFINED> instruction: 0xf7fffea5
    25e8:			; <UNDEFINED> instruction: 0x4640ebd8
    25ec:			; <UNDEFINED> instruction: 0xf884f005
    25f0:	stmdacs	r0, {r2, r9, sl, lr}
    25f4:	strbmi	sp, [r0], -lr, asr #3
    25f8:			; <UNDEFINED> instruction: 0xf8a2f005
    25fc:			; <UNDEFINED> instruction: 0xf0059800
    2600:	bmi	3c08bc <fchmod@plt+0x3be834>
    2604:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2608:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    260c:	subsmi	r9, sl, r1, lsl #22
    2610:	strtmi	sp, [r0], -ip, lsl #2
    2614:	pop	{r0, r1, ip, sp, pc}
    2618:	stmdami	r9, {r4, r5, r6, r7, r8, r9, pc}
    261c:			; <UNDEFINED> instruction: 0xf0054478
    2620:			; <UNDEFINED> instruction: 0x4601f9f3
    2624:			; <UNDEFINED> instruction: 0xf0054628
    2628:	str	pc, [r7, sp, lsl #17]!
    262c:	bl	840630 <fchmod@plt+0x83e5a8>
    2630:	andeq	r3, r2, r0, ror r8
    2634:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2638:	andeq	pc, r0, r4, asr #2
    263c:	andeq	r3, r2, lr, lsr #15
    2640:	andeq	sp, r0, r8, ror r9
    2644:	andcs	fp, r0, r8, lsl #10
    2648:	andcs	r4, r5, #5120	; 0x1400
    264c:	ldrbtmi	r4, [fp], #-2309	; 0xfffff6fb
    2650:	andsvs	r4, r8, r9, ror r4
    2654:	bl	40658 <fchmod@plt+0x3e5d0>
    2658:			; <UNDEFINED> instruction: 0x4008e8bd
    265c:	mcrrlt	0, 0, pc, sl, cr8	; <UNPREDICTABLE>
    2660:			; <UNDEFINED> instruction: 0x000239b6
    2664:	andeq	sp, r0, r8, asr #18
    2668:	stmdavc	r3, {r4, r8, sl, ip, sp, pc}
    266c:	tstle	r4, pc, lsr #22
    2670:			; <UNDEFINED> instruction: 0xf7ff210a
    2674:	ldmdblt	r0, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    2678:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    267c:	andcs	r4, r5, #4, 12	; 0x400000
    2680:	ldrbtmi	r2, [r9], #-0
    2684:	b	ffa40688 <fchmod@plt+0xffa3e600>
    2688:			; <UNDEFINED> instruction: 0xf0054621
    268c:	stmdbmi	r5, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2690:	andcs	r2, r0, r5, lsl #4
    2694:			; <UNDEFINED> instruction: 0xf7ff4479
    2698:			; <UNDEFINED> instruction: 0xf005eae0
    269c:	svclt	0x0000fd95
    26a0:	andeq	sp, r0, lr, ror #18
    26a4:	andeq	sp, r0, ip, ror r9
    26a8:	andcs	r4, r5, #114688	; 0x1c000
    26ac:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    26b0:	andcs	r4, r0, r6, lsl #24
    26b4:	b	ff4406b8 <fchmod@plt+0xff43e630>
    26b8:	ldrbtmi	r4, [ip], #-2565	; 0xfffff5fb
    26bc:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    26c0:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    26c4:	stc2	0, cr15, [r0, #20]
    26c8:	andeq	sp, r0, r2, lsl #19
    26cc:	strdeq	r3, [r2], -sl
    26d0:	strdeq	r0, [r0], -r4
    26d4:	addlt	fp, r2, r0, lsl r5
    26d8:	andls	r6, r1, r4, lsl #16
    26dc:	stmdavs	r3, {r2, r4, r6, r7, r8, ip, sp, pc}^
    26e0:	strtmi	fp, [r0], -r3, asr #19
    26e4:			; <UNDEFINED> instruction: 0xffc0f7ff
    26e8:	strtmi	r2, [r0], -r2, lsl #2
    26ec:	cdp2	0, 12, cr15, cr6, cr4, {0}
    26f0:	cmplt	r8, r1
    26f4:	teqlt	fp, r3, asr #17
    26f8:			; <UNDEFINED> instruction: 0xb12b681b
    26fc:			; <UNDEFINED> instruction: 0xf7ff6858
    2700:	andcs	lr, r0, ip, asr #22
    2704:	ldclt	0, cr11, [r0, #-8]
    2708:			; <UNDEFINED> instruction: 0xf7ff4620
    270c:	andcs	lr, r0, r6, asr #22
    2710:	ldclt	0, cr11, [r0, #-8]
    2714:			; <UNDEFINED> instruction: 0xffc8f7ff
    2718:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
    271c:	stmdavs	r3, {r2, r6, r7, r8, ip, sp, pc}^
    2720:			; <UNDEFINED> instruction: 0x4620b9b3
    2724:			; <UNDEFINED> instruction: 0xffa0f7ff
    2728:	tstcs	r2, r0, lsr #12
    272c:	cdp2	0, 10, cr15, cr6, cr4, {0}
    2730:	stmiavs	r3, {r4, r5, r8, ip, sp, pc}^
    2734:	ldmvs	fp, {r0, r1, r5, r8, ip, sp, pc}
    2738:	ldmdavs	r8, {r0, r1, r5, r8, ip, sp, pc}^
    273c:	bl	b40740 <fchmod@plt+0xb3e6b8>
    2740:	ldclt	0, cr2, [r0, #-0]
    2744:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    2748:	bl	9c074c <fchmod@plt+0x9be6c4>
    274c:	ldclt	0, cr2, [r0, #-0]
    2750:			; <UNDEFINED> instruction: 0xffaaf7ff
    2754:	andeq	sp, r0, sl, lsl #18
    2758:			; <UNDEFINED> instruction: 0x460cb510
    275c:	stmdavc	sl, {r1, r2, r3, r8, r9, fp, lr}
    2760:	bcs	bd3954 <fchmod@plt+0xbd18cc>
    2764:	tstle	r5, r9, lsl r1
    2768:	tstcs	sl, r8, lsl #12
    276c:	bl	1740770 <fchmod@plt+0x173e6e8>
    2770:	vldrlt.16	s22, [r0, #-144]	; 0xffffff70	; <UNPREDICTABLE>
    2774:	andcs	r4, r5, #147456	; 0x24000
    2778:	ldrbtmi	r2, [r9], #-0
    277c:	b	1b40780 <fchmod@plt+0x1b3e6f8>
    2780:			; <UNDEFINED> instruction: 0xf0054621
    2784:	stmdbmi	r6, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
    2788:	andcs	r2, r0, r5, lsl #4
    278c:			; <UNDEFINED> instruction: 0xf7ff4479
    2790:			; <UNDEFINED> instruction: 0xf005ea64
    2794:	svclt	0x0000fd19
    2798:	andeq	r3, r2, r0, lsl #19
    279c:	andeq	sp, r0, r6, ror r8
    27a0:	andeq	sp, r0, ip, asr #17
    27a4:	blmi	314fd8 <fchmod@plt+0x312f50>
    27a8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    27ac:	strcs	fp, [r0], #-1296	; 0xfffffaf0
    27b0:	tstvc	ip, r1, asr r1
    27b4:	strmi	fp, [r8], -r1, lsr #2
    27b8:			; <UNDEFINED> instruction: 0xf7ff210a
    27bc:	stmdblt	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    27c0:	stmdbmi	r6, {r4, r8, sl, fp, ip, sp, pc}
    27c4:	strtmi	r2, [r0], -r5, lsl #4
    27c8:			; <UNDEFINED> instruction: 0xf7ff4479
    27cc:			; <UNDEFINED> instruction: 0xf005ea46
    27d0:	svclt	0x0000fcfb
    27d4:	andeq	r3, r2, r8, lsr r9
    27d8:	andeq	r3, r2, sl, asr r8
    27dc:			; <UNDEFINED> instruction: 0x0000d8b4
    27e0:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}^
    27e4:	ldfltd	f3, [r8, #-20]!	; 0xffffffec
    27e8:	strmi	r4, [r4], -r2, lsl #12
    27ec:	blne	24093c <fchmod@plt+0x23e8b4>
    27f0:			; <UNDEFINED> instruction: 0xf7ff2003
    27f4:	cmnlt	r8, r0, lsr ip
    27f8:	bl	bc07fc <fchmod@plt+0xbbe774>
    27fc:	blcs	9c810 <fchmod@plt+0x9a788>
    2800:	rsbvs	fp, r3, r8, lsl #30
    2804:	stmdbmi	r6, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    2808:	andcs	r4, r5, #40, 12	; 0x2800000
    280c:			; <UNDEFINED> instruction: 0xf7ff4479
    2810:	stmdavs	r1!, {r2, r5, r9, fp, sp, lr, pc}
    2814:			; <UNDEFINED> instruction: 0xffecf003
    2818:	rsbvs	r2, r3, r1, lsl #6
    281c:	svclt	0x0000bd38
    2820:	muleq	r0, r4, r8
    2824:	mvnsmi	lr, sp, lsr #18
    2828:	ldcmi	0, cr11, [lr, #-536]	; 0xfffffde8
    282c:	ldcmi	6, cr4, [lr], {15}
    2830:	ldrbtmi	r4, [sp], #-1664	; 0xfffff980
    2834:			; <UNDEFINED> instruction: 0x46164b1d
    2838:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    283c:	stmdavs	r4!, {r8, sl, sp}
    2840:			; <UNDEFINED> instruction: 0xf04f9405
    2844:	cfldrsmi	mvf0, [sl], {-0}
    2848:	strpl	lr, [r2, #-2509]	; 0xfffff633
    284c:	ldmdbpl	ip, {r2, r8, sl, ip, pc}
    2850:	stcge	8, cr6, [r2], {33}	; 0x21
    2854:	tstls	r1, r8, lsl #12
    2858:	b	ff84085c <fchmod@plt+0xff83e7d4>
    285c:	strmi	r9, [r2], -r1, lsl #18
    2860:			; <UNDEFINED> instruction: 0xf00a4620
    2864:	ldrtmi	pc, [r0], -r5, ror #21	; <UNPREDICTABLE>
    2868:	b	ff64086c <fchmod@plt+0xff63e7e4>
    286c:			; <UNDEFINED> instruction: 0x46024631
    2870:			; <UNDEFINED> instruction: 0xf00a4620
    2874:			; <UNDEFINED> instruction: 0x4620fadd
    2878:	blx	ffb3e8a8 <fchmod@plt+0xffb3c820>
    287c:			; <UNDEFINED> instruction: 0xf00a4620
    2880:	bmi	341574 <fchmod@plt+0x33f4ec>
    2884:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2888:	andeq	pc, r0, r8, asr #17
    288c:	ldmpl	r3, {r0, r2, r3, r4, r5, sp, lr}^
    2890:	blls	15c900 <fchmod@plt+0x15a878>
    2894:	qaddle	r4, sl, r2
    2898:	pop	{r1, r2, ip, sp, pc}
    289c:			; <UNDEFINED> instruction: 0xf7ff81f0
    28a0:	svclt	0x0000e9e8
    28a4:	andeq	r3, r2, r2, lsl #11
    28a8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28ac:	andeq	r3, r2, sl, ror r5
    28b0:	strdeq	r0, [r0], -r8
    28b4:	andeq	r3, r2, lr, lsr #10
    28b8:	ldrblt	r4, [r0, #-2842]!	; 0xfffff4e6
    28bc:			; <UNDEFINED> instruction: 0x4604447b
    28c0:	biclt	r7, r3, fp, lsl r9
    28c4:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
    28c8:	ldreq	pc, [r8, #-262]	; 0xfffffefa
    28cc:			; <UNDEFINED> instruction: 0xf00a4628
    28d0:	ldmdbvs	r6!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    28d4:	ldmdbmi	r5, {r1, r2, r3, r6, r7, r8, ip, sp, pc}
    28d8:	andcs	r2, r0, r5, lsl #4
    28dc:			; <UNDEFINED> instruction: 0xf7ff4479
    28e0:			; <UNDEFINED> instruction: 0x4633e9bc
    28e4:	strmi	r4, [r1], -r2, lsr #12
    28e8:			; <UNDEFINED> instruction: 0xf00a4628
    28ec:	blmi	4412e0 <fchmod@plt+0x43f258>
    28f0:	bvs	613ae4 <fchmod@plt+0x611a5c>
    28f4:	stmdbmi	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    28f8:	pop	{r1, r9, sl, lr}
    28fc:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    2900:	andseq	pc, r8, r1, lsl #2
    2904:	ldrdcc	lr, [r4, -r1]
    2908:	stmdbmi	fp, {r2, r6, r7, sl, sp, lr, pc}
    290c:	andcs	r4, r5, #48, 12	; 0x3000000
    2910:			; <UNDEFINED> instruction: 0xf7ff4479
    2914:	strtmi	lr, [r2], -r2, lsr #19
    2918:	strtmi	r4, [r8], -r1, lsl #12
    291c:	blx	18be94c <fchmod@plt+0x18bc8c4>
    2920:	svclt	0x0000e7e5
    2924:	andeq	r3, r2, r8, asr #14
    2928:	andeq	r3, r2, sl, lsl r8
    292c:	strdeq	sp, [r0], -r0
    2930:	strdeq	r3, [r2], -r0
    2934:	andeq	r3, r2, r2, ror #15
    2938:	andeq	sp, r0, r8, lsr #15
    293c:			; <UNDEFINED> instruction: 0x4605b538
    2940:	ldmdami	r1, {r4, r9, fp, lr}
    2944:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    2948:			; <UNDEFINED> instruction: 0xf0084478
    294c:			; <UNDEFINED> instruction: 0xf44ffbe7
    2950:	strmi	r7, [r4], -r0, asr #3
    2954:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2958:	blle	24c960 <fchmod@plt+0x24a8d8>
    295c:	bl	1d40960 <fchmod@plt+0x1d3e8d8>
    2960:			; <UNDEFINED> instruction: 0xf7ff4620
    2964:			; <UNDEFINED> instruction: 0x4620e99a
    2968:	ldrhtmi	lr, [r8], -sp
    296c:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2970:	andcs	r4, r5, #98304	; 0x18000
    2974:	ldrbtmi	r2, [r9], #-0
    2978:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    297c:			; <UNDEFINED> instruction: 0xf0036829
    2980:	svclt	0x0000ff37
    2984:	andeq	sp, r0, r2, lsr #15
    2988:			; <UNDEFINED> instruction: 0x0000d7b4
    298c:	andeq	sp, r0, lr, lsl #15
    2990:			; <UNDEFINED> instruction: 0x4604b5f8
    2994:			; <UNDEFINED> instruction: 0xf7ff460d
    2998:	stmdavs	r3!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    299c:	eorle	r2, ip, r2, lsl #22
    29a0:			; <UNDEFINED> instruction: 0xf7ff4628
    29a4:	qadd16mi	pc, r0, sp	; <UNPREDICTABLE>
    29a8:			; <UNDEFINED> instruction: 0xffc8f7ff
    29ac:			; <UNDEFINED> instruction: 0xf7ff4628
    29b0:	stmdavs	r0!, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    29b4:	svclt	0x00182801
    29b8:	andle	r2, r0, r1
    29bc:	stmdavs	r9!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    29c0:	mvnsle	r2, r1, lsl #18
    29c4:			; <UNDEFINED> instruction: 0x6702e9d4
    29c8:	movwcs	lr, #10709	; 0x29d5
    29cc:	svclt	0x0008429f
    29d0:			; <UNDEFINED> instruction: 0xd1084296
    29d4:			; <UNDEFINED> instruction: 0x671ae9d4
    29d8:	tstcs	sl, #3489792	; 0x354000
    29dc:	svclt	0x0004429f
    29e0:			; <UNDEFINED> instruction: 0x46084296
    29e4:	stmdbmi	r6, {r1, r3, r5, r6, r7, ip, lr, pc}
    29e8:	andcs	r2, r0, r5, lsl #4
    29ec:			; <UNDEFINED> instruction: 0xf7ff4479
    29f0:	stmdavs	r2!, {r2, r4, r5, r8, fp, sp, lr, pc}
    29f4:			; <UNDEFINED> instruction: 0xf0036829
    29f8:	ldrdcs	pc, [r0], -sp
    29fc:	svclt	0x0000bdf8
    2a00:	andeq	sp, r0, ip, lsr #14
    2a04:	svcmi	0x00f0e92d
    2a08:	stmdami	r6!, {r2, r9, sl, lr}^
    2a0c:	bmi	1994268 <fchmod@plt+0x19921e0>
    2a10:	ldrbtmi	r2, [r8], #-2306	; 0xfffff6fe
    2a14:	addlt	r4, fp, r5, ror #28
    2a18:	ldrbtmi	r5, [lr], #-2178	; 0xfffff77e
    2a1c:	andls	r6, r9, #1179648	; 0x120000
    2a20:	andeq	pc, r0, #79	; 0x4f
    2a24:	ldmdavs	fp, {r0, r1, r2, ip, lr, pc}
    2a28:	blcs	5cab0 <fchmod@plt+0x5aa28>
    2a2c:	stmdavs	r9!, {r0, r4, r5, r6, ip, lr, pc}
    2a30:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a34:	bmi	17b0f7c <fchmod@plt+0x17aeef4>
    2a38:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
    2a3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a40:	subsmi	r9, sl, r9, lsl #22
    2a44:	andlt	sp, fp, r2, ror r1
    2a48:	svchi	0x00f0e8bd
    2a4c:	ldrdls	pc, [r0], -r4
    2a50:			; <UNDEFINED> instruction: 0xf8d52100
    2a54:	strbmi	sl, [r8], -r0
    2a58:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a5c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2a60:	addhi	pc, ip, r0, asr #5
    2a64:			; <UNDEFINED> instruction: 0x46514a53
    2a68:	ldrbtmi	r4, [sl], #-2131	; 0xfffff7ad
    2a6c:			; <UNDEFINED> instruction: 0xf0084478
    2a70:			; <UNDEFINED> instruction: 0xf44ffb55
    2a74:	strmi	r7, [r5], -r0, asr #3
    2a78:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a7c:	blle	1a4a2a0 <fchmod@plt+0x1a48218>
    2a80:	strtmi	r4, [fp], -lr, asr #16
    2a84:			; <UNDEFINED> instruction: 0xf06f2201
    2a88:			; <UNDEFINED> instruction: 0xf04f0101
    2a8c:	ldmdapl	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
    2a90:			; <UNDEFINED> instruction: 0xf810f004
    2a94:	blge	18b29c <fchmod@plt+0x189214>
    2a98:	ldclcc	0, cr15, [pc], #316	; 2bdc <fchmod@plt+0xb54>
    2a9c:	movwls	r2, #16386	; 0x4002
    2aa0:	movwcs	r9, #16385	; 0x4001
    2aa4:			; <UNDEFINED> instruction: 0x46404611
    2aa8:	stmib	sp, {r8, r9, sl, ip, pc}^
    2aac:			; <UNDEFINED> instruction: 0xf001bc02
    2ab0:	stmdacs	r0, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
    2ab4:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    2ab8:			; <UNDEFINED> instruction: 0x4640db55
    2abc:	b	ff140ac0 <fchmod@plt+0xff13ea38>
    2ac0:			; <UNDEFINED> instruction: 0xf7ff4638
    2ac4:			; <UNDEFINED> instruction: 0x4680e838
    2ac8:			; <UNDEFINED> instruction: 0x4638bb90
    2acc:	b	fef40ad0 <fchmod@plt+0xfef3ea48>
    2ad0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2ad4:			; <UNDEFINED> instruction: 0x4648d135
    2ad8:			; <UNDEFINED> instruction: 0xf0044629
    2adc:	ldrbmi	pc, [r1], -fp, lsr #19	; <UNPREDICTABLE>
    2ae0:			; <UNDEFINED> instruction: 0xf7ff4628
    2ae4:	stmdacs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
    2ae8:			; <UNDEFINED> instruction: 0x4628d151
    2aec:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2af0:			; <UNDEFINED> instruction: 0xf0032001
    2af4:	stmdavs	r0!, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
    2af8:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2afc:	addsle	r2, sl, r0, lsl #16
    2b00:	andcs	r4, r5, #770048	; 0xbc000
    2b04:	ldrbtmi	r2, [r9], #-0
    2b08:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b0c:			; <UNDEFINED> instruction: 0xf0036821
    2b10:			; <UNDEFINED> instruction: 0xf7fffe6f
    2b14:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    2b18:	stmdbmi	sl!, {r0, r2, r3, r7, ip, lr, pc}
    2b1c:	andcs	r2, r0, r5, lsl #4
    2b20:			; <UNDEFINED> instruction: 0xf7ff4479
    2b24:	stmdavs	r1!, {r1, r3, r4, r7, fp, sp, lr, pc}
    2b28:	cdp2	0, 6, cr15, cr2, cr3, {0}
    2b2c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b30:	andcs	r4, r5, #606208	; 0x94000
    2b34:	ldrbtmi	r2, [r9], #-0
    2b38:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b3c:			; <UNDEFINED> instruction: 0xf0034629
    2b40:	stmdbmi	r2!, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    2b44:	andcs	r4, r5, #64, 12	; 0x4000000
    2b48:			; <UNDEFINED> instruction: 0xf7ff4479
    2b4c:	strtmi	lr, [r9], -r6, lsl #17
    2b50:	cdp2	0, 4, cr15, cr14, cr3, {0}
    2b54:	andcs	r4, r5, #491520	; 0x78000
    2b58:	ldrbtmi	r2, [r9], #-0
    2b5c:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b60:			; <UNDEFINED> instruction: 0xf0034629
    2b64:	ldmdbmi	fp, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    2b68:	andcs	r2, r0, r5, lsl #4
    2b6c:			; <UNDEFINED> instruction: 0xf7ff4479
    2b70:	blls	23cd48 <fchmod@plt+0x23acc0>
    2b74:	strbmi	r4, [r9], -sl, lsr #12
    2b78:	cdp2	0, 1, cr15, cr12, cr3, {0}
    2b7c:	andcs	r4, r5, #360448	; 0x58000
    2b80:	ldrbtmi	r2, [r9], #-0
    2b84:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b88:			; <UNDEFINED> instruction: 0xf0034649
    2b8c:	ldmdbmi	r3, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    2b90:	ldrtmi	r2, [r0], -r5, lsl #4
    2b94:			; <UNDEFINED> instruction: 0xf7ff4479
    2b98:	ldrbmi	lr, [r2], -r0, ror #16
    2b9c:			; <UNDEFINED> instruction: 0xf0034629
    2ba0:	svclt	0x0000fe27
    2ba4:	andeq	r3, r2, r2, lsr #7
    2ba8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2bac:	muleq	r2, sl, r3
    2bb0:	andeq	r3, r2, sl, ror r3
    2bb4:	andeq	sp, r0, lr, ror r6
    2bb8:	muleq	r0, r0, r6
    2bbc:	strdeq	r0, [r0], -ip
    2bc0:	andeq	sp, r0, r2, lsr r7
    2bc4:	andeq	sp, r0, r4, asr #12
    2bc8:	andeq	sp, r0, lr, lsr #13
    2bcc:			; <UNDEFINED> instruction: 0x0000d6b8
    2bd0:	andeq	sp, r0, lr, asr #12
    2bd4:	andeq	sp, r0, r8, asr r6
    2bd8:	andeq	sp, r0, sl, lsl #12
    2bdc:	andeq	sp, r0, r8, lsl #13
    2be0:	bmi	ff415324 <fchmod@plt+0xff41329c>
    2be4:	blmi	ff413dd0 <fchmod@plt+0xff411d48>
    2be8:	svcmi	0x00f0e92d
    2bec:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2bf0:	strhcs	fp, [r0, -sp]
    2bf4:	ldmdavs	r2, {r0, r2, r3, r6, r7, r9, sl, fp, lr}
    2bf8:			; <UNDEFINED> instruction: 0xf04f923b
    2bfc:	ldmdavs	sl, {r9}
    2c00:	stmdavs	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
    2c04:	strmi	r4, [r5], -sl, lsl #5
    2c08:	vorr.i32	d23, #9	; 0x00000009
    2c0c:	stccs	0, cr8, [r0], {133}	; 0x85
    2c10:	msrhi	SPSR_sxc, r0
    2c14:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    2c18:	msrhi	SPSR_xc, r0, asr #32
    2c1c:	strtmi	sl, [r0], -r2, lsl #30
    2c20:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2c24:	strtmi	sl, [r2], -r3, lsl #18
    2c28:			; <UNDEFINED> instruction: 0xf7ff4638
    2c2c:			; <UNDEFINED> instruction: 0x4638fdfb
    2c30:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    2c34:	blcs	69848 <fchmod@plt+0x677c0>
    2c38:	blls	237058 <fchmod@plt+0x234fd0>
    2c3c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2c40:	svcmi	0x0080f5b3
    2c44:	msrhi	SPSR_xc, r0
    2c48:	strtmi	r2, [r0], -r0, lsl #2
    2c4c:	ldc2	0, cr15, [r6], {4}
    2c50:	ldrbtmi	r4, [sp], #-3511	; 0xfffff249
    2c54:			; <UNDEFINED> instruction: 0xa010f8d5
    2c58:			; <UNDEFINED> instruction: 0xf1ba4606
    2c5c:	rsbsle	r0, r7, r0, lsl #30
    2c60:			; <UNDEFINED> instruction: 0x46204651
    2c64:	svc	0x006ef7fe
    2c68:			; <UNDEFINED> instruction: 0xf0002800
    2c6c:	ldfmid	f0, [r1, #288]!	; 0x120
    2c70:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2c74:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2c78:	ldrbtmi	r4, [sp], #-1618	; 0xfffff9ae
    2c7c:	strbmi	r4, [r9], -r0, asr #12
    2c80:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    2c84:	tstcs	r0, r8, lsr #18
    2c88:	blx	ffe3eca2 <fchmod@plt+0xffe3cc1a>
    2c8c:	strmi	r6, [r2], sp, ror #18
    2c90:			; <UNDEFINED> instruction: 0x4628b11d
    2c94:	ldc2	0, cr15, [r2], {7}
    2c98:			; <UNDEFINED> instruction: 0xf8d64605
    2c9c:			; <UNDEFINED> instruction: 0xf8dab00c
    2ca0:			; <UNDEFINED> instruction: 0xf1bb300c
    2ca4:	eorsle	r0, sl, r0, lsl #30
    2ca8:	eorsle	r2, r9, r0, lsl #22
    2cac:	blcs	1ce20 <fchmod@plt+0x1ad98>
    2cb0:	ldmdavs	r8, {r1, r2, r4, r5, ip, lr, pc}^
    2cb4:			; <UNDEFINED> instruction: 0xf7fe4621
    2cb8:	bllt	fe23e9d8 <fchmod@plt+0xfe23c950>
    2cbc:	ldrdcs	pc, [r0], -fp
    2cc0:	blmi	fe76fa90 <fchmod@plt+0xfe76da08>
    2cc4:	ldrbtmi	r6, [fp], #-2128	; 0xfffff7b0
    2cc8:			; <UNDEFINED> instruction: 0xf7fe6919
    2ccc:	bllt	e3e9c4 <fchmod@plt+0xe3c93c>
    2cd0:	ldrdcc	pc, [r8], -fp
    2cd4:			; <UNDEFINED> instruction: 0xd12342ab
    2cd8:	ldrbtmi	r4, [fp], #-2968	; 0xfffff468
    2cdc:	blcs	1cf50 <fchmod@plt+0x1aec8>
    2ce0:	ldmibmi	r7, {r0, r2, r3, r8, sl, fp, ip, lr, pc}
    2ce4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2ce8:	svc	0x00b6f7fe
    2cec:	ldmvs	r0!, {r0, ip, pc}^
    2cf0:	blx	7c0cf6 <fchmod@plt+0x7bec6e>
    2cf4:	strmi	r9, [r2], -r1, lsl #18
    2cf8:			; <UNDEFINED> instruction: 0xf7ff2001
    2cfc:	bmi	fe47d07c <fchmod@plt+0xfe47aff4>
    2d00:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    2d04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d08:	subsmi	r9, sl, fp, lsr fp
    2d0c:	rscshi	pc, r5, r0, asr #32
    2d10:	eorslt	r2, sp, r0
    2d14:	svchi	0x00f0e8bd
    2d18:	ldc2	7, cr15, [r4], {255}	; 0xff
    2d1c:	mvnslt	lr, r7, ror r7
    2d20:	andcs	r4, r5, #2244608	; 0x224000
    2d24:	ldrbtmi	r2, [r9], #-0
    2d28:	svc	0x0096f7fe
    2d2c:	strtmi	r4, [r0], -r3, lsl #12
    2d30:			; <UNDEFINED> instruction: 0xf7ff461c
    2d34:	ldmvs	r3!, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    2d38:	blcs	26d44 <fchmod@plt+0x24cbc>
    2d3c:	adchi	pc, r1, r0
    2d40:			; <UNDEFINED> instruction: 0xf7ff4618
    2d44:	stmdbls	r1, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    2d48:	strtmi	r4, [r0], -r2, lsl #12
    2d4c:	ldc2	0, cr15, [r2, #-12]!
    2d50:			; <UNDEFINED> instruction: 0x4621487e
    2d54:			; <UNDEFINED> instruction: 0xf0084478
    2d58:	strmi	pc, [r2], r1, ror #19
    2d5c:	ldrb	r6, [pc, -r8, lsr #2]!
    2d60:	movwls	r2, #4112	; 0x1010
    2d64:			; <UNDEFINED> instruction: 0xff8ef004
    2d68:	andscs	r4, r0, r3, lsl #13
    2d6c:			; <UNDEFINED> instruction: 0xff8af004
    2d70:	blls	55754 <fchmod@plt+0x536cc>
    2d74:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    2d78:	subvs	r2, r6, r0, lsl #20
    2d7c:	andlt	pc, ip, r6, asr #17
    2d80:	addvs	r6, r5, r3
    2d84:	andge	pc, r0, fp, asr #17
    2d88:	andeq	pc, ip, sl, asr #17
    2d8c:	strcc	lr, [r1, #-2507]	; 0xfffff635
    2d90:			; <UNDEFINED> instruction: 0xf8dfdc18
    2d94:	ldrbtmi	sl, [sl], #448	; 0x1c0
    2d98:	ldrdcc	pc, [r0], -sl
    2d9c:	blmi	1bb19f0 <fchmod@plt+0x1baf968>
    2da0:	bvs	16d3f94 <fchmod@plt+0x16d1f0c>
    2da4:			; <UNDEFINED> instruction: 0xd1aa2b00
    2da8:	blx	ff5c0dac <fchmod@plt+0xff5bed24>
    2dac:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    2db0:	blcs	1ce24 <fchmod@plt+0x1ad9c>
    2db4:	stmdbls	r3, {r0, r1, r5, r7, ip, lr, pc}
    2db8:	strbmi	r4, [r2], -fp, asr #12
    2dbc:			; <UNDEFINED> instruction: 0xf7ff4638
    2dc0:	ldr	pc, [ip, r1, lsr #28]
    2dc4:	ldrmi	r4, [r8], -r6, ror #18
    2dc8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2dcc:	svc	0x0044f7fe
    2dd0:	ldrbmi	r9, [r8], -r1
    2dd4:	blx	feb40dd8 <fchmod@plt+0xfeb3ed50>
    2dd8:	strmi	r9, [r2], -r1, lsl #18
    2ddc:			; <UNDEFINED> instruction: 0xf7ff2001
    2de0:	ldrb	lr, [r6, ip, ror #16]
    2de4:	ldrtmi	r4, [r8], -r1, asr #12
    2de8:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
    2dec:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    2df0:	andeq	pc, r0, sl, asr #17
    2df4:	svclt	0x00082d00
    2df8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    2dfc:	svceq	0x00fff013
    2e00:			; <UNDEFINED> instruction: 0xf105d11c
    2e04:	ldrbmi	r0, [r0], -r8, lsl #20
    2e08:			; <UNDEFINED> instruction: 0xff06f001
    2e0c:	ldrdge	pc, [r4], -sl
    2e10:	svceq	0x0000f1ba
    2e14:			; <UNDEFINED> instruction: 0x4630d1f7
    2e18:	blx	ff9bee30 <fchmod@plt+0xff9bcda8>
    2e1c:	and	r4, r2, r2, lsl #13
    2e20:	addsmi	r6, sp, #196608	; 0x30000
    2e24:			; <UNDEFINED> instruction: 0x4650d037
    2e28:	blx	ff9bee40 <fchmod@plt+0xff9bcdb8>
    2e2c:	mvnsle	r2, r0, lsl #16
    2e30:			; <UNDEFINED> instruction: 0xf0044650
    2e34:	blmi	13019e0 <fchmod@plt+0x12ff958>
    2e38:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2e3c:	adcle	r2, lr, r0, lsl #16
    2e40:	mcrr2	0, 0, pc, lr, cr7	; <UNPREDICTABLE>
    2e44:	and	r4, r2, r5, lsl #12
    2e48:	mlascc	r0, r3, r8, pc	; <UNPREDICTABLE>
    2e4c:	strtmi	fp, [r8], -r3, lsl #22
    2e50:	ldc2l	0, cr15, [r4], #-28	; 0xffffffe4
    2e54:	stmdacs	r0, {r0, r1, r9, sl, lr}
    2e58:			; <UNDEFINED> instruction: 0x4628d1f6
    2e5c:	ldc2	0, cr15, [r6], {7}
    2e60:			; <UNDEFINED> instruction: 0xf0044630
    2e64:	strmi	pc, [r5], -r1, asr #21
    2e68:			; <UNDEFINED> instruction: 0xf890e002
    2e6c:	bllt	16cef34 <fchmod@plt+0x16cceac>
    2e70:			; <UNDEFINED> instruction: 0xf0044628
    2e74:	stmdacs	r0, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
    2e78:			; <UNDEFINED> instruction: 0x4628d1f7
    2e7c:	blx	ff13ee94 <fchmod@plt+0xff13ce0c>
    2e80:			; <UNDEFINED> instruction: 0xf8dae78d
    2e84:			; <UNDEFINED> instruction: 0xf7ff000c
    2e88:	stmdbls	r1, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
    2e8c:	ldrb	r4, [ip, -r2, lsl #12]
    2e90:	cdp2	0, 12, cr15, cr2, cr1, {0}
    2e94:			; <UNDEFINED> instruction: 0x4650e7db
    2e98:	blx	fedbeeb0 <fchmod@plt+0xfedbce28>
    2e9c:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    2ea0:	blcs	1d114 <fchmod@plt+0x1b08c>
    2ea4:	ldmdbmi	r1!, {r0, r1, r3, r8, sl, fp, ip, lr, pc}
    2ea8:	andcs	r2, r0, r5, lsl #4
    2eac:			; <UNDEFINED> instruction: 0xf7fe4479
    2eb0:	stmdavs	fp!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    2eb4:	strmi	r4, [r1], -r2, lsr #12
    2eb8:			; <UNDEFINED> instruction: 0xf7fe2001
    2ebc:	blmi	b3eebc <fchmod@plt+0xb3ce34>
    2ec0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2ec4:			; <UNDEFINED> instruction: 0xe76a601a
    2ec8:			; <UNDEFINED> instruction: 0xf0044628
    2ecc:	stmdbmi	r9!, {r0, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    2ed0:	andcs	r2, r0, r5, lsl #4
    2ed4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ed8:	strtmi	lr, [r1], -r0, asr #29
    2edc:			; <UNDEFINED> instruction: 0xf80af008
    2ee0:	stmdbmi	r5!, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    2ee4:	andcs	r2, r0, r5, lsl #4
    2ee8:			; <UNDEFINED> instruction: 0xf7fe4479
    2eec:	blmi	8fe9cc <fchmod@plt+0x8fc944>
    2ef0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2ef4:			; <UNDEFINED> instruction: 0xf0056819
    2ef8:			; <UNDEFINED> instruction: 0xf7fef967
    2efc:	stmdbmi	r0!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2f00:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2f04:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2f08:			; <UNDEFINED> instruction: 0xf0054621
    2f0c:	ldmdbmi	sp, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    2f10:	strtmi	r2, [r8], -r5, lsl #4
    2f14:			; <UNDEFINED> instruction: 0xf7fe4479
    2f18:			; <UNDEFINED> instruction: 0xf005eea0
    2f1c:	svclt	0x0000f955
    2f20:	ldrdeq	r3, [r2], -r0
    2f24:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f28:	andeq	r3, r2, r8, lsl r4
    2f2c:			; <UNDEFINED> instruction: 0x000231b4
    2f30:	andeq	r3, r2, lr, lsl #9
    2f34:	andeq	r3, r2, r6, ror #8
    2f38:	andeq	r3, r2, sl, lsl r4
    2f3c:	andeq	r3, r2, sl, lsr #6
    2f40:	andeq	sp, r0, sl, asr #11
    2f44:	strheq	r3, [r2], -r2
    2f48:	muleq	r0, sl, r5
    2f4c:	andeq	sp, r0, ip, lsr #10
    2f50:	muleq	r2, r0, r2
    2f54:	andeq	r3, r2, lr, ror #4
    2f58:	andeq	r3, r2, r0, asr #6
    2f5c:	andeq	r3, r2, r6, asr r2
    2f60:	andeq	sp, r0, lr, lsl #10
    2f64:	andeq	r3, r2, ip, asr #3
    2f68:	andeq	r3, r2, r6, ror #2
    2f6c:	andeq	sp, r0, ip, lsr r4
    2f70:	andeq	r3, r2, r2, asr #2
    2f74:	andeq	sp, r0, ip, asr r4
    2f78:	andeq	sp, r0, r8, asr #2
    2f7c:	strdeq	r0, [r0], -r4
    2f80:	andeq	sp, r0, sl, lsl #7
    2f84:	andeq	sp, r0, r0, asr r3
    2f88:	stmibmi	lr, {r0, r2, r3, r7, r8, r9, fp, lr}
    2f8c:	bmi	fe394180 <fchmod@plt+0xfe3920f8>
    2f90:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    2f94:	mvnsmi	lr, #737280	; 0xb4000
    2f98:	stmpl	sl, {r8, r9, fp, sp}
    2f9c:	stcmi	0, cr11, [fp, #756]	; 0x2f4
    2fa0:	stmdavs	r6, {r2, r9, sl, lr}
    2fa4:	eorsls	r6, fp, #1179648	; 0x120000
    2fa8:	andeq	pc, r0, #79	; 0x4f
    2fac:	blle	1f541a8 <fchmod@plt+0x1f52120>
    2fb0:			; <UNDEFINED> instruction: 0xf0002e00
    2fb4:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, pc}^
    2fb8:			; <UNDEFINED> instruction: 0xf0402b00
    2fbc:			; <UNDEFINED> instruction: 0x463080f3
    2fc0:	blx	14c0fc6 <fchmod@plt+0x14bef3e>
    2fc4:	ldrtmi	r2, [r0], -r2, lsl #2
    2fc8:	blx	163efe0 <fchmod@plt+0x163cf58>
    2fcc:	stmdacs	r0, {r2, r9, sl, lr}
    2fd0:	adchi	pc, r9, r0
    2fd4:	svccs	0x000068c7
    2fd8:	adchi	pc, r5, r0
    2fdc:	blcs	1d0d0 <fchmod@plt+0x1b048>
    2fe0:	adchi	pc, r1, r0
    2fe4:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
    2fe8:			; <UNDEFINED> instruction: 0xb12d6955
    2fec:			; <UNDEFINED> instruction: 0xf0074628
    2ff0:	stmiavs	r7!, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}^
    2ff4:			; <UNDEFINED> instruction: 0x4605683b
    2ff8:			; <UNDEFINED> instruction: 0xf8d34a76
    2ffc:	ldrbtmi	r8, [sl], #-12
    3000:			; <UNDEFINED> instruction: 0xb1286910
    3004:			; <UNDEFINED> instruction: 0xf7fe6859
    3008:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    300c:	adcshi	pc, r3, r0, asr #32
    3010:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    3014:	ldmdblt	r8, {r3, r4, r8, fp, ip, sp, lr}
    3018:	adcmi	r6, fp, #12255232	; 0xbb0000
    301c:	adcshi	pc, lr, r0, asr #32
    3020:	suble	r2, r9, r0, lsl #26
    3024:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    3028:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    302c:			; <UNDEFINED> instruction: 0xf978f000
    3030:	strmi	r6, [r1], r3, lsl #17
    3034:	ldmdble	pc!, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
    3038:	streq	pc, [r8], -r5, lsl #2
    303c:			; <UNDEFINED> instruction: 0xf0014630
    3040:	ldmdavs	r6!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    3044:	mvnsle	r2, r0, lsl #28
    3048:			; <UNDEFINED> instruction: 0xf0044620
    304c:	strmi	pc, [r4], -sp, asr #19
    3050:			; <UNDEFINED> instruction: 0xf0044620
    3054:	msrlt	SPSR_, #3424256	; 0x344000
    3058:	addsmi	r6, sp, #196608	; 0x30000
    305c:	blvs	fe0f7844 <fchmod@plt+0xfe0f57bc>
    3060:	smlalsle	r4, r5, r9, r5
    3064:			; <UNDEFINED> instruction: 0xf0044620
    3068:	blmi	17817ac <fchmod@plt+0x177f724>
    306c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3070:	vstrle	d2, [lr, #-0]
    3074:	andcs	r4, r5, #1490944	; 0x16c000
    3078:	ldrbtmi	r2, [r9], #-0
    307c:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    3080:	ldrtmi	r9, [r8], -r1
    3084:			; <UNDEFINED> instruction: 0xf954f7ff
    3088:	strmi	r9, [r2], -r1, lsl #18
    308c:			; <UNDEFINED> instruction: 0xf7fe2001
    3090:	bmi	157ece8 <fchmod@plt+0x157cc60>
    3094:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    3098:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    309c:	subsmi	r9, sl, fp, lsr fp
    30a0:	addhi	pc, ip, r0, asr #32
    30a4:	eorslt	r2, sp, r0
    30a8:	mvnshi	lr, #12386304	; 0xbd0000
    30ac:	blx	ff2c10b0 <fchmod@plt+0xff2bf028>
    30b0:			; <UNDEFINED> instruction: 0x4620e77e
    30b4:			; <UNDEFINED> instruction: 0xf9a8f004
    30b8:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    30bc:	blcs	1d330 <fchmod@plt+0x1b2a8>
    30c0:	stmdbmi	fp, {r1, r2, r3, r8, sl, fp, ip, lr, pc}^
    30c4:	andcs	r2, r0, r5, lsl #4
    30c8:			; <UNDEFINED> instruction: 0xf7fe4479
    30cc:	andls	lr, r1, r6, asr #27
    30d0:			; <UNDEFINED> instruction: 0xf7ff4638
    30d4:	stmdbls	r1, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    30d8:	andcs	r4, r1, r2, lsl #12
    30dc:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    30e0:	ldrdcc	pc, [r4], -r8
    30e4:			; <UNDEFINED> instruction: 0xf10dad02
    30e8:	vmlami.f16	s1, s4, s24	; <UNPREDICTABLE>
    30ec:	ldcge	6, cr4, [lr], {40}	; 0x28
    30f0:			; <UNDEFINED> instruction: 0x4649685a
    30f4:	blx	fe5c10fa <fchmod@plt+0xfe5bf072>
    30f8:	ldrbtmi	r6, [lr], #-2107	; 0xfffff7c5
    30fc:			; <UNDEFINED> instruction: 0x4620a91f
    3100:			; <UNDEFINED> instruction: 0xf7ff685a
    3104:	ldmdavs	r8!, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    3108:	ldrdne	pc, [r4], -r8
    310c:	ldmdavs	r3!, {r9, sp}
    3110:	sbcvs	r6, sl, r2, asr #1
    3114:	blmi	e318a8 <fchmod@plt+0xe2f820>
    3118:	bvs	16d430c <fchmod@plt+0x16d2284>
    311c:			; <UNDEFINED> instruction: 0xd1b82b00
    3120:			; <UNDEFINED> instruction: 0xf91af7ff
    3124:	blmi	d7d000 <fchmod@plt+0xd7af78>
    3128:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    312c:			; <UNDEFINED> instruction: 0xddb02b00
    3130:	andcs	r4, r5, #835584	; 0xcc000
    3134:	ldrbtmi	r2, [r9], #-0
    3138:	stc	7, cr15, [lr, #1016]	; 0x3f8
    313c:	ldrtmi	r9, [r0], -r1
    3140:	blx	feec1146 <fchmod@plt+0xfeebf0be>
    3144:	strmi	r9, [r2], -r1, lsl #18
    3148:			; <UNDEFINED> instruction: 0xf7fe2001
    314c:			; <UNDEFINED> instruction: 0xe7a0eeb6
    3150:	strtmi	r4, [r0], -r9, lsr #12
    3154:	ldc2	7, cr15, [ip], {255}	; 0xff
    3158:	stmdacs	r0, {r4, r5, sp, lr}
    315c:	blmi	a774d0 <fchmod@plt+0xa75448>
    3160:	bvs	16d4354 <fchmod@plt+0x16d22cc>
    3164:	orrsle	r2, r4, r0, lsl #22
    3168:			; <UNDEFINED> instruction: 0x464b991f
    316c:	strtmi	r4, [r0], -sl, lsr #12
    3170:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    3174:	stmdbmi	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    3178:	andcs	r2, r0, r5, lsl #4
    317c:			; <UNDEFINED> instruction: 0xf7fe4479
    3180:	strmi	lr, [r4], -ip, ror #26
    3184:			; <UNDEFINED> instruction: 0xf7ff4630
    3188:	mulls	r1, r7, fp
    318c:			; <UNDEFINED> instruction: 0xf7ff4638
    3190:	stmdbls	r1, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    3194:	strtmi	r4, [r0], -r2, lsl #12
    3198:	blx	33f1ae <fchmod@plt+0x33d126>
    319c:	andcs	r4, r5, #442368	; 0x6c000
    31a0:			; <UNDEFINED> instruction: 0xe7ec4479
    31a4:	andcs	r4, r5, #425984	; 0x68000
    31a8:	ldrbtmi	r2, [r9], #-0
    31ac:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    31b0:	stmiapl	fp!, {r3, r4, r8, r9, fp, lr}^
    31b4:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    31b8:			; <UNDEFINED> instruction: 0xf806f005
    31bc:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    31c0:	andeq	r3, r2, r8, ror r0
    31c4:	andeq	r2, r2, r4, lsr #28
    31c8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    31cc:	andeq	r2, r2, r8, lsl #28
    31d0:	strdeq	r3, [r2], -sl
    31d4:	andeq	r3, r2, r2, ror #1
    31d8:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    31dc:	strdeq	sp, [r0], -r6
    31e0:	muleq	r2, r8, pc	; <UNPREDICTABLE>
    31e4:			; <UNDEFINED> instruction: 0x0000d3ba
    31e8:	andeq	r2, r2, lr, lsl sp
    31ec:	andeq	r2, r2, sl, asr #30
    31f0:	andeq	sp, r0, r0, lsr #7
    31f4:	andeq	r2, r2, sl, lsl #30
    31f8:	andeq	r2, r2, r8, asr #31
    31fc:	ldrdeq	r2, [r2], -ip
    3200:	andeq	sp, r0, r2, asr r2
    3204:	andeq	r2, r2, r0, lsl #31
    3208:	andeq	sp, r0, r0, lsr r2
    320c:	andeq	sp, r0, r4, asr #4
    3210:	andeq	ip, r0, r6, lsl #29
    3214:	strdeq	r0, [r0], -r4
    3218:			; <UNDEFINED> instruction: 0x4604b530
    321c:	addlt	r7, r5, r0, lsl #16
    3220:	eorsle	r2, r0, r0, lsl #16
    3224:			; <UNDEFINED> instruction: 0xf0002138
    3228:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    322c:	stmdavc	r0!, {r0, r2, r4, r5, ip, lr, pc}^
    3230:	cmplt	r8, r1, lsl #8
    3234:	mcrne	1, 3, r2, cr5, cr8, {1}
    3238:	stc2	0, cr15, [sl]
    323c:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    3240:	tstle	r6, sp, lsr #22
    3244:	svceq	0x0001f814
    3248:	mvnsle	r2, r0, lsl #16
    324c:	andlt	r2, r5, r0
    3250:	blcs	32718 <fchmod@plt+0x30690>
    3254:	ldmdbmi	r6, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    3258:	ldmdami	r6, {r0, r2, r9, sp}
    325c:	cfldrsmi	mvf4, [r6], {121}	; 0x79
    3260:			; <UNDEFINED> instruction: 0xf7fe4478
    3264:	stmdavc	sl!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    3268:	cfldrsmi	mvf4, [r4, #-496]	; 0xfffffe10
    326c:	andls	r2, r1, #1476395010	; 0x58000002
    3270:			; <UNDEFINED> instruction: 0x4619447d
    3274:	strls	r2, [r2, #-513]	; 0xfffffdff
    3278:	strtmi	r9, [r0], -r0
    327c:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    3280:	andlt	r4, r5, r0, lsr #12
    3284:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
    3288:	stmdami	lr, {r0, r2, r9, sp}
    328c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3290:	pop	{r0, r2, ip, sp, pc}
    3294:			; <UNDEFINED> instruction: 0xf7fe4030
    3298:	stmdbmi	fp, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, pc}
    329c:	stmdami	fp, {r0, r2, r9, sp}
    32a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    32a4:	pop	{r0, r2, ip, sp, pc}
    32a8:			; <UNDEFINED> instruction: 0xf7fe4030
    32ac:	svclt	0x0000bcd3
    32b0:	andeq	sp, r0, r0, lsr r3
    32b4:	andeq	pc, r0, r8, asr #10
    32b8:	andeq	r2, r2, r0, lsr #29
    32bc:	andeq	sp, r0, r4, ror #6
    32c0:	andeq	sp, r0, r8, asr #5
    32c4:	andeq	pc, r0, sl, lsl r5	; <UNPREDICTABLE>
    32c8:	andeq	sp, r0, ip, asr #5
    32cc:	andeq	pc, r0, r6, lsl #10
    32d0:			; <UNDEFINED> instruction: 0x4606b5f8
    32d4:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    32d8:	strtmi	lr, [ip], -r0
    32dc:	ldrtmi	r6, [r1], -r0, ror #16
    32e0:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    32e4:	stmdavs	r5!, {r6, r7, r8, ip, sp, pc}
    32e8:	mvnsle	r2, r0, lsl #26
    32ec:			; <UNDEFINED> instruction: 0xf7ff4630
    32f0:			; <UNDEFINED> instruction: 0x4603ff93
    32f4:			; <UNDEFINED> instruction: 0xf04f2b00
    32f8:	svclt	0x0014000c
    32fc:	strcs	r2, [r7, -r2, lsl #14]
    3300:	stc2l	0, cr15, [r0], {4}
    3304:	ldrtmi	r4, [r0], -r3, lsl #12
    3308:			; <UNDEFINED> instruction: 0x461e601d
    330c:	stc2	0, cr15, [ip, #-16]
    3310:	streq	lr, [r1, -r6, asr #19]
    3314:	ldrtmi	r6, [r4], -r6, lsr #32
    3318:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    331c:	andeq	r2, r2, sl, lsr sp
    3320:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
    3324:	ldrb	fp, [r3, r3, lsl #2]
    3328:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    332c:			; <UNDEFINED> instruction: 0x47703018
    3330:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    3334:	ldrbmi	r3, [r0, -ip]!
    3338:	andeq	r2, r2, r6, ror #25
    333c:	ldrdeq	r2, [r2], -lr
    3340:	stmdale	r4!, {r0, r1, r2, fp, sp}
    3344:			; <UNDEFINED> instruction: 0xf000e8df
    3348:	ldreq	r0, [r7], #-3859	; 0xfffff0ed
    334c:	ldrne	r0, [r7, -r8, lsl #24]
    3350:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    3354:	ldrbmi	r3, [r0, -r4, lsr #32]!
    3358:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    335c:			; <UNDEFINED> instruction: 0x47703030
    3360:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    3364:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    3368:	andscc	r4, r8, r8, ror r4
    336c:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    3370:	andcc	r4, ip, r8, ror r4
    3374:	strlt	r4, [r0, #-1904]	; 0xfffff890
    3378:	blmi	2ef58c <fchmod@plt+0x2ed504>
    337c:	bmi	2cba6c <fchmod@plt+0x2c99e4>
    3380:	ldrbtmi	r9, [fp], #-0
    3384:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
    3388:			; <UNDEFINED> instruction: 0xf0034478
    338c:	andcs	pc, r0, fp, asr #18
    3390:	svclt	0x00004770
    3394:			; <UNDEFINED> instruction: 0x00022cbe
    3398:			; <UNDEFINED> instruction: 0x00022cb6
    339c:	andeq	r2, r2, lr, lsr #25
    33a0:	andeq	r2, r2, r8, lsr #25
    33a4:	andeq	r2, r2, r0, lsr #25
    33a8:	andeq	sp, r0, r6, asr r2
    33ac:	strdeq	sp, [r0], -lr
    33b0:	andeq	sp, r0, r4, ror r2
    33b4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    33b8:	svclt	0x00004770
    33bc:	andeq	r2, r2, sl, asr ip
    33c0:	tstcs	r0, r4, lsl #20
    33c4:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
    33c8:	subsvs	r4, r1, #2063597568	; 0x7b000000
    33cc:	addsne	pc, r6, r3, lsl #17
    33d0:	svclt	0x00004770
    33d4:	andeq	r2, r2, sl, asr #24
    33d8:	andeq	r2, r2, r0, asr #26
    33dc:	ldrlt	r6, [r0, #-2187]!	; 0xfffff775
    33e0:	addlt	r2, r3, r1, lsl #22
    33e4:	smlabteq	r0, sp, r9, lr
    33e8:	andlt	sp, r3, r1, lsl #16
    33ec:			; <UNDEFINED> instruction: 0x460cbd30
    33f0:			; <UNDEFINED> instruction: 0x4605213a
    33f4:	ldc2l	0, cr15, [r8], #-36	; 0xffffffdc
    33f8:	strmi	r6, [r8], -r1, ror #16
    33fc:			; <UNDEFINED> instruction: 0xf7fe9100
    3400:	stmdbls	r0, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    3404:	strtmi	r4, [r8], -r2, lsl #12
    3408:	pop	{r0, r1, ip, sp, pc}
    340c:			; <UNDEFINED> instruction: 0xf0094030
    3410:	svclt	0x0000bd0f
    3414:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
    3418:	blcs	6f8ac <fchmod@plt+0x6d824>
    341c:	stmdavs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    3420:	ldclt	0, cr13, [r0, #-52]	; 0xffffffcc
    3424:	andcs	r4, r5, #12, 24	; 0xc00
    3428:	ldrbtmi	r4, [ip], #-2060	; 0xfffff7f4
    342c:			; <UNDEFINED> instruction: 0x46214478
    3430:	ldc	7, cr15, [r2], {254}	; 0xfe
    3434:	mvnsle	r4, r0, lsr #5
    3438:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    343c:	stcmi	13, cr11, [r9], {16}
    3440:	stmdami	r9, {r0, r2, r9, sp}
    3444:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    3448:			; <UNDEFINED> instruction: 0xf7fe4621
    344c:	adcmi	lr, r0, #1536	; 0x600
    3450:	stmdami	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    3454:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    3458:	strdeq	sp, [r0], -r6
    345c:	andeq	pc, r0, ip, ror r3	; <UNPREDICTABLE>
    3460:	andeq	pc, r0, lr, lsl #14
    3464:	strdeq	sp, [r0], -r0
    3468:	andeq	pc, r0, r2, ror #6
    346c:	andeq	sp, r0, r4, asr #3
    3470:	orrslt	fp, r8, r8, lsl #10
    3474:	cmnlt	fp, r3, lsl #16
    3478:			; <UNDEFINED> instruction: 0xff2af7ff
    347c:	blcs	1dd690 <fchmod@plt+0x1db608>
    3480:	stclt	0, cr13, [r8, #-0]
    3484:	andcs	r4, r1, #7168	; 0x1c00
    3488:	addvs	r2, r1, r6, lsl #2
    348c:			; <UNDEFINED> instruction: 0xf883447b
    3490:	stclt	0, cr2, [r8, #-600]	; 0xfffffda8
    3494:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    3498:			; <UNDEFINED> instruction: 0xe7ef3018
    349c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    34a0:	strb	r3, [fp, ip]!
    34a4:	andeq	r2, r2, ip, ror ip
    34a8:	andeq	r2, r2, sl, ror fp
    34ac:	andeq	r2, r2, r2, ror fp
    34b0:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    34b4:	teqlt	fp, fp, asr sl
    34b8:	bcs	19d728 <fchmod@plt+0x19b6a0>
    34bc:	addsmi	fp, r8, #8, 30
    34c0:	ldmdavs	fp, {r0, r1, ip, lr, pc}
    34c4:	mvnsle	r2, r0, lsl #22
    34c8:	bmi	155290 <fchmod@plt+0x153208>
    34cc:	andcs	r2, r7, r1, lsl #2
    34d0:	ldrbtmi	r6, [sl], #-152	; 0xffffff68
    34d4:	addsne	pc, r6, r2, lsl #17
    34d8:	svclt	0x00004770
    34dc:	andeq	r2, r2, lr, asr fp
    34e0:	andeq	r2, r2, r6, lsr ip
    34e4:	blmi	855d6c <fchmod@plt+0x853ce4>
    34e8:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
    34ec:			; <UNDEFINED> instruction: 0xf6adb570
    34f0:	ldmpl	r3, {r3, r8, sl, fp}^
    34f4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    34f8:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    34fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3500:	ldc2	0, cr15, [r2], {0}
    3504:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    3508:			; <UNDEFINED> instruction: 0xf7fe4606
    350c:	movwlt	lr, #3402	; 0xd4a
    3510:	strmi	sl, [r5], -r1, lsl #24
    3514:	strtmi	lr, [r0], -r2
    3518:			; <UNDEFINED> instruction: 0xffaaf7ff
    351c:			; <UNDEFINED> instruction: 0x462a4633
    3520:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    3524:			; <UNDEFINED> instruction: 0xf0094620
    3528:	stmdacs	r0, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    352c:			; <UNDEFINED> instruction: 0x4630daf3
    3530:	bl	1041530 <fchmod@plt+0x103f4a8>
    3534:			; <UNDEFINED> instruction: 0xf7fe4628
    3538:	bmi	3fe8f0 <fchmod@plt+0x3fc868>
    353c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3540:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3544:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3548:	qaddle	r4, sl, fp
    354c:	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
    3550:	blmi	2b2b18 <fchmod@plt+0x2b0a90>
    3554:	andcs	r4, r1, #48, 12	; 0x3000000
    3558:			; <UNDEFINED> instruction: 0xf883447b
    355c:			; <UNDEFINED> instruction: 0xf7fe2096
    3560:	strb	lr, [sl, sl, lsr #22]!
    3564:	bl	fe141564 <fchmod@plt+0xfe13f4dc>
    3568:	andeq	r2, r2, ip, asr #17
    356c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3570:	andeq	sp, r0, r8, asr r1
    3574:	andeq	pc, r0, sl, lsl #14
    3578:	andeq	r2, r2, r6, ror r8
    357c:			; <UNDEFINED> instruction: 0x00022bb0
    3580:	blmi	8f0d68 <fchmod@plt+0x8eece0>
    3584:			; <UNDEFINED> instruction: 0xf893447b
    3588:	stmdblt	r3, {r1, r2, r4, r7, ip, sp}
    358c:	stmdami	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3590:	ldrbtmi	r4, [r8], #-3105	; 0xfffff3df
    3594:			; <UNDEFINED> instruction: 0xf0004e21
    3598:	tstcs	r0, r7, asr #24	; <UNPREDICTABLE>
    359c:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    35a0:			; <UNDEFINED> instruction: 0xf0004607
    35a4:	strmi	pc, [r5], -r3, asr #16
    35a8:			; <UNDEFINED> instruction: 0xf85ef000
    35ac:	stmdavs	r4!, {r0, sp, lr, pc}
    35b0:	stmiavs	r3!, {r2, r5, r7, r8, ip, sp, pc}
    35b4:	blcs	521d0 <fchmod@plt+0x50148>
    35b8:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}^
    35bc:	stmiavs	r8!, {r1, r4, r5, r9, sl, lr}^
    35c0:			; <UNDEFINED> instruction: 0xf7fe2101
    35c4:	stmdacs	r0, {r1, r4, r7, sl, fp, sp, lr, pc}
    35c8:	ldmdbmi	r5, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    35cc:	ldmdami	r5, {r0, r2, r9, sp}
    35d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    35d4:	bl	10415d4 <fchmod@plt+0x103f54c>
    35d8:			; <UNDEFINED> instruction: 0xf90af003
    35dc:			; <UNDEFINED> instruction: 0xf0004628
    35e0:			; <UNDEFINED> instruction: 0x4628f873
    35e4:			; <UNDEFINED> instruction: 0xf8acf000
    35e8:			; <UNDEFINED> instruction: 0xf0004628
    35ec:	strtmi	pc, [r8], -sp, ror #17
    35f0:			; <UNDEFINED> instruction: 0xf942f000
    35f4:	ldc2	0, cr15, [r2], {-0}
    35f8:	stc2l	0, cr15, [r2, #4]
    35fc:	ldrtmi	r4, [r8], -sl, lsl #22
    3600:			; <UNDEFINED> instruction: 0xf883447b
    3604:	pop	{r1, r2, r4, r7, lr}
    3608:			; <UNDEFINED> instruction: 0xf7fe40f8
    360c:	svclt	0x0000bad1
    3610:	andeq	r2, r2, r4, lsl #23
    3614:	strheq	sp, [r0], -sl
    3618:	andeq	r2, r2, r4, ror sl
    361c:	andeq	lr, r0, r6, asr r2
    3620:	andeq	sp, r0, r4, lsl #1
    3624:	ldrdeq	pc, [r0], -r6
    3628:	andeq	r2, r2, r8, lsl #22
    362c:			; <UNDEFINED> instruction: 0x4605b570
    3630:			; <UNDEFINED> instruction: 0x460e2010
    3634:			; <UNDEFINED> instruction: 0xf9d0f004
    3638:	strmi	r2, [r4], -r0, lsl #6
    363c:	rscvs	r4, r3, r8, lsr #12
    3640:			; <UNDEFINED> instruction: 0xf0046026
    3644:	bmi	1c1dd0 <fchmod@plt+0x1bfd48>
    3648:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    364c:	stmdami	r5, {r5, r6, sp, lr}
    3650:			; <UNDEFINED> instruction: 0xf0074478
    3654:	strmi	pc, [r3], -r3, ror #26
    3658:	adcvs	r4, r3, r0, lsr #12
    365c:	svclt	0x0000bd70
    3660:	andeq	sp, r0, sl, asr #32
    3664:	andeq	ip, r0, ip, lsr #21
    3668:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
    366c:			; <UNDEFINED> instruction: 0x46044479
    3670:			; <UNDEFINED> instruction: 0xf7fe6880
    3674:	ldcmi	12, cr14, [r0, #-600]	; 0xfffffda8
    3678:	rscvs	r4, r0, sp, ror r4
    367c:			; <UNDEFINED> instruction: 0xf7feb178
    3680:			; <UNDEFINED> instruction: 0xf44fec2e
    3684:			; <UNDEFINED> instruction: 0xf7fe71d2
    3688:	stmdami	ip, {r8, sl, fp, sp, lr, pc}
    368c:	andcs	r6, r1, #14876672	; 0xe30000
    3690:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    3694:	pop	{r3, r5, fp, ip, lr}
    3698:			; <UNDEFINED> instruction: 0xf0034070
    369c:	stmdbmi	r8, {r0, r1, r3, r9, fp, ip, sp, pc}
    36a0:	stmdami	r8, {r0, r2, r9, sp}
    36a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    36a8:	b	ff5c16a8 <fchmod@plt+0xff5bf620>
    36ac:			; <UNDEFINED> instruction: 0xf00368a1
    36b0:	svclt	0x0000f89f
    36b4:	andeq	sp, r0, r0, lsr r0
    36b8:	andeq	r2, r2, ip, lsr r7
    36bc:	andeq	r0, r0, r0, lsr #4
    36c0:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    36c4:	andeq	pc, r0, r2, lsl #2
    36c8:			; <UNDEFINED> instruction: 0x4604b510
    36cc:			; <UNDEFINED> instruction: 0xf7fe68c0
    36d0:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    36d4:			; <UNDEFINED> instruction: 0xf7fe68e0
    36d8:	ldmiblt	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}^
    36dc:			; <UNDEFINED> instruction: 0xf7fe68e0
    36e0:			; <UNDEFINED> instruction: 0xf7feebfe
    36e4:	ldmdblt	r0, {r3, r5, r9, fp, sp, lr, pc}^
    36e8:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    36ec:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    36f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    36f4:	b	fec416f4 <fchmod@plt+0xfec3f66c>
    36f8:			; <UNDEFINED> instruction: 0xf00368a1
    36fc:	stmdbmi	ip, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    3700:	stmdami	ip, {r0, r2, r9, sp}
    3704:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3708:	b	fe9c1708 <fchmod@plt+0xfe9bf680>
    370c:			; <UNDEFINED> instruction: 0xf00368a1
    3710:	stmdbmi	r9, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    3714:	stmdami	r9, {r0, r2, r9, sp}
    3718:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    371c:	b	fe74171c <fchmod@plt+0xfe73f694>
    3720:			; <UNDEFINED> instruction: 0xf00368a1
    3724:	svclt	0x0000f865
    3728:	ldrdeq	ip, [r0], -r4
    372c:	strheq	pc, [r0], -r6	; <UNPREDICTABLE>
    3730:	andeq	sp, r0, r8
    3734:	andeq	pc, r0, r2, lsr #1
    3738:	ldrdeq	ip, [r0], -r0
    373c:	andeq	pc, r0, lr, lsl #1
    3740:			; <UNDEFINED> instruction: 0x4604b510
    3744:			; <UNDEFINED> instruction: 0xf0022001
    3748:	stmiavs	r0!, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
    374c:	bl	ff84174c <fchmod@plt+0xff83f6c4>
    3750:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    3754:	andcs	r4, r5, #4, 18	; 0x10000
    3758:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    375c:			; <UNDEFINED> instruction: 0xf7fe4478
    3760:	stmiavs	r1!, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3764:			; <UNDEFINED> instruction: 0xf844f003
    3768:	ldrdeq	ip, [r0], -r6
    376c:	andeq	pc, r0, ip, asr #32
    3770:			; <UNDEFINED> instruction: 0x4604b510
    3774:			; <UNDEFINED> instruction: 0xf7fe6880
    3778:	ldmiblt	r8, {r4, r7, r9, fp, sp, lr, pc}
    377c:			; <UNDEFINED> instruction: 0xf7fe6860
    3780:	smlawblt	r0, ip, sl, lr
    3784:	bl	1a41784 <fchmod@plt+0x1a3f6fc>
    3788:	blcs	9d79c <fchmod@plt+0x9b714>
    378c:	ldfltd	f5, [r0, #-0]
    3790:	andcs	r4, r5, #147456	; 0x24000
    3794:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    3798:			; <UNDEFINED> instruction: 0xf7fe4478
    379c:	stmdavs	r1!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    37a0:			; <UNDEFINED> instruction: 0xf826f003
    37a4:	andcs	r4, r5, #98304	; 0x18000
    37a8:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    37ac:			; <UNDEFINED> instruction: 0xf7fe4478
    37b0:	stmiavs	r1!, {r2, r4, r6, r9, fp, sp, lr, pc}
    37b4:			; <UNDEFINED> instruction: 0xf81cf003
    37b8:			; <UNDEFINED> instruction: 0x0000cfbe
    37bc:	andeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    37c0:	andeq	ip, r0, sl, lsr #31
    37c4:	strdeq	lr, [r0], -ip
    37c8:			; <UNDEFINED> instruction: 0x4604b538
    37cc:	ldrdcc	lr, [r0, -r0]
    37d0:	strle	r0, [r4], #-2011	; 0xfffff825
    37d4:			; <UNDEFINED> instruction: 0xf7fe68a0
    37d8:	ldmiblt	r0!, {r4, r8, r9, fp, sp, lr, pc}^
    37dc:	bmi	7b2cc4 <fchmod@plt+0x7b0c3c>
    37e0:	ldrbtmi	r4, [sl], #-2078	; 0xfffff7e2
    37e4:			; <UNDEFINED> instruction: 0xf0074478
    37e8:			; <UNDEFINED> instruction: 0x4605fc99
    37ec:	b	15417ec <fchmod@plt+0x153f764>
    37f0:			; <UNDEFINED> instruction: 0xf7feb120
    37f4:	stmdavs	r3, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    37f8:	tstle	r8, r2, lsl #22
    37fc:	strtmi	r6, [r9], -r0, ror #16
    3800:	bl	1841800 <fchmod@plt+0x183f778>
    3804:			; <UNDEFINED> instruction: 0xf7feb120
    3808:	stmdavs	r3, {r3, r5, r8, r9, fp, sp, lr, pc}
    380c:	tstle	r8, r2, lsl #22
    3810:			; <UNDEFINED> instruction: 0xf7fe4628
    3814:	stmdavs	r1!, {r4, r6, r7, r8, fp, sp, lr, pc}^
    3818:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    381c:	ldmdami	r1, {r0, r2, r9, sp}
    3820:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3824:	b	641824 <fchmod@plt+0x63f79c>
    3828:			; <UNDEFINED> instruction: 0xf0026861
    382c:	stmdbmi	lr, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3830:	stmdami	lr, {r0, r2, r9, sp}
    3834:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3838:	b	3c1838 <fchmod@plt+0x3bf7b0>
    383c:			; <UNDEFINED> instruction: 0xf0024629
    3840:	stmdbmi	fp, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3844:	stmdami	fp, {r0, r2, r9, sp}
    3848:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    384c:	b	14184c <fchmod@plt+0x13f7c4>
    3850:			; <UNDEFINED> instruction: 0xf0024629
    3854:	svclt	0x0000ffcd
    3858:	andeq	ip, r0, sl, lsl #31
    385c:	andeq	ip, r0, r8, lsl r9
    3860:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    3864:	andeq	lr, r0, r6, lsl #31
    3868:	andeq	ip, r0, r0, asr #30
    386c:	andeq	lr, r0, r2, ror pc
    3870:	andeq	ip, r0, r0, asr pc
    3874:	andeq	lr, r0, lr, asr pc
    3878:			; <UNDEFINED> instruction: 0x4604b510
    387c:			; <UNDEFINED> instruction: 0xf7fe6880
    3880:	stmdavs	r0!, {r1, r3, r4, r7, r8, fp, sp, lr, pc}^
    3884:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3888:	pop	{r5, r9, sl, lr}
    388c:			; <UNDEFINED> instruction: 0xf7fe4010
    3890:	svclt	0x0000b98f
    3894:			; <UNDEFINED> instruction: 0x46014a1c
    3898:	push	{r2, r3, r4, r8, r9, fp, lr}
    389c:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    38a0:	strmi	fp, [r1], r8, lsl #1
    38a4:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
    38a8:	ldrsbge	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    38ac:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    38b0:			; <UNDEFINED> instruction: 0xf04f9307
    38b4:			; <UNDEFINED> instruction: 0xf00a0300
    38b8:			; <UNDEFINED> instruction: 0xf8dff8a9
    38bc:			; <UNDEFINED> instruction: 0xf10a8054
    38c0:	ldrbmi	r0, [r4], -r0, lsr #14
    38c4:			; <UNDEFINED> instruction: 0xf81544f8
    38c8:	strtmi	r6, [r0], -r1, lsl #22
    38cc:	strcc	r4, [r2], #-1603	; 0xfffff9bd
    38d0:	rscscc	pc, pc, #79	; 0x4f
    38d4:	strls	r2, [r0], -r1, lsl #2
    38d8:	b	ff2c18d8 <fchmod@plt+0xff2bf850>
    38dc:	ldrhle	r4, [r2, #44]!	; 0x2c
    38e0:	movwcs	r4, #2572	; 0xa0c
    38e4:	eorcc	pc, r0, sl, lsl #17
    38e8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    38ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38f0:	subsmi	r9, sl, r7, lsl #22
    38f4:	strbmi	sp, [r8], -r5, lsl #2
    38f8:	pop	{r3, ip, sp, pc}
    38fc:			; <UNDEFINED> instruction: 0xf7fe47f0
    3900:			; <UNDEFINED> instruction: 0xf7feb957
    3904:	svclt	0x0000e9b6
    3908:	andeq	r2, r2, r6, lsl r5
    390c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3910:	andeq	ip, r0, r8, lsl pc
    3914:	andeq	r2, r2, sl, asr #9
    3918:	svcmi	0x00f0e92d
    391c:	strmi	fp, [r3], r7, lsl #1
    3920:	andmi	pc, r0, pc, asr #8
    3924:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    3928:	tstls	r3, r7, lsl #12
    392c:	svcmi	0x0000f5b4
    3930:	streq	lr, [r5], -r4, lsl #20
    3934:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    3938:	svclt	0x00b49205
    393c:	movwcs	r2, #769	; 0x301
    3940:	svccc	0x00fff1b6
    3944:	movwcs	fp, #3852	; 0xf0c
    3948:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    394c:			; <UNDEFINED> instruction: 0xf0402b00
    3950:			; <UNDEFINED> instruction: 0xf00480ba
    3954:	blls	101a60 <fchmod@plt+0xff9d8>
    3958:	blcs	15dacc <fchmod@plt+0x15ba44>
    395c:			; <UNDEFINED> instruction: 0xf0004682
    3960:			; <UNDEFINED> instruction: 0x465180bd
    3964:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3968:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    396c:			; <UNDEFINED> instruction: 0xf8cd46ba
    3970:			; <UNDEFINED> instruction: 0xf1bab010
    3974:	ldclle	15, cr0, [r7, #-0]
    3978:	ldmdavs	r3, {r2, r9, fp, ip, pc}^
    397c:	blcs	1d9c4 <fchmod@plt+0x1b93c>
    3980:	sbchi	pc, r1, r0, asr #32
    3984:	tstls	r2, r2, asr r6
    3988:			; <UNDEFINED> instruction: 0xf9f6f003
    398c:	stmdacs	r0, {r1, r8, fp, ip, pc}
    3990:	strbvc	lr, [r0, pc, asr #20]!
    3994:	strmi	r4, [r6], -r3, lsl #13
    3998:	b	15ba714 <fchmod@plt+0x15b868c>
    399c:	suble	r0, r3, r7, lsl #6
    39a0:	stmdaeq	r6, {r3, r4, r8, r9, fp, sp, lr, pc}
    39a4:	stmdbeq	r7, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
    39a8:	svclt	0x00081c6b
    39ac:	svccc	0x00fff1b4
    39b0:	blne	fe9379dc <fchmod@plt+0xfe935954>
    39b4:	bl	1955304 <fchmod@plt+0x195327c>
    39b8:	ldrbne	r0, [r3, r7, lsl #10]
    39bc:	bl	1d54f14 <fchmod@plt+0x1d52e8c>
    39c0:	svclt	0x00b80303
    39c4:	stmdals	r3, {r1, r5, r7, r9, sl, lr}
    39c8:	blcs	11dadc <fchmod@plt+0x11ba54>
    39cc:	bls	177e20 <fchmod@plt+0x175d98>
    39d0:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    39d4:	andsle	r2, fp, r2, lsl #22
    39d8:	sbcle	r2, sl, r3, lsl #22
    39dc:	eorsle	r2, r4, r1, lsl #22
    39e0:	orrcs	r4, sl, r6, asr sl
    39e4:	movwls	r4, #2134	; 0x856
    39e8:	blmi	1594bd8 <fchmod@plt+0x1592b50>
    39ec:	ldrbtmi	r3, [r8], #-548	; 0xfffffddc
    39f0:			; <UNDEFINED> instruction: 0xf002447b
    39f4:	blcs	183258 <fchmod@plt+0x1811d0>
    39f8:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
    39fc:	tstls	r2, sl, asr r6
    3a00:			; <UNDEFINED> instruction: 0xff76f009
    3a04:	stmdbls	r2, {r0, r2, r9, fp, ip, pc}
    3a08:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    3a0c:	mvnle	r2, r2, lsl #22
    3a10:	tstls	r2, sl, asr r6
    3a14:			; <UNDEFINED> instruction: 0xf9daf003
    3a18:	stmdacs	r0, {r1, r8, fp, ip, pc}
    3a1c:	mvnvc	lr, #323584	; 0x4f000
    3a20:	blle	c15230 <fchmod@plt+0xc131a8>
    3a24:			; <UNDEFINED> instruction: 0xd1a44313
    3a28:	strmi	r9, [sl], r3, lsl #22
    3a2c:	blcs	15dba0 <fchmod@plt+0x15bb18>
    3a30:			; <UNDEFINED> instruction: 0x4650d073
    3a34:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a38:			; <UNDEFINED> instruction: 0xf1752c01
    3a3c:	ble	bc4644 <fchmod@plt+0xbc25bc>
    3a40:	strbmi	r4, [r9], -r0, asr #12
    3a44:	pop	{r0, r1, r2, ip, sp, pc}
    3a48:	usub8mi	r8, sl, r0
    3a4c:			; <UNDEFINED> instruction: 0xf0099102
    3a50:	stmdbls	r2, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    3a54:	ldmdami	ip!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    3a58:	ldmdbmi	ip!, {r1, r3, r7, r9, sl, lr}
    3a5c:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    3a60:			; <UNDEFINED> instruction: 0xf7fe4479
    3a64:			; <UNDEFINED> instruction: 0x4601e8fa
    3a68:			; <UNDEFINED> instruction: 0xf0039812
    3a6c:	blls	101e10 <fchmod@plt+0xffd88>
    3a70:	blcs	15dbe4 <fchmod@plt+0x15bb5c>
    3a74:			; <UNDEFINED> instruction: 0x4650d056
    3a78:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3a7c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3a80:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a84:	pkhtbmi	lr, sl, ip, asr #15
    3a88:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
    3a8c:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    3a90:			; <UNDEFINED> instruction: 0xf7fe4479
    3a94:	strmi	lr, [r1], -r2, ror #17
    3a98:			; <UNDEFINED> instruction: 0xf0039812
    3a9c:	strb	pc, [r6, pc, asr #17]!	; <UNPREDICTABLE>
    3aa0:	andcs	r4, r5, #737280	; 0xb4000
    3aa4:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
    3aa8:			; <UNDEFINED> instruction: 0xf7fe4478
    3aac:			; <UNDEFINED> instruction: 0x4601e8d6
    3ab0:			; <UNDEFINED> instruction: 0xf0039812
    3ab4:	b	1401cf8 <fchmod@plt+0x13ffc70>
    3ab8:	strmi	r7, [r0], r0, ror #19
    3abc:	strbmi	r4, [r9], -r0, asr #12
    3ac0:	pop	{r0, r1, r2, ip, sp, pc}
    3ac4:	qsub8mi	r8, r7, r0
    3ac8:	stccs	6, cr4, [r0], {32}
    3acc:	svcge	0x0041f47f
    3ad0:	strtmi	r9, [r2], r3, lsl #22
    3ad4:	blcs	15dc48 <fchmod@plt+0x15bbc0>
    3ad8:	svcge	0x0043f47f
    3adc:			; <UNDEFINED> instruction: 0xf0032060
    3ae0:	stmdbls	r3, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3ae4:	strvs	r6, [r2, #2058]	; 0x80a
    3ae8:			; <UNDEFINED> instruction: 0xf0096008
    3aec:	udiv	r8, r1, fp
    3af0:	cmpcs	r2, fp, lsl sl
    3af4:	movwls	r4, #2075	; 0x81b
    3af8:	blmi	6d4ce8 <fchmod@plt+0x6d2c60>
    3afc:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    3b00:			; <UNDEFINED> instruction: 0xf002447b
    3b04:	bmi	683148 <fchmod@plt+0x6810c0>
    3b08:	ldmdami	r9, {r0, r2, r3, r4, r7, r8, sp}
    3b0c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    3b10:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    3b14:			; <UNDEFINED> instruction: 0xf002447b
    3b18:	blls	103134 <fchmod@plt+0x1010ac>
    3b1c:			; <UNDEFINED> instruction: 0xf7ff6818
    3b20:			; <UNDEFINED> instruction: 0xe786feb9
    3b24:			; <UNDEFINED> instruction: 0xf04f9b03
    3b28:			; <UNDEFINED> instruction: 0xf04f38ff
    3b2c:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    3b30:	mrc2	7, 5, pc, cr0, cr15, {7}
    3b34:			; <UNDEFINED> instruction: 0xf7fe4650
    3b38:			; <UNDEFINED> instruction: 0xe781e83e
    3b3c:	andeq	ip, r0, r4, lsl #29
    3b40:	andeq	ip, r0, lr, lsl lr
    3b44:	andeq	ip, r0, r4, lsl #28
    3b48:	andeq	lr, r0, sl, asr #26
    3b4c:	andeq	ip, r0, r4, lsl #27
    3b50:	andeq	lr, r0, sl, lsl sp
    3b54:	muleq	r0, r8, sp
    3b58:	muleq	r0, r2, sp
    3b5c:	andeq	lr, r0, r0, lsl #26
    3b60:	andeq	ip, r0, r4, ror sp
    3b64:	andeq	ip, r0, lr, lsl #26
    3b68:	strdeq	ip, [r0], -r4
    3b6c:	andeq	ip, r0, lr, asr sp
    3b70:	strdeq	ip, [r0], -sl
    3b74:	andeq	ip, r0, r0, ror #25
    3b78:	mvnsmi	lr, sp, lsr #18
    3b7c:	addlt	r2, r2, r5, lsl #20
    3b80:	stmdavc	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3b84:	bcs	137ba4 <fchmod@plt+0x135b1c>
    3b88:			; <UNDEFINED> instruction: 0x4638d11a
    3b8c:	andlt	r4, r2, r1, asr #12
    3b90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3b94:	rsbcs	r4, r0, r4, lsl #12
    3b98:			; <UNDEFINED> instruction: 0xf003460d
    3b9c:			; <UNDEFINED> instruction: 0x4606ff1d
    3ba0:			; <UNDEFINED> instruction: 0xf0096585
    3ba4:			; <UNDEFINED> instruction: 0x4621fab5
    3ba8:			; <UNDEFINED> instruction: 0x4630463a
    3bac:	cdp2	0, 10, cr15, cr0, cr9, {0}
    3bb0:			; <UNDEFINED> instruction: 0xf7ff4630
    3bb4:	ldrtmi	pc, [r8], -pc, ror #28	; <UNPREDICTABLE>
    3bb8:	andlt	r4, r2, r1, asr #12
    3bbc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3bc0:	cmpcs	r2, r5, lsl #22
    3bc4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    3bc8:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    3bcc:	blmi	11543c <fchmod@plt+0x1133b4>
    3bd0:	ldrbtmi	r3, [fp], #-524	; 0xfffffdf4
    3bd4:	stc2	0, cr15, [r6, #-8]!
    3bd8:	andeq	ip, r0, r6, lsr #25
    3bdc:	andeq	ip, r0, r2, asr #24
    3be0:	andeq	ip, r0, r2, lsr #24
    3be4:	mvnsmi	lr, #737280	; 0xb4000
    3be8:			; <UNDEFINED> instruction: 0xf8dfb08d
    3bec:			; <UNDEFINED> instruction: 0x460cc058
    3bf0:	ldrmi	r9, [r6], -r5
    3bf4:	ldrbtmi	r9, [ip], #3864	; 0xf18
    3bf8:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3bfc:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    3c00:	strls	sl, [r2, -r7, lsl #18]
    3c04:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3c08:			; <UNDEFINED> instruction: 0x5714e9dd
    3c0c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    3c10:	andls	r6, fp, r0, lsl #16
    3c14:	andeq	pc, r0, pc, asr #32
    3c18:	stmib	sp, {r0, r2, fp, sp, pc}^
    3c1c:	strls	r6, [r6], #-775	; 0xfffffcf9
    3c20:	strpl	lr, [r9, -sp, asr #19]
    3c24:	mrc2	7, 3, pc, cr8, cr15, {7}
    3c28:	blmi	1d6450 <fchmod@plt+0x1d43c8>
    3c2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c30:	blls	2ddca0 <fchmod@plt+0x2dbc18>
    3c34:	qaddle	r4, sl, r2
    3c38:	pop	{r0, r2, r3, ip, sp, pc}
    3c3c:			; <UNDEFINED> instruction: 0xf7fe83f0
    3c40:	svclt	0x0000e818
    3c44:			; <UNDEFINED> instruction: 0x000221be
    3c48:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c4c:	andeq	r2, r2, r8, lsl #3
    3c50:	mvnsmi	lr, #737280	; 0xb4000
    3c54:			; <UNDEFINED> instruction: 0xf8dfb08d
    3c58:			; <UNDEFINED> instruction: 0x460cc058
    3c5c:	ldrmi	r9, [r6], -r5
    3c60:	ldrbtmi	r9, [ip], #3864	; 0xf18
    3c64:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3c68:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    3c6c:	strls	sl, [r2, -r7, lsl #18]
    3c70:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3c74:			; <UNDEFINED> instruction: 0x5714e9dd
    3c78:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    3c7c:	andls	r6, fp, r0, lsl #16
    3c80:	andeq	pc, r0, pc, asr #32
    3c84:	stmib	sp, {r0, r2, fp, sp, pc}^
    3c88:	strls	r6, [r6], #-775	; 0xfffffcf9
    3c8c:	strpl	lr, [r9, -sp, asr #19]
    3c90:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3c94:	blmi	1d64bc <fchmod@plt+0x1d4434>
    3c98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c9c:	blls	2ddd0c <fchmod@plt+0x2dbc84>
    3ca0:	qaddle	r4, sl, r2
    3ca4:	pop	{r0, r2, r3, ip, sp, pc}
    3ca8:			; <UNDEFINED> instruction: 0xf7fd83f0
    3cac:	svclt	0x0000efe2
    3cb0:	andeq	r2, r2, r2, asr r1
    3cb4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3cb8:	andeq	r2, r2, ip, lsl r1
    3cbc:	strdlt	fp, [sp], r0
    3cc0:	strmi	r4, [lr], -fp, lsr #30
    3cc4:	stmdbmi	fp!, {r1, r2, r8, ip, pc}
    3cc8:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    3ccc:	stmdavs	r9, {r1, r4, r8, r9, sl, fp, ip, pc}
    3cd0:			; <UNDEFINED> instruction: 0xf04f910b
    3cd4:	andls	r0, r5, r0, lsl #2
    3cd8:	teqle	sl, r0, lsl #28
    3cdc:	tstls	r0, r1, lsl #2
    3ce0:			; <UNDEFINED> instruction: 0x461d4614
    3ce4:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ce8:	svclt	0x00083101
    3cec:	svccc	0x00fff1b0
    3cf0:	bmi	877d24 <fchmod@plt+0x875c9c>
    3cf4:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    3cf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cfc:	subsmi	r9, sl, fp, lsl #22
    3d00:			; <UNDEFINED> instruction: 0x4620d133
    3d04:	andlt	r4, sp, r9, lsr #12
    3d08:			; <UNDEFINED> instruction: 0xf7febdf0
    3d0c:	stmdavs	r3, {r1, r2, r5, r7, fp, sp, lr, pc}
    3d10:	andle	r2, sp, sp, lsl fp
    3d14:	andcs	r4, r5, #409600	; 0x64000
    3d18:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    3d1c:			; <UNDEFINED> instruction: 0xf7fd4478
    3d20:			; <UNDEFINED> instruction: 0x4601ef9c
    3d24:			; <UNDEFINED> instruction: 0xf0024638
    3d28:	strbne	pc, [r5, r9, lsl #31]	; <UNPREDICTABLE>
    3d2c:	strb	r4, [r0, r4, lsl #12]!
    3d30:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3d34:	stmdbge	r9, {r0, r1, r2, r9, fp, sp, pc}
    3d38:	strls	sl, [r2, -r5, lsl #16]
    3d3c:	movwcs	r2, #17411	; 0x4403
    3d40:	strls	r9, [r7], -r8, lsl #8
    3d44:	movwls	r9, #42505	; 0xa609
    3d48:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    3d4c:	strmi	r4, [sp], -r4, lsl #12
    3d50:	bmi	33dc94 <fchmod@plt+0x33bc0c>
    3d54:	orrvc	pc, r9, pc, asr #8
    3d58:	stmdami	ip, {r0, r1, r3, r8, r9, fp, lr}
    3d5c:	eorscc	r4, r4, #2046820352	; 0x7a000000
    3d60:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    3d64:			; <UNDEFINED> instruction: 0xf0029600
    3d68:			; <UNDEFINED> instruction: 0xf7fdfc5d
    3d6c:	svclt	0x0000ef82
    3d70:	andeq	r2, r2, ip, ror #1
    3d74:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3d78:	strheq	r2, [r2], -lr
    3d7c:	andeq	ip, r0, r2, asr #22
    3d80:	andeq	lr, r0, ip, lsl #21
    3d84:	andeq	ip, r0, r0, lsl fp
    3d88:	muleq	r0, r4, sl
    3d8c:	andeq	ip, r0, sl, lsr #21
    3d90:	sbclt	r4, r0, #4, 22	; 0x1000
    3d94:			; <UNDEFINED> instruction: 0xf833447b
    3d98:	andmi	r3, fp, #16
    3d9c:	andcs	fp, r1, r4, lsl pc
    3da0:	ldrbmi	r2, [r0, -r0]!
    3da4:	andeq	ip, r0, r8, lsl fp
    3da8:	stmdavs	ip, {r4, r8, sl, ip, sp, pc}
    3dac:			; <UNDEFINED> instruction: 0xf7fe6820
    3db0:	stmdavs	r0!, {r2, r3, r6, r8, fp, sp, lr, pc}^
    3db4:			; <UNDEFINED> instruction: 0x4010e8bd
    3db8:	stmdblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dbc:			; <UNDEFINED> instruction: 0xf7fe6808
    3dc0:	svclt	0x0000b8a5
    3dc4:			; <UNDEFINED> instruction: 0xf7fe6808
    3dc8:	svclt	0x0000b951
    3dcc:	ldmdavs	r8, {r0, r1, r3, fp, sp, lr}
    3dd0:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dd4:			; <UNDEFINED> instruction: 0xf7fd6808
    3dd8:	svclt	0x0000bf5d
    3ddc:	tstlt	r8, r8, lsl #10
    3de0:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    3de4:	stclt	0, cr6, [r8, #-64]	; 0xffffffc0
    3de8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    3dec:	svc	0x00cef7fd
    3df0:	blmi	1f0258 <fchmod@plt+0x1ee1d0>
    3df4:	andsvs	r4, r8, fp, ror r4
    3df8:	blmi	1b3220 <fchmod@plt+0x1b1198>
    3dfc:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    3e00:	andsvs	r4, r8, r8, ror r4
    3e04:	svclt	0x0000bd08
    3e08:	andeq	r2, r2, sl, ror #4
    3e0c:	andeq	ip, r0, r2, asr #25
    3e10:	andeq	r2, r2, r8, asr r2
    3e14:	andeq	r2, r2, lr, asr #4
    3e18:	andeq	ip, r0, r4, lsl #3
    3e1c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3e20:			; <UNDEFINED> instruction: 0x47706818
    3e24:	andeq	r2, r2, lr, lsr #4
    3e28:	strmi	r4, [r2], -r3, lsl #22
    3e2c:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    3e30:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    3e34:	ldmdblt	r2!, {r0, r1, r2, ip, sp, lr, pc}^
    3e38:	andeq	r2, r2, lr, lsl r2
    3e3c:	andeq	ip, r0, ip, lsl #25
    3e40:			; <UNDEFINED> instruction: 0xf100b5f8
    3e44:			; <UNDEFINED> instruction: 0x46050713
    3e48:	teqlt	r8, #192, 24	; 0xc000
    3e4c:	tsteq	r1, #111	; 0x6f	; <UNPREDICTABLE>
    3e50:	blne	1755748 <fchmod@plt+0x17536c0>
    3e54:	stmdbne	lr!, {r0, r1, sp, lr, pc}
    3e58:	svceq	0x0001f814
    3e5c:			; <UNDEFINED> instruction: 0x2120b128
    3e60:			; <UNDEFINED> instruction: 0xff96f7ff
    3e64:	mvnsle	r2, r0, lsl #16
    3e68:	mcrcs	13, 0, fp, cr10, cr8, {7}
    3e6c:	blmi	4baed4 <fchmod@plt+0x4b8e4c>
    3e70:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    3e74:	svclt	0x00041c62
    3e78:	andcs	r6, r1, lr, lsl r0
    3e7c:	adcsmi	sp, r4, #244	; 0xf4
    3e80:	andcs	fp, r1, r8, lsl #30
    3e84:	stmdbmi	sp, {r4, r5, r6, r7, ip, lr, pc}
    3e88:	stmdami	sp, {r0, r2, r9, sp}
    3e8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3e90:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3e94:	ldrtmi	r4, [r1], -r2, lsr #12
    3e98:	stc2	0, cr15, [ip], {2}
    3e9c:	strb	r4, [r6, r6, lsl #12]!
    3ea0:	andcs	r4, r5, #8, 18	; 0x20000
    3ea4:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    3ea8:			; <UNDEFINED> instruction: 0xf7fd4478
    3eac:			; <UNDEFINED> instruction: 0x4632eed6
    3eb0:	movwcs	r4, #42553	; 0xa639
    3eb4:	ldc2l	0, cr15, [lr], #-8
    3eb8:	andeq	r2, r2, r0, lsr r3
    3ebc:	andeq	ip, r0, ip, lsl #25
    3ec0:	andeq	lr, r0, sl, lsl r9
    3ec4:	andeq	ip, r0, lr, lsl ip
    3ec8:	andeq	lr, r0, r0, lsl #18
    3ecc:	ldrblt	r4, [r8, #2606]!	; 0xa2e
    3ed0:	blmi	b950c0 <fchmod@plt+0xb93038>
    3ed4:	stmdbmi	pc!, {r1, r2, r3, r5, r8, sl, fp, lr}	; <UNPREDICTABLE>
    3ed8:	ldrbtmi	r5, [sp], #-2263	; 0xfffff729
    3edc:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
    3ee0:	movwcc	r6, #6203	; 0x183b
    3ee4:			; <UNDEFINED> instruction: 0xf7fe603b
    3ee8:	adcvs	lr, r8, ip, asr r8
    3eec:			; <UNDEFINED> instruction: 0xf7fdb318
    3ef0:	stmdavs	r9!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    3ef4:	cdp2	0, 9, cr15, cr8, cr3, {0}
    3ef8:			; <UNDEFINED> instruction: 0xf44f4e27
    3efc:	ldrbtmi	r7, [lr], #-1024	; 0xfffffc00
    3f00:	andcs	r6, r9, #11206656	; 0xab0000
    3f04:	ldrtmi	r2, [r0], -r1, lsl #2
    3f08:	svc	0x0004f7fd
    3f0c:	mvnsle	r3, r1, lsl #24
    3f10:	ldrtmi	r6, [r0], -lr, lsr #17
    3f14:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    3f18:			; <UNDEFINED> instruction: 0x4630bb58
    3f1c:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    3f20:	stmiavs	r8!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
    3f24:	strtmi	r4, [r1], -r2, lsr #12
    3f28:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f2c:	ldmdavs	fp!, {r3, r5, r6, r8, fp, ip, sp, pc}
    3f30:	eorsvs	r3, fp, r1, lsl #22
    3f34:	ldmdbmi	r9, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3f38:	ldmdami	r9, {r0, r2, r9, sp}
    3f3c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3f40:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3f44:			; <UNDEFINED> instruction: 0xf0026869
    3f48:	ldmdbmi	r6, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    3f4c:	ldmdami	r6, {r0, r2, r9, sp}
    3f50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3f54:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3f58:			; <UNDEFINED> instruction: 0xf0026869
    3f5c:	ldmdbmi	r3, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
    3f60:	ldmdami	r3, {r0, r2, r9, sp}
    3f64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3f68:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    3f6c:			; <UNDEFINED> instruction: 0xf0026869
    3f70:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    3f74:	ldmdami	r0, {r0, r2, r9, sp}
    3f78:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3f7c:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3f80:			; <UNDEFINED> instruction: 0xf0026869
    3f84:	svclt	0x0000fc35
    3f88:	andeq	r1, r2, r4, ror #29
    3f8c:	andeq	r0, r0, r4, asr #4
    3f90:	andeq	r2, r2, r6, asr #5
    3f94:	andeq	ip, r0, r0, asr #15
    3f98:	andeq	ip, r0, r6, lsl #25
    3f9c:	andeq	ip, r0, ip, lsr #24
    3fa0:	andeq	lr, r0, sl, ror #16
    3fa4:	andeq	ip, r0, ip, lsl #25
    3fa8:	andeq	lr, r0, r6, asr r8
    3fac:	andeq	ip, r0, r0, asr ip
    3fb0:	andeq	lr, r0, r2, asr #16
    3fb4:	andeq	ip, r0, r8, lsl ip
    3fb8:	andeq	lr, r0, lr, lsr #16
    3fbc:	cfldr32mi	mvfx11, [r2], {56}	; 0x38
    3fc0:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
    3fc4:	strcc	r4, [r8], #-1147	; 0xfffffb85
    3fc8:	and	r3, r1, ip, lsl #6
    3fcc:	stccc	8, cr15, [r4], {84}	; 0x54
    3fd0:			; <UNDEFINED> instruction: 0xf7fd6818
    3fd4:	ldmdb	r4, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    3fd8:			; <UNDEFINED> instruction: 0xf7ff0502
    3fdc:	eorvs	pc, r8, r5, lsr #30
    3fe0:	blcc	242138 <fchmod@plt+0x2400b0>
    3fe4:	mvnsle	r2, r0, lsl #22
    3fe8:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    3fec:			; <UNDEFINED> instruction: 0xf7fd6920
    3ff0:	andcc	lr, pc, r6, lsl pc	; <UNPREDICTABLE>
    3ff4:	ldc2l	0, cr15, [r0], #12
    3ff8:	cmnvs	r0, r1, lsr #18
    3ffc:	mcr	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4000:	strvc	r2, [r3, -r1, lsl #6]!
    4004:	ldflts	f6, [r8, #-640]!	; 0xfffffd80
    4008:	andeq	r1, r2, r2, asr #10
    400c:	ldrdeq	r2, [r2], -ip
    4010:			; <UNDEFINED> instruction: 0x000221b6
    4014:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
    4018:	cfstrsmi	mvf4, [ip], {123}	; 0x7b
    401c:	strcs	r3, [r0], -ip, lsl #6
    4020:	and	r4, r0, ip, ror r4
    4024:	ldmdavs	r8, {r0, r1, r5, r6, fp, sp, lr}
    4028:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    402c:	andsvs	r6, lr, r3, ror #16
    4030:	svcpl	0x0008f854
    4034:	mvnsle	r2, r0, lsl #26
    4038:	ldrbtmi	r4, [ip], #-3077	; 0xfffff3fb
    403c:			; <UNDEFINED> instruction: 0xf7fd6960
    4040:			; <UNDEFINED> instruction: 0x7725edba
    4044:	svclt	0x0000bd70
    4048:	andeq	r2, r2, r8, lsl #3
    404c:	andeq	r1, r2, r4, ror #9
    4050:	andeq	r2, r2, r6, ror #2
    4054:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4058:	stmdblt	r3, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
    405c:	ldrbmi	lr, [r0, -lr, lsr #15]!
    4060:	andeq	r2, r2, sl, asr #2
    4064:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4068:	tstlt	r3, fp, lsl pc
    406c:			; <UNDEFINED> instruction: 0x4770e7d2
    4070:	andeq	r2, r2, sl, lsr r1
    4074:	blmi	5f155c <fchmod@plt+0x5ef4d4>
    4078:	ldrbtmi	r4, [fp], #-3351	; 0xfffff2e9
    407c:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    4080:	stclne	8, cr6, [r2], #-932	; 0xfffffc5c
    4084:	strtmi	sp, [r0], -sl
    4088:			; <UNDEFINED> instruction: 0xf820f003
    408c:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    4090:	movwcc	r6, #6171	; 0x181b
    4094:	andle	r4, sl, r5, lsl #12
    4098:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    409c:	tstcs	r0, r8, lsl #12
    40a0:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    40a4:	strmi	r1, [r4], -r3, asr #24
    40a8:	stmiavs	r9!, {r1, r2, ip, lr, pc}^
    40ac:	strtmi	lr, [r0], -fp, ror #15
    40b0:	svc	0x00caf7fd
    40b4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    40b8:	andcs	r4, r5, #147456	; 0x24000
    40bc:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    40c0:			; <UNDEFINED> instruction: 0xf7fd4478
    40c4:	strmi	lr, [r4], -sl, asr #27
    40c8:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    40cc:	strtmi	r4, [r0], -r1, lsl #12
    40d0:	blx	fe3c00e2 <fchmod@plt+0xfe3be05a>
    40d4:	ldrdeq	r1, [r2], -r6
    40d8:	andeq	r2, r2, r4, lsr #2
    40dc:	andeq	r1, r2, r2, asr #31
    40e0:	andeq	ip, r0, lr, asr #22
    40e4:	andeq	lr, r0, r8, ror #13
    40e8:	cfstr32mi	mvfx11, [r6], #-64	; 0xffffffc0
    40ec:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    40f0:	blle	4ecf8 <fchmod@plt+0x4cc70>
    40f4:	ldclt	0, cr2, [r0, #-4]
    40f8:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    40fc:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4100:			; <UNDEFINED> instruction: 0xf04fb1c8
    4104:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    4108:			; <UNDEFINED> instruction: 0xf44f4b20
    410c:	vqsub.s8	<illegal reg q11.5>, q8, q4
    4110:	ldrbtmi	r2, [fp], #-322	; 0xfffffebe
    4114:			; <UNDEFINED> instruction: 0xf7fd68d8
    4118:	blmi	77f9d8 <fchmod@plt+0x77d950>
    411c:	andsvs	r4, r8, fp, ror r4
    4120:	mvnle	r3, r1
    4124:	mrc	7, 4, APSR_nzcv, cr8, cr13, {7}
    4128:	blcs	5e13c <fchmod@plt+0x5c0b4>
    412c:	blcs	373d94 <fchmod@plt+0x371d0c>
    4130:	andcs	sp, r0, r2, lsr #2
    4134:	blmi	5f357c <fchmod@plt+0x5f14f4>
    4138:	sbcsvc	pc, r8, #1325400064	; 0x4f000000
    413c:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    4140:	bvs	615334 <fchmod@plt+0x6132ac>
    4144:	mrc	7, 0, APSR_nzcv, cr6, cr13, {7}
    4148:	andcc	r6, r1, r0, rrx
    414c:			; <UNDEFINED> instruction: 0xf7fdd1dc
    4150:	stmdavs	r3, {r2, r7, r9, sl, fp, sp, lr, pc}
    4154:	svclt	0x00182b01
    4158:	rscle	r2, sl, sp, lsl #22
    415c:	andcs	r4, r5, #229376	; 0x38000
    4160:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    4164:			; <UNDEFINED> instruction: 0xf7fd4478
    4168:			; <UNDEFINED> instruction: 0x4604ed78
    416c:	mrc2	7, 2, pc, cr6, cr15, {7}
    4170:	strtmi	r4, [r0], -r1, lsl #12
    4174:	blx	f40186 <fchmod@plt+0xf3e0fe>
    4178:	andcs	r4, r5, #147456	; 0x24000
    417c:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    4180:			; <UNDEFINED> instruction: 0xe7f04478
    4184:	andeq	r1, r2, r4, ror #30
    4188:	andeq	ip, r0, lr, asr #22
    418c:	andeq	r2, r2, lr, lsl #1
    4190:	andeq	r1, r2, r4, lsr pc
    4194:	andeq	r2, r2, r0, rrx
    4198:	strdeq	ip, [r0], -lr
    419c:	andeq	lr, r0, r4, asr #12
    41a0:	andeq	ip, r0, lr, lsl fp
    41a4:	andeq	lr, r0, r8, lsr #12
    41a8:			; <UNDEFINED> instruction: 0xf7ffb570
    41ac:	teqlt	r8, #628	; 0x274	; <UNPREDICTABLE>
    41b0:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    41b4:	movwcc	r6, #6243	; 0x1863
    41b8:	blmi	6781fc <fchmod@plt+0x676174>
    41bc:	ldmdbmi	r9, {r0, r2, r9, sp}
    41c0:	ldrbtmi	r4, [fp], #-2073	; 0xfffff7e7
    41c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    41c8:			; <UNDEFINED> instruction: 0xf7fd6a1d
    41cc:	tstcs	r0, r6, asr #26
    41d0:	strmi	r4, [r3], -sl, lsr #12
    41d4:			; <UNDEFINED> instruction: 0xf0021d20
    41d8:	blmi	5440e4 <fchmod@plt+0x54205c>
    41dc:	ldmdbmi	r4, {r0, r2, r9, sp}
    41e0:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    41e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    41e8:			; <UNDEFINED> instruction: 0xf7fd68dc
    41ec:	tstcs	r0, r6, lsr sp
    41f0:	pop	{r1, r5, r9, sl, lr}
    41f4:			; <UNDEFINED> instruction: 0x46034070
    41f8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    41fc:	svclt	0x00aef002
    4200:	andcs	r4, r5, #229376	; 0x38000
    4204:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    4208:			; <UNDEFINED> instruction: 0xf7fd4478
    420c:	strmi	lr, [r4], -r6, lsr #26
    4210:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4214:	strtmi	r4, [r0], -r1, lsl #12
    4218:	blx	ff340228 <fchmod@plt+0xff33e1a0>
    421c:	muleq	r2, lr, lr
    4220:	ldrdeq	r1, [r2], -lr
    4224:	andeq	ip, r0, ip, asr fp
    4228:	andeq	lr, r0, r2, ror #11
    422c:			; <UNDEFINED> instruction: 0x00021fbe
    4230:	andeq	ip, r0, r0, asr fp
    4234:	andeq	lr, r0, r2, asr #11
    4238:	andeq	r1, r2, r6, asr lr
    423c:	ldrdeq	ip, [r0], -r6
    4240:	andeq	lr, r0, r0, lsr #11
    4244:	andcs	fp, r1, r8, lsl #10
    4248:			; <UNDEFINED> instruction: 0xf998f002
    424c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    4250:	movwcc	r6, #6235	; 0x185b
    4254:	andcs	sp, r1, r2
    4258:			; <UNDEFINED> instruction: 0xf990f002
    425c:			; <UNDEFINED> instruction: 0xf04f4b04
    4260:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4264:	andcs	lr, r0, #3194880	; 0x30c000
    4268:	svclt	0x0000bd08
    426c:	andeq	r1, r2, r2, lsl #28
    4270:	andeq	r1, r2, lr, ror #27
    4274:	ldmibmi	sl, {r0, r3, r4, r7, r8, r9, fp, lr}
    4278:	ldrbtmi	r4, [fp], #-2714	; 0xfffff566
    427c:	svcvc	0x001b4479
    4280:	mvnsmi	lr, sp, lsr #18
    4284:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
    4288:	cdpmi	6, 9, cr4, cr7, cr4, {0}
    428c:	andls	r6, r5, #1179648	; 0x120000
    4290:	andeq	pc, r0, #79	; 0x4f
    4294:	stmdblt	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    4298:	mrc2	7, 4, pc, cr0, cr15, {7}
    429c:			; <UNDEFINED> instruction: 0xf4244b93
    42a0:	vst3.16	{d4,d6,d8}, [r4 :256]
    42a4:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
    42a8:	sfmcs	f6, 4, [r4, #-368]	; 0xfffffe90
    42ac:	mrshi	pc, R10_fiq	; <UNPREDICTABLE>
    42b0:			; <UNDEFINED> instruction: 0xf005e8df
    42b4:	stceq	3, cr0, [sp, #-616]	; 0xfffffd98
    42b8:			; <UNDEFINED> instruction: 0xf7fd0003
    42bc:	stmdacs	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    42c0:	adcshi	pc, sp, r0, asr #32
    42c4:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    42c8:			; <UNDEFINED> instruction: 0xf0402800
    42cc:			; <UNDEFINED> instruction: 0xf7ff80b8
    42d0:	smlatbcs	r2, r5, sp, pc	; <UNPREDICTABLE>
    42d4:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    42d8:	rsbsle	r2, ip, r0, lsl #16
    42dc:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    42e0:	blcs	35e2f4 <fchmod@plt+0x35c26c>
    42e4:	sbchi	pc, r8, r0, asr #32
    42e8:			; <UNDEFINED> instruction: 0xf0002d03
    42ec:	blmi	fe024640 <fchmod@plt+0xfe0225b8>
    42f0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    42f4:	svcmi	0x007f609a
    42f8:			; <UNDEFINED> instruction: 0xf8f4f7ff
    42fc:	ldmvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4300:	subsle	r2, r5, r1, lsl #16
    4304:	andcs	r4, r0, #124, 26	; 0x1f00
    4308:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
    430c:	ldrbtmi	r4, [sp], #-1556	; 0xfffff9ec
    4310:			; <UNDEFINED> instruction: 0xf0056aa8
    4314:	stmibvs	sl!, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    4318:			; <UNDEFINED> instruction: 0xf04f4b78
    431c:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    4320:	bmi	1de0378 <fchmod@plt+0x1dde2f0>
    4324:	stmdbge	r4, {r0, r3, r5, sp, lr}
    4328:	ldrbtmi	r5, [sl], #-2291	; 0xfffff70d
    432c:	mcr	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4330:	strmi	r1, [r6], -r3, asr #24
    4334:	adcshi	pc, ip, r0
    4338:	eorle	r2, r0, r0, lsl #16
    433c:	addhi	pc, r8, r0, asr #6
    4340:	strtmi	r9, [r7], -r4, lsl #22
    4344:			; <UNDEFINED> instruction: 0xf85369a8
    4348:	strcc	r1, [r1], #-36	; 0xffffffdc
    434c:			; <UNDEFINED> instruction: 0xf7fd3113
    4350:	stmdbvs	r8!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    4354:	vhsub.s8	d18, d0, d0
    4358:			; <UNDEFINED> instruction: 0xf0052149
    435c:	adcmi	pc, r6, #110592	; 0x1b000
    4360:	blmi	1a38b20 <fchmod@plt+0x1a36a98>
    4364:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4368:	stmdale	r2, {r1, r8, r9, fp, sp}^
    436c:	blls	10d374 <fchmod@plt+0x10b2ec>
    4370:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    4374:			; <UNDEFINED> instruction: 0xf7fd3401
    4378:	adcmi	lr, r6, #7680	; 0x1e00
    437c:	stmdals	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4380:	ldc	7, cr15, [r8], {253}	; 0xfd
    4384:	andcs	r4, r0, #96, 22	; 0x18000
    4388:	bvs	165557c <fchmod@plt+0x16534f4>
    438c:	ldmibcs	pc!, {r1, r3, r4, r6, r7, r9, sp, lr}^	; <UNPREDICTABLE>
    4390:	mrrcmi	8, 4, sp, lr, cr15
    4394:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    4398:	stmdble	r9, {r1, fp, sp}
    439c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    43a0:	vst2.16	{d20-d21}, [pc :64], fp
    43a4:	ldrbtmi	r5, [r8], #-288	; 0xfffffee0
    43a8:			; <UNDEFINED> instruction: 0xf0083034
    43ac:	stmiavs	r0!, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    43b0:			; <UNDEFINED> instruction: 0xf0074c58
    43b4:	ldrbtmi	pc, [ip], #-3551	; 0xfffff221	; <UNPREDICTABLE>
    43b8:			; <UNDEFINED> instruction: 0xf00868a0
    43bc:	bmi	15c2448 <fchmod@plt+0x15c03c0>
    43c0:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    43c4:	ldmpl	r3, {r5, r7, fp, sp, lr}^
    43c8:	blls	15e438 <fchmod@plt+0x15c3b0>
    43cc:	cmple	r1, sl, asr r0
    43d0:	pop	{r1, r2, ip, sp, pc}
    43d4:			; <UNDEFINED> instruction: 0xf7ff81f0
    43d8:	blmi	1443f7c <fchmod@plt+0x1441ef4>
    43dc:	ldrbtmi	r2, [fp], #-3329	; 0xfffff2ff
    43e0:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
    43e4:			; <UNDEFINED> instruction: 0xe786609d
    43e8:	andcs	r4, r0, #78848	; 0x13400
    43ec:	addsvs	r4, sl, fp, ror r4
    43f0:	bvs	fea3e1fc <fchmod@plt+0xfea3c174>
    43f4:			; <UNDEFINED> instruction: 0xf0012102
    43f8:	strcs	pc, [r0], #-3789	; 0xfffff133
    43fc:	stmdapl	r5, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    4400:	ldrmi	lr, [ip], -r0
    4404:	strbmi	r9, [r0], -r4, lsl #22
    4408:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    440c:			; <UNDEFINED> instruction: 0xf7fd3113
    4410:			; <UNDEFINED> instruction: 0x4628ec9a
    4414:	mcrr	7, 15, pc, r0, cr13	; <UNPREDICTABLE>
    4418:	adcmi	fp, r7, #16, 22	; 0x4000
    441c:	movweq	pc, #4356	; 0x1104	; <UNPREDICTABLE>
    4420:	blmi	1038be4 <fchmod@plt+0x1036b5c>
    4424:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4428:	cdp2	0, 10, cr15, cr10, cr0, {0}
    442c:	ldcle	14, cr2, [sp], {0}
    4430:	blvs	63e2cc <fchmod@plt+0x63c244>
    4434:	cmpcs	r6, r0, asr #4	; <UNPREDICTABLE>
    4438:			; <UNDEFINED> instruction: 0xf9acf005
    443c:	ldmdbmi	sl!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4440:	ldmdami	sl!, {r0, r2, r9, sp}
    4444:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4448:	stc	7, cr15, [r6], {253}	; 0xfd
    444c:			; <UNDEFINED> instruction: 0xf9b2f002
    4450:	blcs	9e744 <fchmod@plt+0x9c6bc>
    4454:	bvs	fea3aaa8 <fchmod@plt+0xfea38a20>
    4458:			; <UNDEFINED> instruction: 0xf0012102
    445c:			; <UNDEFINED> instruction: 0xe7e0fe9b
    4460:	andcs	r4, r5, #835584	; 0xcc000
    4464:	ldrbtmi	r4, [r9], #-2099	; 0xfffff7cd
    4468:			; <UNDEFINED> instruction: 0xf7fd4478
    446c:			; <UNDEFINED> instruction: 0x4629ebf6
    4470:			; <UNDEFINED> instruction: 0xf9bef002
    4474:	bl	fff42470 <fchmod@plt+0xfff403e8>
    4478:	andcs	r4, r5, #770048	; 0xbc000
    447c:	ldrbtmi	r4, [r9], #-2095	; 0xfffff7d1
    4480:			; <UNDEFINED> instruction: 0xf7fd4478
    4484:	strmi	lr, [r4], -sl, ror #23
    4488:	stc2l	7, cr15, [r8], {255}	; 0xff
    448c:	strtmi	r4, [r0], -r1, lsl #12
    4490:			; <UNDEFINED> instruction: 0xf9aef002
    4494:	andcs	r4, r5, #688128	; 0xa8000
    4498:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    449c:			; <UNDEFINED> instruction: 0xf7fd4478
    44a0:	ldrdls	lr, [r3], -ip
    44a4:	ldc2	7, cr15, [sl], #1020	; 0x3fc
    44a8:	stmdals	r3, {r0, r9, sl, lr}
    44ac:			; <UNDEFINED> instruction: 0xf982f002
    44b0:	andcs	r4, r5, #606208	; 0x94000
    44b4:	ldrbtmi	r4, [r9], #-2085	; 0xfffff7db
    44b8:			; <UNDEFINED> instruction: 0xf7fd4478
    44bc:	stmdbvs	r9!, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    44c0:			; <UNDEFINED> instruction: 0xf996f002
    44c4:			; <UNDEFINED> instruction: 0xf44f4b22
    44c8:	bmi	8a0b34 <fchmod@plt+0x89eaac>
    44cc:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
    44d0:	strls	r4, [r0, #-1146]	; 0xfffffb86
    44d4:			; <UNDEFINED> instruction: 0xf0024478
    44d8:	svclt	0x0000f8a5
    44dc:	andeq	r1, r2, r6, lsr #30
    44e0:	andeq	r1, r2, r8, lsr fp
    44e4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    44e8:	andeq	r1, r2, r0, lsr #22
    44ec:	strdeq	r1, [r2], -sl
    44f0:	andeq	r1, r2, lr, asr sp
    44f4:	andeq	r1, r2, r4, asr sp
    44f8:	muleq	r2, r2, lr
    44fc:	ldrdeq	r0, [r0], -ip
    4500:			; <UNDEFINED> instruction: 0xfffffb13
    4504:	andeq	r1, r2, ip, ror #25
    4508:	andeq	r1, r2, r8, lsl lr
    450c:			; <UNDEFINED> instruction: 0x00021cbc
    4510:	strdeq	r1, [r2], -sl
    4514:	muleq	r2, sl, ip
    4518:	strdeq	r1, [r2], -r2
    451c:	andeq	r1, r2, r2, ror ip
    4520:	andeq	r1, r2, r4, ror #24
    4524:	andeq	r1, r2, ip, ror sp
    4528:	andeq	ip, r0, r4, lsl #18
    452c:	andeq	lr, r0, r2, ror #6
    4530:	andeq	ip, r0, sl, ror #19
    4534:	andeq	lr, r0, r0, asr #6
    4538:	strdeq	ip, [r0], -lr
    453c:	andeq	lr, r0, r8, lsr #6
    4540:	andeq	ip, r0, r2, lsl r9
    4544:	andeq	lr, r0, ip, lsl #6
    4548:	andeq	ip, r0, r2, ror r9
    454c:	strdeq	lr, [r0], -r0
    4550:	andeq	ip, r0, lr, lsl r9
    4554:			; <UNDEFINED> instruction: 0x0000cbbc
    4558:	andeq	ip, r0, r4, lsr r9
    455c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4560:			; <UNDEFINED> instruction: 0x47706898
    4564:	strdeq	r1, [r2], -r2
    4568:	push	{r0, r2, r3, r5, r8, r9, fp, lr}
    456c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    4570:	ldmvs	fp, {r1, r7, ip, sp, pc}
    4574:	stmdble	r6, {r1, r8, r9, fp, sp}^
    4578:	tstcs	r2, sl, lsr #26
    457c:	bvs	fea15778 <fchmod@plt+0xfea136f0>
    4580:	cdp2	0, 0, cr15, cr8, cr1, {0}
    4584:	blcs	1f138 <fchmod@plt+0x1d0b0>
    4588:			; <UNDEFINED> instruction: 0xf8dfdd1b
    458c:	strcs	r8, [r0], #-156	; 0xffffff64
    4590:	ldrbtmi	r6, [r8], #2478	; 0x9ae
    4594:			; <UNDEFINED> instruction: 0x46434630
    4598:	rscscc	pc, pc, #79	; 0x4f
    459c:	strls	r2, [r0], #-257	; 0xfffffeff
    45a0:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    45a4:	ldrtmi	r6, [r0], -lr, lsr #19
    45a8:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    45ac:	ldmdale	r2, {r1, r3, fp, sp}
    45b0:	ldrtmi	r6, [r8], -pc, ror #18
    45b4:	bl	1c425b0 <fchmod@plt+0x1c40528>
    45b8:	bvs	ffaf2d20 <fchmod@plt+0xffaf0c98>
    45bc:	addsmi	r3, ip, #16777216	; 0x1000000
    45c0:			; <UNDEFINED> instruction: 0x4c1adbe8
    45c4:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    45c8:	ldc2l	0, cr15, [sl]
    45cc:	rscvs	r2, r3, #0, 6
    45d0:	pop	{r1, ip, sp, pc}
    45d4:	bmi	5a4d9c <fchmod@plt+0x5a2d14>
    45d8:	ldmdami	r6, {r1, r3, r8, r9, sp}
    45dc:	cmpne	fp, r0, asr #4	; <UNPREDICTABLE>
    45e0:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
    45e4:	andscc	r4, r0, #20, 22	; 0x5000
    45e8:			; <UNDEFINED> instruction: 0x96004478
    45ec:			; <UNDEFINED> instruction: 0xf002447b
    45f0:	ldmdbmi	r2, {r0, r3, r4, fp, ip, sp, lr, pc}
    45f4:	ldmdami	r2, {r0, r2, r9, sp}
    45f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    45fc:	bl	b425f8 <fchmod@plt+0xb40570>
    4600:			; <UNDEFINED> instruction: 0xf0024639
    4604:	bmi	4029e0 <fchmod@plt+0x400958>
    4608:			; <UNDEFINED> instruction: 0x71a9f44f
    460c:	movwls	r4, #2062	; 0x80e
    4610:	blmi	395800 <fchmod@plt+0x393778>
    4614:	ldrbtmi	r3, [r8], #-528	; 0xfffffdf0
    4618:			; <UNDEFINED> instruction: 0xf002447b
    461c:	svclt	0x0000f803
    4620:	andeq	r1, r2, r2, ror #21
    4624:	andeq	r1, r2, r4, lsr #24
    4628:	andeq	ip, r0, sl, lsl r9
    462c:	ldrdeq	r1, [r2], -ip
    4630:	andeq	ip, r0, sl, lsr #21
    4634:	andeq	ip, r0, r0, lsr #16
    4638:	andeq	ip, r0, r8, asr #17
    463c:	andeq	ip, r0, ip, ror #17
    4640:	andeq	lr, r0, lr, lsr #3
    4644:	andeq	ip, r0, ip, ror sl
    4648:	strdeq	ip, [r0], -r2
    464c:	andeq	ip, r0, ip, ror #16
    4650:	ldrlt	r4, [r0, #-2838]	; 0xfffff4ea
    4654:	bvs	1695848 <fchmod@plt+0x16937c0>
    4658:	svcvc	0x0000f5b2
    465c:	blmi	538ee4 <fchmod@plt+0x536e5c>
    4660:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4664:	andle	r2, pc, r1, lsl #22
    4668:	tstle	pc, r3, lsl #22
    466c:			; <UNDEFINED> instruction: 0xf7ff4c11
    4670:	ldrbtmi	pc, [ip], #-3963	; 0xfffff085	; <UNPREDICTABLE>
    4674:			; <UNDEFINED> instruction: 0xf7fd68a0
    4678:	stmdavs	r0!, {r2, r3, r6, sl, fp, sp, lr, pc}^
    467c:	bl	342678 <fchmod@plt+0x3405f0>
    4680:	eorseq	pc, r4, r4, lsl #2
    4684:	mcrr2	0, 0, pc, r0, cr8	; <UNPREDICTABLE>
    4688:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    468c:			; <UNDEFINED> instruction: 0xf880f006
    4690:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    4694:	tstlt	r3, fp, lsl pc
    4698:			; <UNDEFINED> instruction: 0x4010e8bd
    469c:	cfldrslt	mvf14, [r0, #-744]	; 0xfffffd18
    46a0:	tstcs	r1, r8, lsl fp
    46a4:	ldc2l	0, cr15, [r6, #-4]!
    46a8:	svclt	0x0000e7d9
    46ac:	andeq	r1, r2, ip, asr #22
    46b0:	strdeq	r1, [r2], -r0
    46b4:	andeq	r1, r2, lr, lsr #22
    46b8:	andeq	r1, r2, lr, lsl #22
    46bc:	bmi	fe0174c0 <fchmod@plt+0xfe015438>
    46c0:	stmdbvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    46c4:	mvnsmi	lr, sp, lsr #18
    46c8:	ldmpl	lr, {r2, r7, ip, sp, pc}
    46cc:	bcs	4c3fc <fchmod@plt+0x4a374>
    46d0:	ldmdavs	r3!, {r2, r9, sl, lr}
    46d4:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    46d8:	stmdble	pc, {r0, r1, r4, r5, sp, lr}	; <UNPREDICTABLE>
    46dc:			; <UNDEFINED> instruction: 0xf04f2901
    46e0:			; <UNDEFINED> instruction: 0xf8c00200
    46e4:	stmdale	r9, {r6, r7, sp}
    46e8:	ldrsbtcc	pc, [r4], r0	; <UNPREDICTABLE>
    46ec:	andsvs	fp, sl, fp, lsl r1
    46f0:	blcs	1ea64 <fchmod@plt+0x1c9dc>
    46f4:	movwcs	sp, #507	; 0x1fb
    46f8:			; <UNDEFINED> instruction: 0x332de9c4
    46fc:	smullscc	pc, r1, r4, r8	; <UNPREDICTABLE>
    4700:	cmnle	r3, r0, lsl #22
    4704:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
    4708:	blcs	9e97c <fchmod@plt+0x9c8f4>
    470c:			; <UNDEFINED> instruction: 0xf8d4d809
    4710:	blcs	10a18 <fchmod@plt+0xe990>
    4714:	ldmdavs	r3!, {r1, r5, r6, ip, lr, pc}
    4718:	eorsvs	r3, r3, r1, lsl #22
    471c:	pop	{r2, ip, sp, pc}
    4720:	stfmip	f0, [r9, #-960]!	; 0xfffffc40
    4724:			; <UNDEFINED> instruction: 0xf105447d
    4728:	andls	r0, r3, r4, lsr r0
    472c:	blx	fed40754 <fchmod@plt+0xfed3e6cc>
    4730:			; <UNDEFINED> instruction: 0xf1049803
    4734:	strtmi	r0, [r1], -ip, lsr #4
    4738:	stc2	0, cr15, [ip], {1}
    473c:	blvs	1a9e9f0 <fchmod@plt+0x1a9c968>
    4740:	blvs	ffa0cb4c <fchmod@plt+0xffa0aac4>
    4744:	b	ff9c2740 <fchmod@plt+0xff9c06b8>
    4748:	addsmi	r6, r8, #109568	; 0x1ac00
    474c:	addhi	pc, r8, r0, asr #32
    4750:			; <UNDEFINED> instruction: 0xf7fd68a8
    4754:	andls	lr, r3, ip, lsl sl
    4758:			; <UNDEFINED> instruction: 0xf0402800
    475c:	stmiavs	pc!, {r0, r4, r7, pc}	; <UNPREDICTABLE>
    4760:			; <UNDEFINED> instruction: 0xf7fd4638
    4764:	blvs	1abf65c <fchmod@plt+0x1abd5d4>
    4768:			; <UNDEFINED> instruction: 0xf7fd9b03
    476c:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    4770:	addhi	pc, ip, r0, asr #32
    4774:			; <UNDEFINED> instruction: 0xf7fd4638
    4778:			; <UNDEFINED> instruction: 0xf7fdebb2
    477c:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4780:	addhi	pc, sl, r0, asr #32
    4784:			; <UNDEFINED> instruction: 0xf7fd68a8
    4788:	stmdacs	r0, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    478c:	addhi	pc, sl, r0, asr #32
    4790:			; <UNDEFINED> instruction: 0xf04f6aef
    4794:	blmi	1351398 <fchmod@plt+0x134f310>
    4798:	stmibvs	r8!, {r0, r8, sp}
    479c:	smlsdxls	r0, fp, r4, r4
    47a0:	bl	19c279c <fchmod@plt+0x19c0714>
    47a4:	stmdavs	r8!, {r0, r3, r5, r6, r8, fp, sp, lr}^
    47a8:	bl	9c27a4 <fchmod@plt+0x9c071c>
    47ac:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    47b0:	stmdbvs	r8!, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    47b4:	stc2l	0, cr15, [r4]
    47b8:			; <UNDEFINED> instruction: 0x8018f8d5
    47bc:			; <UNDEFINED> instruction: 0xf7fd4640
    47c0:	stmdacs	sl, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    47c4:	bvs	ffafa8c0 <fchmod@plt+0xffaf8838>
    47c8:	rscvs	r3, fp, #67108864	; 0x4000000
    47cc:			; <UNDEFINED> instruction: 0xdc342bfa
    47d0:	blx	1f427d6 <fchmod@plt+0x1f4074e>
    47d4:	ldrdcc	pc, [r0], #132	; 0x84
    47d8:	orrsle	r2, ip, r0, lsl #22
    47dc:	ldrsbtcc	pc, [ip], r4	; <UNPREDICTABLE>
    47e0:	addsle	r2, r8, r0, lsl #22
    47e4:			; <UNDEFINED> instruction: 0xf0064620
    47e8:	ldr	pc, [r4, r3, asr #30]
    47ec:			; <UNDEFINED> instruction: 0xf0064620
    47f0:	smlabbcs	r3, sp, r9, pc	; <UNPREDICTABLE>
    47f4:	strtmi	r4, [r0], -r5, lsl #12
    47f8:			; <UNDEFINED> instruction: 0xf932f006
    47fc:	andls	r2, r3, r1, lsl #2
    4800:	subseq	pc, r8, r4, lsl #2
    4804:			; <UNDEFINED> instruction: 0xf9b0f005
    4808:	strtmi	r9, [r9], -r3, lsl #20
    480c:	ldmdami	r0!, {r0, r1, r9, sl, lr}
    4810:			; <UNDEFINED> instruction: 0xf0024478
    4814:	ldrdcs	pc, [r1, -r1]
    4818:			; <UNDEFINED> instruction: 0xf0064620
    481c:	andls	pc, r3, r1, lsr #18
    4820:			; <UNDEFINED> instruction: 0xf0064620
    4824:	stmdbls	r3, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    4828:	stmdami	sl!, {r1, r9, sl, lr}
    482c:			; <UNDEFINED> instruction: 0xf0034478
    4830:	movwcs	pc, #2147	; 0x863	; <UNPREDICTABLE>
    4834:	sbcscc	pc, r1, r4, lsl #17
    4838:			; <UNDEFINED> instruction: 0xf7ffe764
    483c:	rscvs	pc, pc, #2384	; 0x950
    4840:	bmi	97e760 <fchmod@plt+0x97c6d8>
    4844:	stmdami	r5!, {r1, r3, r8, r9, sp}
    4848:	orrsne	pc, pc, r0, asr #4
    484c:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
    4850:	eorcc	r4, r8, #35840	; 0x8c00
    4854:			; <UNDEFINED> instruction: 0xf8cd4478
    4858:	ldrbtmi	r8, [fp], #-0
    485c:	cdp2	0, 14, cr15, cr2, cr1, {0}
    4860:	andcs	r4, r5, #32, 18	; 0x80000
    4864:	ldrbtmi	r4, [r9], #-2080	; 0xfffff7e0
    4868:			; <UNDEFINED> instruction: 0xf7fd4478
    486c:	strdcs	lr, [r1, -r6]
    4870:	strtmi	r4, [r0], -r5, lsl #12
    4874:			; <UNDEFINED> instruction: 0xf8f4f006
    4878:	strtmi	r4, [r8], -r1, lsl #12
    487c:			; <UNDEFINED> instruction: 0xffb8f001
    4880:	andcs	r4, r5, #425984	; 0x68000
    4884:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    4888:			; <UNDEFINED> instruction: 0xe7ee4478
    488c:	andcs	r4, r5, #409600	; 0x64000
    4890:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    4894:			; <UNDEFINED> instruction: 0xe7e84478
    4898:	andcs	r4, r5, #24, 18	; 0x60000
    489c:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    48a0:			; <UNDEFINED> instruction: 0xe7e24478
    48a4:	andcs	r4, r5, #376832	; 0x5c000
    48a8:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    48ac:			; <UNDEFINED> instruction: 0xe7dc4478
    48b0:	andcs	r4, r5, #360448	; 0x58000
    48b4:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    48b8:			; <UNDEFINED> instruction: 0xe7d64478
    48bc:	strdeq	r1, [r2], -r4
    48c0:	andeq	r0, r0, r4, asr #4
    48c4:	andeq	r1, r2, sl, asr #18
    48c8:	andeq	r1, r2, ip, ror sl
    48cc:	andeq	ip, r0, r0, lsl r7
    48d0:	andeq	ip, r0, r0, lsl #14
    48d4:	strdeq	ip, [r0], -r4
    48d8:	andeq	ip, r0, lr, lsr r8
    48dc:			; <UNDEFINED> instruction: 0x0000c5b4
    48e0:	andeq	ip, r0, sl, asr r6
    48e4:	andeq	ip, r0, sl, asr #13
    48e8:	andeq	sp, r0, r0, asr #30
    48ec:	ldrdeq	ip, [r0], -r6
    48f0:	andeq	sp, r0, r0, lsr #30
    48f4:	strdeq	ip, [r0], -r6
    48f8:	andeq	sp, r0, r4, lsl pc
    48fc:	andeq	ip, r0, lr, lsl r7
    4900:	andeq	sp, r0, r8, lsl #30
    4904:	andeq	ip, r0, lr, lsr r7
    4908:	strdeq	sp, [r0], -ip
    490c:	andeq	ip, r0, lr, asr r7
    4910:	strdeq	sp, [r0], -r0
    4914:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4918:	blcs	9eb8c <fchmod@plt+0x9cb04>
    491c:	ldrbmi	sp, [r0, -r0, lsl #16]!
    4920:	mcrlt	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4924:	andeq	r1, r2, sl, lsr r7
    4928:	svcmi	0x00f0e92d
    492c:	lfmmi	f7, 3, [r4, #-692]!	; 0xfffffd4c
    4930:	bmi	fe457f78 <fchmod@plt+0xfe455ef0>
    4934:	ldrbtmi	r4, [sp], #-2961	; 0xfffff46f
    4938:	cfldrsmi	mvf4, [r1], {122}	; 0x7a
    493c:	ldmpl	r3, {r3, r5, fp, sp, lr}^
    4940:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    4944:	strbtcc	pc, [ip], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    4948:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    494c:			; <UNDEFINED> instruction: 0xf0002800
    4950:	blmi	fe324d00 <fchmod@plt+0xfe322c78>
    4954:			; <UNDEFINED> instruction: 0xf854498c
    4958:	ldrbtmi	r8, [r9], #-3
    495c:	ldrdcc	pc, [r0], -r8
    4960:			; <UNDEFINED> instruction: 0xf8c83301
    4964:			; <UNDEFINED> instruction: 0xf7fd3000
    4968:			; <UNDEFINED> instruction: 0x4606eb1c
    496c:			; <UNDEFINED> instruction: 0xf0002800
    4970:			; <UNDEFINED> instruction: 0xf8df80ab
    4974:			; <UNDEFINED> instruction: 0xf7fda218
    4978:			; <UNDEFINED> instruction: 0x46e9eab2
    497c:			; <UNDEFINED> instruction: 0xf8da44fa
    4980:			; <UNDEFINED> instruction: 0xf0031000
    4984:			; <UNDEFINED> instruction: 0x4630f951
    4988:	b	fea42984 <fchmod@plt+0xfea408fc>
    498c:	strmi	r4, [r1], -sl, asr #12
    4990:			; <UNDEFINED> instruction: 0xf7fd2003
    4994:	stmdacs	r0, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    4998:	rschi	pc, r3, r0, asr #32
    499c:	ldrdmi	pc, [r4], -sl
    49a0:	ldmib	sl, {r2, r6, r8, ip, sp, pc}^
    49a4:	ldmib	r9, {r1, r8, r9, sp}^
    49a8:	addmi	r0, fp, #0, 2
    49ac:	addmi	fp, r2, #8, 30
    49b0:	addshi	pc, r3, r0
    49b4:			; <UNDEFINED> instruction: 0x46494876
    49b8:	ldrbtmi	r2, [r8], #-616	; 0xfffffd98
    49bc:			; <UNDEFINED> instruction: 0xf7fd3008
    49c0:	tstlt	r4, sl, lsl r9
    49c4:			; <UNDEFINED> instruction: 0xf7fd4620
    49c8:	bmi	1cbf460 <fchmod@plt+0x1cbd3d8>
    49cc:	svcvs	0x0013447a
    49d0:	qdaddlt	r6, r6, r3
    49d4:	ldmdavs	sl, {r8, sp}
    49d8:	ldmvs	r0, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
    49dc:	sbcvs	r6, r1, r0, asr #16
    49e0:	blcs	1cd2c <fchmod@plt+0x1aca4>
    49e4:			; <UNDEFINED> instruction: 0xf8dfd1f7
    49e8:	movwcs	sl, #432	; 0x1b0
    49ec:			; <UNDEFINED> instruction: 0xf8ca44fa
    49f0:	mcrcs	0, 0, r3, cr0, cr0, {3}
    49f4:	addhi	pc, sl, r0
    49f8:	andcs	r4, r1, r8, ror #20
    49fc:			; <UNDEFINED> instruction: 0xf10d4968
    4a00:			; <UNDEFINED> instruction: 0xf8df096c
    4a04:	ldrbtmi	fp, [sl], #-416	; 0xfffffe60
    4a08:			; <UNDEFINED> instruction: 0xf0004479
    4a0c:	ldrbtmi	pc, [fp], #2903	; 0xb57	; <UNPREDICTABLE>
    4a10:	andscs	lr, r0, lr, lsr r0
    4a14:			; <UNDEFINED> instruction: 0xf0032500
    4a18:			; <UNDEFINED> instruction: 0x4604f935
    4a1c:			; <UNDEFINED> instruction: 0xf0032010
    4a20:			; <UNDEFINED> instruction: 0x4629f931
    4a24:	strbmi	r4, [r8], -r7, lsl #12
    4a28:	stc2	0, cr15, [r8, #-8]!
    4a2c:	ldrdcc	pc, [r0], -sl
    4a30:	vst1.8	{d20-d22}, [pc :256], r2
    4a34:	eorsvs	r6, sp, r0, lsl #3
    4a38:			; <UNDEFINED> instruction: 0x46486078
    4a3c:			; <UNDEFINED> instruction: 0xf8e2f008
    4a40:	strbmi	r4, [r8], -r9, lsr #12
    4a44:	ldc2	0, cr15, [sl, #-8]
    4a48:	ldrdcc	pc, [r0], -sl
    4a4c:	vst1.8	{d20-d22}, [pc :256], r2
    4a50:	rsbvs	r6, r5, r0, lsl #3
    4a54:	strbmi	r6, [r8], -r0, lsr #32
    4a58:			; <UNDEFINED> instruction: 0xf8d4f008
    4a5c:			; <UNDEFINED> instruction: 0x3000f8b9
    4a60:	svclt	0x00082b3a
    4a64:	andle	r4, r2, r8, lsr #12
    4a68:			; <UNDEFINED> instruction: 0xf0054648
    4a6c:	ldmdavs	sl!, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}^
    4a70:	adcsvs	r6, r8, r0, lsr #1
    4a74:	blcs	1edc8 <fchmod@plt+0x1cd40>
    4a78:	stmdavs	r3!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}
    4a7c:	stmdbcs	r0, {r0, r3, r4, r6, r7, fp, sp, lr}
    4a80:			; <UNDEFINED> instruction: 0xf8dbd157
    4a84:	sbcsvs	r1, r4, r0, ror r0
    4a88:	rsbsmi	pc, r0, fp, asr #17
    4a8c:	ldrdvs	r6, [r1], #15	; <UNPREDICTABLE>
    4a90:	ldrdcc	pc, [r0], -sl
    4a94:	vst1.8	{d20-d22}, [pc :256], r2
    4a98:	strbmi	r6, [r8], -r0, lsl #3
    4a9c:			; <UNDEFINED> instruction: 0xf86ef008
    4aa0:	ble	fed8eaa8 <fchmod@plt+0xfed8ca20>
    4aa4:	ldrdcc	pc, [r0], -r8
    4aa8:			; <UNDEFINED> instruction: 0xf8c83b01
    4aac:	bmi	f90ab4 <fchmod@plt+0xf8ea2c>
    4ab0:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    4ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ab8:	strbtcc	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    4abc:	qdaddle	r4, sl, lr
    4ac0:	lfmmi	f7, 3, [r4, #-52]!	; 0xffffffcc
    4ac4:	svchi	0x00f0e8bd
    4ac8:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4acc:	blcs	9eae0 <fchmod@plt+0x9ca58>
    4ad0:	blmi	db8fc8 <fchmod@plt+0xdb6f40>
    4ad4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4ad8:	ldmib	sl, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    4adc:	ldmib	r9, {r1, r3, r4, r8, r9, sp}^
    4ae0:	addmi	r0, fp, #24, 2
    4ae4:	addmi	fp, r2, #8, 30
    4ae8:	svcge	0x0064f47f
    4aec:			; <UNDEFINED> instruction: 0xf7fd4630
    4af0:	bmi	bff338 <fchmod@plt+0xbfd2b0>
    4af4:	andcs	r4, r1, pc, lsr #18
    4af8:	ldrdcc	pc, [r0], -r8
    4afc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4b00:			; <UNDEFINED> instruction: 0xf8c83b01
    4b04:			; <UNDEFINED> instruction: 0xf0003000
    4b08:			; <UNDEFINED> instruction: 0xe7d0fad9
    4b0c:	andcs	r4, r1, sl, lsr #20
    4b10:			; <UNDEFINED> instruction: 0xf8d8492a
    4b14:	ldrbtmi	r3, [sl], #-0
    4b18:	blcc	55d04 <fchmod@plt+0x53c7c>
    4b1c:	andcc	pc, r0, r8, asr #17
    4b20:	blx	ff340b28 <fchmod@plt+0xff33eaa0>
    4b24:	stmdami	r6!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    4b28:			; <UNDEFINED> instruction: 0xf7ff4478
    4b2c:	eorvs	pc, r8, sp, ror r9	; <UNPREDICTABLE>
    4b30:	stmdbmi	r4!, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    4b34:	stmdami	r4!, {r0, r2, r9, sp}
    4b38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4b3c:	stm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b40:	ldmdavs	fp!, {r1, r5, fp, sp, lr}^
    4b44:	ldmdavs	r9, {r1, r4, r6, fp, sp, lr}^
    4b48:	cdp2	0, 3, cr15, cr4, cr1, {0}
    4b4c:	andcs	r4, r5, #507904	; 0x7c000
    4b50:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
    4b54:			; <UNDEFINED> instruction: 0xf7fd4478
    4b58:			; <UNDEFINED> instruction: 0xf001e880
    4b5c:			; <UNDEFINED> instruction: 0xf7fdfe49
    4b60:	ldmdbmi	ip, {r3, r7, fp, sp, lr, pc}
    4b64:	ldmdami	ip, {r0, r2, r9, sp}
    4b68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4b6c:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b70:	cdp2	0, 3, cr15, cr14, cr1, {0}
    4b74:	andeq	r1, r2, lr, lsr #17
    4b78:	andeq	r1, r2, ip, ror r4
    4b7c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b80:	andeq	r1, r2, r4, ror r4
    4b84:	andeq	r0, r0, r4, asr #4
    4b88:			; <UNDEFINED> instruction: 0x0000e2b6
    4b8c:	andeq	r1, r2, r8, ror #16
    4b90:	andeq	r1, r2, sl, lsr #16
    4b94:	andeq	r1, r2, r8, lsl r8
    4b98:	strdeq	r1, [r2], -r8
    4b9c:	andeq	ip, r0, sl, ror r7
    4ba0:	andeq	ip, r0, r8, lsr #14
    4ba4:	ldrdeq	r1, [r2], -r6
    4ba8:	andeq	r1, r2, r2, lsl #6
    4bac:	andeq	r1, r2, r0, lsl r7
    4bb0:	andeq	ip, r0, r4, lsl #13
    4bb4:	andeq	ip, r0, sl, lsl #12
    4bb8:	andeq	ip, r0, sl, ror #12
    4bbc:	andeq	ip, r0, r4, lsl #12
    4bc0:	andeq	sl, r0, r0, lsr lr
    4bc4:	andeq	ip, r0, r0, lsl r6
    4bc8:	andeq	sp, r0, lr, ror #24
    4bcc:	andeq	ip, r0, r6, ror r5
    4bd0:	andeq	sp, r0, r4, asr ip
    4bd4:	andeq	ip, r0, r0, lsl #11
    4bd8:	andeq	sp, r0, lr, lsr ip
    4bdc:	stmdavs	r9, {r0, r1, fp, sp, lr}
    4be0:	teqcs	r2, #3457024	; 0x34c000
    4be4:	teqeq	r2, r1	; <illegal shifter operand>
    4be8:	bl	1cd55f8 <fchmod@plt+0x1cd3570>
    4bec:	blle	187bf8 <fchmod@plt+0x185b70>
    4bf0:	bl	1c55638 <fchmod@plt+0x1c535b0>
    4bf4:	svclt	0x00b40303
    4bf8:	andcs	r2, r0, r1
    4bfc:			; <UNDEFINED> instruction: 0xf04f4770
    4c00:			; <UNDEFINED> instruction: 0x477030ff
    4c04:	andcs	r4, r0, #3072	; 0xc00
    4c08:	sbcscs	pc, r0, r0, lsl #17
    4c0c:	andsvc	r4, sl, fp, ror r4
    4c10:	svclt	0x00004770
    4c14:	andeq	r1, r2, ip, asr #12
    4c18:	blmi	1a975c4 <fchmod@plt+0x1a9553c>
    4c1c:	push	{r1, r3, r4, r5, r6, sl, lr}
    4c20:	strdlt	r4, [r9], r0
    4c24:	smullsvc	pc, r0, r0, r8	; <UNPREDICTABLE>
    4c28:	stclmi	8, cr5, [r7], #-844	; 0xfffffcb4
    4c2c:	movwls	r6, #30747	; 0x781b
    4c30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c34:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    4c38:	movwcc	lr, #6605	; 0x19cd
    4c3c:	movwcc	lr, #14797	; 0x39cd
    4c40:	movwcc	lr, #22989	; 0x59cd
    4c44:	bmi	18711c8 <fchmod@plt+0x186f140>
    4c48:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
    4c4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c50:	subsmi	r9, sl, r7, lsl #22
    4c54:	adcshi	pc, r2, r0, asr #32
    4c58:	pop	{r0, r3, ip, sp, pc}
    4c5c:			; <UNDEFINED> instruction: 0x46058ff0
    4c60:	blx	ffc40c7e <fchmod@plt+0xffc3ebf6>
    4c64:	ldmdblt	fp, {r0, r1, r3, r5, r8, fp, sp, lr}
    4c68:			; <UNDEFINED> instruction: 0xf8852301
    4c6c:	ubfx	r3, r0, #1, #11
    4c70:			; <UNDEFINED> instruction: 0xf1054a57
    4c74:	strtmi	r0, [r8], -ip, lsr #2
    4c78:	ldrbtmi	sl, [sl], #-3588	; 0xfffff1fc
    4c7c:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    4c80:			; <UNDEFINED> instruction: 0xf94cf009
    4c84:			; <UNDEFINED> instruction: 0x46324b53
    4c88:			; <UNDEFINED> instruction: 0xf8544649
    4c8c:			; <UNDEFINED> instruction: 0xf8d88003
    4c90:	movwcc	r3, #4096	; 0x1000
    4c94:	andcc	pc, r0, r8, asr #17
    4c98:			; <UNDEFINED> instruction: 0xf932f002
    4c9c:	blle	ececa4 <fchmod@plt+0xeccc1c>
    4ca0:	cdpcs	14, 0, cr9, cr0, cr1, {0}
    4ca4:			; <UNDEFINED> instruction: 0xf8ddd04f
    4ca8:			; <UNDEFINED> instruction: 0xf105a00c
    4cac:	ldrbmi	r0, [r6], #-1220	; 0xfffffb3c
    4cb0:	tstle	r2, #746586112	; 0x2c800000
    4cb4:			; <UNDEFINED> instruction: 0xf810e047
    4cb8:	bcs	bcfcc4 <fchmod@plt+0xbcdc3c>
    4cbc:	tstcs	r0, pc, lsr r0
    4cc0:			; <UNDEFINED> instruction: 0x4650701f
    4cc4:	blx	ff6c0cd6 <fchmod@plt+0xff6bec4e>
    4cc8:	strmi	r4, [r1], -r2, lsr #12
    4ccc:			; <UNDEFINED> instruction: 0xf0054628
    4cd0:	ldrbmi	pc, [lr, #-3027]	; 0xfffff42d	; <UNPREDICTABLE>
    4cd4:	ldmdble	r6!, {r2, r9, sl, lr}
    4cd8:	bl	fe996848 <fchmod@plt+0xfe9947c0>
    4cdc:	tstcs	sl, sl, lsl #4
    4ce0:			; <UNDEFINED> instruction: 0xf7fd4650
    4ce4:	strmi	lr, [r3], -r8, lsl #18
    4ce8:	rsble	r2, r1, r0, lsl #16
    4cec:			; <UNDEFINED> instruction: 0xf1004550
    4cf0:	stmiale	r0!, {r0, r8, r9, fp}^
    4cf4:	mvnle	r4, r3, asr r5
    4cf8:	andcs	r4, r5, #901120	; 0xdc000
    4cfc:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
    4d00:			; <UNDEFINED> instruction: 0xf7fc4478
    4d04:	smlatbcs	r1, sl, pc, lr	; <UNPREDICTABLE>
    4d08:	strtmi	r4, [r8], -r4, lsl #12
    4d0c:	cdp2	0, 10, cr15, cr8, cr5, {0}
    4d10:	strtmi	r4, [r0], -r1, lsl #12
    4d14:	stc2l	0, cr15, [lr, #-4]
    4d18:	blcs	ab934 <fchmod@plt+0xa98ac>
    4d1c:	stmdbvs	sl!, {r1, r2, r4, r5, r8, ip, lr, pc}
    4d20:	ldrdcc	pc, [r0], -r8
    4d24:			; <UNDEFINED> instruction: 0xf1032a01
    4d28:			; <UNDEFINED> instruction: 0xf8c833ff
    4d2c:	tstle	r6, r0
    4d30:	movwcs	r2, #4608	; 0x1200
    4d34:	sbccs	pc, r4, r5, asr #17
    4d38:	sbcscc	pc, r0, r5, lsl #17
    4d3c:	cdpne	7, 4, cr14, cr3, cr3, {4}
    4d40:			; <UNDEFINED> instruction: 0xd1bc4553
    4d44:			; <UNDEFINED> instruction: 0x4648e7d8
    4d48:			; <UNDEFINED> instruction: 0xf8def008
    4d4c:	ldrdcc	pc, [r0], -r8
    4d50:			; <UNDEFINED> instruction: 0xf8852201
    4d54:	blcc	4d09c <fchmod@plt+0x4b014>
    4d58:	andcc	pc, r0, r8, asr #17
    4d5c:			; <UNDEFINED> instruction: 0xf105e773
    4d60:			; <UNDEFINED> instruction: 0xf0080020
    4d64:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    4d68:	ldmdbmi	sp, {r1, r5, r6, r7, ip, lr, pc}
    4d6c:	ldmdami	sp, {r0, r2, r9, sp}
    4d70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4d74:	svc	0x0070f7fc
    4d78:	strmi	r2, [r4], -r1, lsl #2
    4d7c:			; <UNDEFINED> instruction: 0xf0054628
    4d80:	strmi	pc, [r1], -pc, ror #28
    4d84:			; <UNDEFINED> instruction: 0xf0064620
    4d88:			; <UNDEFINED> instruction: 0xe7d1f8b5
    4d8c:	andcs	r4, r5, #360448	; 0x58000
    4d90:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    4d94:			; <UNDEFINED> instruction: 0xf7fc4478
    4d98:	tstcs	r1, r0, ror #30
    4d9c:	strtmi	r4, [r8], -r4, lsl #12
    4da0:	cdp2	0, 5, cr15, cr14, cr5, {0}
    4da4:	strmi	r4, [r2], -r1, lsr #12
    4da8:			; <UNDEFINED> instruction: 0xf0014630
    4dac:			; <UNDEFINED> instruction: 0xe7b6ff91
    4db0:	andcs	r4, r5, #245760	; 0x3c000
    4db4:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    4db8:			; <UNDEFINED> instruction: 0xe7a24478
    4dbc:	svc	0x0058f7fc
    4dc0:	muleq	r2, r8, r1
    4dc4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4dc8:	andeq	r1, r2, lr, ror r1
    4dcc:	andeq	r1, r2, sl, ror #2
    4dd0:	andeq	fp, r0, lr, lsr #16
    4dd4:	andeq	r0, r0, r4, asr #4
    4dd8:	andeq	ip, r0, r2, ror #10
    4ddc:	andeq	sp, r0, r8, lsr #21
    4de0:	andeq	ip, r0, r0, asr r4
    4de4:	andeq	sp, r0, r6, lsr sl
    4de8:	andeq	ip, r0, r2, lsl #8
    4dec:	andeq	sp, r0, r4, lsl sl
    4df0:	andeq	ip, r0, sl, ror #8
    4df4:	strdeq	sp, [r0], -r0
    4df8:	blmi	1957790 <fchmod@plt+0x1955708>
    4dfc:	svcmi	0x00f0e92d
    4e00:	cfstrdmi	mvd4, [r4], #-488	; 0xfffffe18
    4e04:	ldmpl	r3, {r0, r1, r3, r4, r5, r7, ip, sp, pc}^
    4e08:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    4e0c:			; <UNDEFINED> instruction: 0xf04f9339
    4e10:	stmdavs	r3!, {r8, r9}^
    4e14:	vqdmulh.s<illegal width 8>	d18, d0, d1
    4e18:			; <UNDEFINED> instruction: 0xf10d8089
    4e1c:			; <UNDEFINED> instruction: 0x46480914
    4e20:	blx	fedc0e3c <fchmod@plt+0xfedbedb4>
    4e24:			; <UNDEFINED> instruction: 0xf86af009
    4e28:			; <UNDEFINED> instruction: 0xf7fda90c
    4e2c:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
    4e30:	bls	17bb68 <fchmod@plt+0x179ae0>
    4e34:	vstrle	s5, [r4, #-0]
    4e38:	ldrsblt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    4e3c:	bvs	30175c <fchmod@plt+0x2ff6d4>
    4e40:	beq	841978 <fchmod@plt+0x83f8f0>
    4e44:	ldrbtmi	r2, [fp], #1024	; 0x400
    4e48:			; <UNDEFINED> instruction: 0xf8539b06
    4e4c:	stmdbvs	fp!, {r2, r5, ip, lr}
    4e50:	ldmib	r5, {r0, r1, r5, r7, r8, r9, ip, sp, pc}^
    4e54:	b	159eb24 <fchmod@plt+0x159ca9c>
    4e58:			; <UNDEFINED> instruction: 0xd12f0307
    4e5c:	mvnscc	pc, #79	; 0x4f
    4e60:	msreq	CPSR_fs, r5, lsl #2
    4e64:	rscscc	pc, pc, #79	; 0x4f
    4e68:	stmib	r5, {r3, r5, r9, sl, lr}^
    4e6c:			; <UNDEFINED> instruction: 0x465a2332
    4e70:			; <UNDEFINED> instruction: 0xf854f009
    4e74:			; <UNDEFINED> instruction: 0xf7fc2100
    4e78:			; <UNDEFINED> instruction: 0xf1b0ef7e
    4e7c:	blle	706e84 <fchmod@plt+0x704dfc>
    4e80:	tstcs	r0, r4, asr #4
    4e84:			; <UNDEFINED> instruction: 0xf7fda827
    4e88:	blls	37eed0 <fchmod@plt+0x37ce48>
    4e8c:	ldrbmi	sl, [r1], -r2, lsr #20
    4e90:	stmib	sp, {r6, r9, sl, lr}^
    4e94:	ldrmi	r6, [lr], -r2, lsr #14
    4e98:	movwcs	r1, #6111	; 0x17df
    4e9c:	strvs	lr, [r4, -sp, asr #19]!
    4ea0:	strcs	r9, [r0], -r8, lsr #6
    4ea4:			; <UNDEFINED> instruction: 0xf7fc9626
    4ea8:	ldmdblt	r8, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4eac:			; <UNDEFINED> instruction: 0x232ce9dd
    4eb0:	teqcs	r2, #3227648	; 0x314000
    4eb4:			; <UNDEFINED> instruction: 0xf7fd4640
    4eb8:	bls	17f1e0 <fchmod@plt+0x17d158>
    4ebc:	addsmi	r3, r4, #16777216	; 0x1000000
    4ec0:	ldmdbmi	r6!, {r1, r6, r7, r8, r9, fp, ip, lr, pc}
    4ec4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    4ec8:	blx	feb40ee4 <fchmod@plt+0xfeb3ee5c>
    4ecc:	blcs	2bae8 <fchmod@plt+0x29a60>
    4ed0:	ldcmi	13, cr13, [r3, #-92]!	; 0xffffffa4
    4ed4:	strcs	sl, [r0], #-3591	; 0xfffff1f9
    4ed8:	and	r4, r3, sp, ror r4
    4edc:	strcc	r9, [r1], #-2821	; 0xfffff4fb
    4ee0:	ble	395958 <fchmod@plt+0x3938d0>
    4ee4:			; <UNDEFINED> instruction: 0xf8539b06
    4ee8:			; <UNDEFINED> instruction: 0xf7ff0024
    4eec:	stmdavs	fp!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    4ef0:	mvnsle	r2, r1, lsl #22
    4ef4:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    4ef8:			; <UNDEFINED> instruction: 0xff0cf005
    4efc:	addsmi	r9, ip, #5120	; 0x1400
    4f00:			; <UNDEFINED> instruction: 0x4c28dbf0
    4f04:			; <UNDEFINED> instruction: 0xf0054648
    4f08:	movwcs	pc, #6803	; 0x1a93	; <UNPREDICTABLE>
    4f0c:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    4f10:	addsmi	r7, sp, #35	; 0x23
    4f14:	bmi	938f8c <fchmod@plt+0x936f04>
    4f18:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    4f1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f20:	subsmi	r9, sl, r9, lsr fp
    4f24:	eorslt	sp, fp, pc, lsr #2
    4f28:	svchi	0x00f0e8bd
    4f2c:	blx	ff4c0f4a <fchmod@plt+0xff4beec2>
    4f30:	andcs	r4, r5, #491520	; 0x78000
    4f34:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    4f38:	strmi	r6, [r5], -r3, rrx
    4f3c:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    4f40:	mcr	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4f44:	strmi	r4, [r1], -sl, lsr #12
    4f48:			; <UNDEFINED> instruction: 0xf005a807
    4f4c:			; <UNDEFINED> instruction: 0xe764febf
    4f50:			; <UNDEFINED> instruction: 0xf005a807
    4f54:			; <UNDEFINED> instruction: 0xf002ff0b
    4f58:	smlabbcs	r5, fp, sl, pc	; <UNPREDICTABLE>
    4f5c:	tstls	r0, r5, lsl sl
    4f60:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
    4f64:			; <UNDEFINED> instruction: 0x46034479
    4f68:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    4f6c:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f70:			; <UNDEFINED> instruction: 0xf0029003
    4f74:	stmdbls	r3, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    4f78:	strtmi	r4, [r8], -r2, lsl #12
    4f7c:	svc	0x009cf7fc
    4f80:	rsbvs	r2, r3, r2, lsl #6
    4f84:			; <UNDEFINED> instruction: 0xf7fce7c7
    4f88:	svclt	0x0000ee74
    4f8c:			; <UNDEFINED> instruction: 0x00020fb4
    4f90:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f94:	andeq	r1, r2, r0, asr r4
    4f98:	andeq	fp, r0, r2, ror #12
    4f9c:			; <UNDEFINED> instruction: 0xfffffd13
    4fa0:	andeq	r1, r2, r0, lsl #7
    4fa4:	andeq	r1, r2, ip, asr #6
    4fa8:	muleq	r2, sl, lr
    4fac:	andeq	ip, r0, sl, ror #6
    4fb0:	andeq	sp, r0, sl, ror #16
    4fb4:	andeq	ip, r0, r6, asr r3
    4fb8:	andeq	ip, r0, r4, lsl #7
    4fbc:	andeq	sp, r0, lr, lsr r8
    4fc0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4fc4:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    4fc8:			; <UNDEFINED> instruction: 0x4770e716
    4fcc:	muleq	r2, r6, r2
    4fd0:	tstcs	r2, r3, lsl #22
    4fd4:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4fd8:	stmdblt	r2, {r0, r3, r4, r6, sp, lr}
    4fdc:	ldrbmi	lr, [r0, -ip, lsl #14]!
    4fe0:	andeq	r1, r2, r4, lsl #5
    4fe4:			; <UNDEFINED> instruction: 0x4614b5f8
    4fe8:			; <UNDEFINED> instruction: 0x461e4a19
    4fec:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    4ff0:			; <UNDEFINED> instruction: 0xff94f008
    4ff4:			; <UNDEFINED> instruction: 0xf7fe2100
    4ff8:			; <UNDEFINED> instruction: 0x4605fb19
    4ffc:	blx	d42ffe <fchmod@plt+0xd40f76>
    5000:	stmdavs	r2!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}^
    5004:	ldmibvs	r3, {r1, r2, r4, r8, ip, sp, pc}
    5008:	tstle	r7, lr, lsl r2
    500c:	ldmdavs	r0, {r0, r3, r5, r6, r7, fp, sp, lr}^
    5010:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5014:	andcs	r6, sl, r9, ror #17
    5018:	svc	0x00b6f7fc
    501c:	stccs	8, cr6, [r0], {36}	; 0x24
    5020:	strtmi	sp, [r8], -pc, ror #3
    5024:	blx	1443026 <fchmod@plt+0x1440f9e>
    5028:			; <UNDEFINED> instruction: 0xf7fe4628
    502c:	strtmi	pc, [r8], -r9, lsl #23
    5030:	blx	ff2c3032 <fchmod@plt+0xff2c0faa>
    5034:			; <UNDEFINED> instruction: 0xf7fe4628
    5038:			; <UNDEFINED> instruction: 0xf008fc1f
    503c:			; <UNDEFINED> instruction: 0xf000ff5f
    5040:	blmi	1432c4 <fchmod@plt+0x14123c>
    5044:			; <UNDEFINED> instruction: 0xf8872200
    5048:	ldrbtmi	r2, [fp], #-208	; 0xffffff30
    504c:	ldcllt	0, cr7, [r8, #104]!	; 0x68
    5050:			; <UNDEFINED> instruction: 0x0000b4ba
    5054:	andeq	r1, r2, lr, lsl #4
    5058:	addlt	fp, r2, r0, lsl r5
    505c:	tstls	r1, r4, lsl #12
    5060:	svc	0x003cf7fc
    5064:			; <UNDEFINED> instruction: 0xf0029901
    5068:			; <UNDEFINED> instruction: 0x4620fddf
    506c:	cdp2	0, 13, cr15, cr12, cr5, {0}
    5070:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    5074:	andlt	r6, r2, ip, lsl r0
    5078:	svclt	0x0000bd10
    507c:	andeq	r1, r2, lr, ror #3
    5080:	bmi	1d7ca0 <fchmod@plt+0x1d5c18>
    5084:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5088:	subsvs	r6, r8, r9, lsl r8
    508c:	ldrbmi	fp, [r0, -r1, lsl #2]!
    5090:	ldmdapl	r2, {r2, r8, fp, lr}^
    5094:	andsvs	r6, sl, r2, lsl r8
    5098:	svclt	0x00004770
    509c:	ldrdeq	r1, [r2], -ip
    50a0:	andeq	r0, r2, lr, lsr #26
    50a4:	andeq	r0, r0, r0, lsl #4
    50a8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    50ac:	andsmi	r6, r8, #5963776	; 0x5b0000
    50b0:	andcs	fp, r1, r4, lsl pc
    50b4:	ldrbmi	r2, [r0, -r0]!
    50b8:			; <UNDEFINED> instruction: 0x000211b6
    50bc:	bmi	6320fc <fchmod@plt+0x630074>
    50c0:	ldrlt	r4, [r0, #-2840]!	; 0xfffff4e8
    50c4:	cfldrsmi	mvf4, [r8], {122}	; 0x7a
    50c8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    50cc:	cfstrsls	mvf4, [r5, #-496]	; 0xfffffe10
    50d0:	movwls	r6, #6171	; 0x181b
    50d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50d8:	andsmi	r6, r8, #6488064	; 0x630000
    50dc:	bmi	4f9128 <fchmod@plt+0x4f70a0>
    50e0:	tstcs	r1, r3, lsl #12
    50e4:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    50e8:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    50ec:	tstcs	r1, r6, lsl #22
    50f0:	strtmi	r6, [sl], -r0, lsr #16
    50f4:			; <UNDEFINED> instruction: 0xf7fc9300
    50f8:	stmdavs	r1!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    50fc:			; <UNDEFINED> instruction: 0xf7fc200a
    5100:	bmi	300e18 <fchmod@plt+0x2fed90>
    5104:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5108:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    510c:	subsmi	r9, sl, r1, lsl #22
    5110:	andlt	sp, r2, r4, lsl #2
    5114:	ldrhtmi	lr, [r0], -sp
    5118:	ldrbmi	fp, [r0, -r3]!
    511c:	stc	7, cr15, [r8, #1008]!	; 0x3f0
    5120:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    5124:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5128:	muleq	r2, r4, r1
    512c:	andeq	ip, r0, lr, lsr #4
    5130:	andeq	r0, r2, lr, lsr #25
    5134:			; <UNDEFINED> instruction: 0x460cb510
    5138:	svc	0x002cf7fc
    513c:	blle	cf144 <fchmod@plt+0xcd0bc>
    5140:	ldcl	7, cr15, [r8], #1008	; 0x3f0
    5144:	vldrlt.16	s22, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
    5148:	andcs	r4, r5, #147456	; 0x24000
    514c:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    5150:			; <UNDEFINED> instruction: 0xf7fc4478
    5154:	strtmi	lr, [r1], -r2, lsl #27
    5158:	blx	12c1166 <fchmod@plt+0x12bf0de>
    515c:	andcs	r4, r5, #98304	; 0x18000
    5160:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    5164:			; <UNDEFINED> instruction: 0xf7fc4478
    5168:			; <UNDEFINED> instruction: 0x4621ed78
    516c:	blx	104117a <fchmod@plt+0x103f0f2>
    5170:	ldrdeq	ip, [r0], -r2
    5174:	andeq	sp, r0, r8, asr r6
    5178:	strdeq	ip, [r0], -r2
    517c:	andeq	sp, r0, r4, asr #12
    5180:			; <UNDEFINED> instruction: 0x4605b538
    5184:	stcl	7, cr15, [sl, #1008]!	; 0x3f0
    5188:	strmi	fp, [r4], -r0, asr #2
    518c:			; <UNDEFINED> instruction: 0xf7ff4629
    5190:			; <UNDEFINED> instruction: 0x4620ffd1
    5194:	ldrhtmi	lr, [r8], -sp
    5198:	svclt	0x0068f7fc
    519c:	andcs	r4, r5, #4, 18	; 0x10000
    51a0:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    51a4:			; <UNDEFINED> instruction: 0xf7fc4478
    51a8:			; <UNDEFINED> instruction: 0x4629ed58
    51ac:	blx	8411ba <fchmod@plt+0x83f132>
    51b0:	ldrdeq	ip, [r0], -r2
    51b4:	andeq	sp, r0, r4, lsl #12
    51b8:			; <UNDEFINED> instruction: 0xf002b510
    51bc:	msrcs	CPSR_fsxc, r5, lsr #24
    51c0:			; <UNDEFINED> instruction: 0xf7fc4604
    51c4:	ldrdlt	lr, [r8, -r0]!
    51c8:	andcs	r4, r0, #3145728	; 0x300000
    51cc:	andsvc	r4, sl, r0, lsr #12
    51d0:			; <UNDEFINED> instruction: 0xffd6f7ff
    51d4:	pop	{r5, r9, sl, lr}
    51d8:			; <UNDEFINED> instruction: 0xf7fc4010
    51dc:	svclt	0x0000bce9
    51e0:	mvnsmi	lr, sp, lsr #18
    51e4:			; <UNDEFINED> instruction: 0xf7fc4606
    51e8:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    51ec:	svcmi	0x0033d05c
    51f0:	ldrbtmi	r4, [pc], #-1541	; 51f8 <fchmod@plt+0x3170>
    51f4:			; <UNDEFINED> instruction: 0xf7fc4628
    51f8:	movwlt	lr, #36546	; 0x8ec2
    51fc:			; <UNDEFINED> instruction: 0xf1007cc3
    5200:	blcs	b85a54 <fchmod@plt+0xb839cc>
    5204:	stclvc	0, cr13, [r3], {37}	; 0x25
    5208:	eorle	r2, r8, lr, lsr #22
    520c:			; <UNDEFINED> instruction: 0x46384631
    5210:			; <UNDEFINED> instruction: 0xff84f005
    5214:	strmi	r2, [r0], r1, lsl #2
    5218:	stc	7, cr15, [ip, #1008]!	; 0x3f0
    521c:	blle	94ca34 <fchmod@plt+0x94a9ac>
    5220:	stc	7, cr15, [r8], {252}	; 0xfc
    5224:	teqle	r5, r0, lsl #16
    5228:			; <UNDEFINED> instruction: 0xf7fc4620
    522c:	bllt	e40e6c <fchmod@plt+0xe3ede4>
    5230:			; <UNDEFINED> instruction: 0xf7fc4640
    5234:	strtmi	lr, [r8], -r0, asr #25
    5238:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    523c:	bicsle	r2, sp, r0, lsl #16
    5240:	ldrtmi	r4, [r1], -r8, lsr #12
    5244:			; <UNDEFINED> instruction: 0xff76f7ff
    5248:	pop	{r3, r5, r9, sl, lr}
    524c:			; <UNDEFINED> instruction: 0xf7fc41f0
    5250:	ldmdavc	r3, {r0, r2, r3, r8, r9, sl, fp, ip, sp, pc}^
    5254:	sbcle	r2, sp, r0, lsl #22
    5258:	blcs	ba456c <fchmod@plt+0xba24e4>
    525c:	ldmdavc	r3, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    5260:	bicsle	r2, r3, lr, lsr #22
    5264:	blcs	234b8 <fchmod@plt+0x21430>
    5268:	strb	sp, [pc, r4, asr #1]
    526c:	andcs	r4, r5, #20, 18	; 0x50000
    5270:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    5274:			; <UNDEFINED> instruction: 0xf7fc4478
    5278:			; <UNDEFINED> instruction: 0x4641ecf0
    527c:	blx	fee41288 <fchmod@plt+0xfee3f200>
    5280:	andcs	r4, r5, #278528	; 0x44000
    5284:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    5288:			; <UNDEFINED> instruction: 0xf7fc4478
    528c:	strbmi	lr, [r1], -r6, ror #25
    5290:	blx	febc129c <fchmod@plt+0xfebbf214>
    5294:	andcs	r4, r5, #229376	; 0x38000
    5298:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    529c:			; <UNDEFINED> instruction: 0xf7fc4478
    52a0:			; <UNDEFINED> instruction: 0x4641ecdc
    52a4:	blx	fe9412b0 <fchmod@plt+0xfe93f228>
    52a8:	andcs	r4, r5, #180224	; 0x2c000
    52ac:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    52b0:			; <UNDEFINED> instruction: 0xf7fc4478
    52b4:			; <UNDEFINED> instruction: 0x4631ecd2
    52b8:	blx	fe6c12c4 <fchmod@plt+0xfe6bf23c>
    52bc:	andeq	fp, r0, sl, asr #17
    52c0:	andeq	sl, r0, sl, lsl pc
    52c4:	andeq	sp, r0, r4, lsr r5
    52c8:	andeq	sl, r0, sl, ror pc
    52cc:	andeq	sp, r0, r0, lsr #10
    52d0:	andeq	sl, r0, sl, asr #30
    52d4:	andeq	sp, r0, ip, lsl #10
    52d8:	andeq	ip, r0, r6, asr #1
    52dc:	strdeq	sp, [r0], -r8
    52e0:	ldrblt	r6, [r0, #-2058]!	; 0xfffff7f6
    52e4:	ldmdavs	r6, {r1, r7, ip, sp, pc}^
    52e8:	ldrbeq	fp, [fp, lr, lsr #6]
    52ec:	strle	r4, [sl], #-1541	; 0xfffff9fb
    52f0:			; <UNDEFINED> instruction: 0xf7fc4630
    52f4:			; <UNDEFINED> instruction: 0x4631ed94
    52f8:	strtmi	r4, [r8], -r2, lsl #12
    52fc:	pop	{r1, ip, sp, pc}
    5300:			; <UNDEFINED> instruction: 0xf0074070
    5304:			; <UNDEFINED> instruction: 0x460cbd95
    5308:	andcs	r4, r9, #245760	; 0x3c000
    530c:			; <UNDEFINED> instruction: 0xf0074479
    5310:	stmdavs	r3!, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    5314:			; <UNDEFINED> instruction: 0x46086859
    5318:			; <UNDEFINED> instruction: 0xf7fc9101
    531c:	stmdbls	r1, {r7, r8, sl, fp, sp, lr, pc}
    5320:	strtmi	r4, [r8], -r2, lsl #12
    5324:	stc2	0, cr15, [r4, #28]
    5328:	tstcs	sl, r8, lsr #12
    532c:	pop	{r1, ip, sp, pc}
    5330:			; <UNDEFINED> instruction: 0xf0074070
    5334:	blmi	1746a0 <fchmod@plt+0x172618>
    5338:	bmi	14d838 <fchmod@plt+0x14b7b0>
    533c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    5340:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5344:			; <UNDEFINED> instruction: 0xf96ef001
    5348:	andeq	ip, r0, r0, asr #1
    534c:	andeq	ip, r0, lr, asr r0
    5350:	andeq	ip, r0, r8, lsr #8
    5354:	andeq	ip, r0, lr, rrx
    5358:			; <UNDEFINED> instruction: 0xf102b570
    535c:	strmi	r0, [r5], -ip, lsr #8
    5360:			; <UNDEFINED> instruction: 0x4620461e
    5364:	cdp2	0, 7, cr15, cr8, cr7, {0}
    5368:	ldrbeq	fp, [r3, r8, asr #3]!
    536c:	strtmi	sp, [r1], -r6, lsl #8
    5370:	andcs	r4, r1, #40, 12	; 0x2800000
    5374:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5378:	bllt	fe4c1390 <fchmod@plt+0xfe4bf308>
    537c:	strtmi	r4, [r8], -r8, lsl #18
    5380:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    5384:	ldc2l	0, cr15, [r4, #-28]	; 0xffffffe4
    5388:	strtmi	r4, [r8], -r1, lsr #12
    538c:			; <UNDEFINED> instruction: 0xf0042201
    5390:	strtmi	pc, [r8], -r7, lsl #23
    5394:	pop	{r1, r3, r8, sp}
    5398:			; <UNDEFINED> instruction: 0xf0074070
    539c:	ldcllt	12, cr11, [r0, #-660]!	; 0xfffffd6c
    53a0:	andeq	ip, r0, r6, asr r0
    53a4:			; <UNDEFINED> instruction: 0x460cb5f8
    53a8:	addsmi	r3, r1, #44, 2
    53ac:	ldcllt	0, cr13, [r8]
    53b0:	streq	pc, [r0, -r4, lsl #2]!
    53b4:	ldrmi	r4, [sp], -r6, lsl #12
    53b8:			; <UNDEFINED> instruction: 0xf0074638
    53bc:	stmdacs	r0, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    53c0:	stmdbvs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    53c4:	blcs	d234 <fchmod@plt+0xb1ac>
    53c8:	bcs	75030 <fchmod@plt+0x72fa8>
    53cc:	strbeq	sp, [fp, pc, ror #19]!
    53d0:	ldrtmi	sp, [r9], -r6, lsl #8
    53d4:	andcs	r4, r1, #48, 12	; 0x3000000
    53d8:	ldrhtmi	lr, [r8], #141	; 0x8d
    53dc:	bllt	18413f4 <fchmod@plt+0x183f36c>
    53e0:	ldrtmi	r4, [r0], -r8, lsl #18
    53e4:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    53e8:	stc2	0, cr15, [r2, #-28]!	; 0xffffffe4
    53ec:			; <UNDEFINED> instruction: 0x46304639
    53f0:			; <UNDEFINED> instruction: 0xf0042201
    53f4:			; <UNDEFINED> instruction: 0x4630fb55
    53f8:	pop	{r1, r3, r8, sp}
    53fc:			; <UNDEFINED> instruction: 0xf00740f8
    5400:	svclt	0x0000bc73
    5404:	strdeq	fp, [r0], -lr
    5408:	svclt	0x00004770
    540c:	stmibvs	ip, {r3, r4, r5, r8, sl, ip, sp, pc}^
    5410:	stmdavc	r2!, {r2, r3, r8, ip, sp, pc}
    5414:			; <UNDEFINED> instruction: 0xbd38b902
    5418:			; <UNDEFINED> instruction: 0x460507db
    541c:	strtmi	sp, [r0], -r9, lsl #8
    5420:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    5424:	strmi	r4, [r2], -r1, lsr #12
    5428:	pop	{r3, r5, r9, sl, lr}
    542c:			; <UNDEFINED> instruction: 0xf0074038
    5430:	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
    5434:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    5438:	ldc2l	0, cr15, [sl], #28
    543c:			; <UNDEFINED> instruction: 0xf7fc4620
    5440:	strtmi	lr, [r1], -lr, ror #25
    5444:	strtmi	r4, [r8], -r2, lsl #12
    5448:	ldc2l	0, cr15, [r2], #28
    544c:	tstcs	sl, r8, lsr #12
    5450:	ldrhtmi	lr, [r8], -sp
    5454:	mcrrlt	0, 0, pc, r8, cr7	; <UNPREDICTABLE>
    5458:	andeq	fp, r0, r2, asr #31
    545c:	addlt	fp, r3, r0, lsr r5
    5460:	stmdbls	r6, {r2, r9, sl, lr}
    5464:	ldmdapl	r5, {r3, r8, fp, sp, lr}
    5468:	stmdavc	sl!, {r0, r2, r3, r8, ip, sp, pc}
    546c:	andlt	fp, r3, sl, lsl #18
    5470:			; <UNDEFINED> instruction: 0x07dbbd30
    5474:	strtmi	sp, [r8], -sl, lsl #8
    5478:	ldcl	7, cr15, [r0], {252}	; 0xfc
    547c:	strmi	r4, [r2], -r9, lsr #12
    5480:	andlt	r4, r3, r0, lsr #12
    5484:	ldrhtmi	lr, [r0], -sp
    5488:	ldcllt	0, cr15, [r2], {7}
    548c:	strmi	r6, [r8], -r9, lsl #16
    5490:			; <UNDEFINED> instruction: 0xf7fc9101
    5494:	stmdbls	r1, {r2, r6, r7, sl, fp, sp, lr, pc}
    5498:	strtmi	r4, [r0], -r2, lsl #12
    549c:	stc2l	0, cr15, [r8], {7}
    54a0:	andcs	r4, r2, #163840	; 0x28000
    54a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    54a8:	stc2l	0, cr15, [r2], {7}
    54ac:			; <UNDEFINED> instruction: 0xf7fc4628
    54b0:			; <UNDEFINED> instruction: 0x4629ecb6
    54b4:	strtmi	r4, [r0], -r2, lsl #12
    54b8:	ldc2	0, cr15, [sl], #28
    54bc:	tstcs	sl, r0, lsr #12
    54c0:	pop	{r0, r1, ip, sp, pc}
    54c4:			; <UNDEFINED> instruction: 0xf0074030
    54c8:	svclt	0x0000bc0f
    54cc:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    54d0:			; <UNDEFINED> instruction: 0xf101b5f0
    54d4:	addlt	r0, r3, ip, ror #8
    54d8:	mcrls	2, 0, r4, cr8, cr4, {4}
    54dc:	andlt	sp, r3, r1
    54e0:			; <UNDEFINED> instruction: 0xf8d1bdf0
    54e4:	stccs	0, cr4, [r0], {176}	; 0xb0
    54e8:	ldmdbvs	r2!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    54ec:	bcs	1b77c <fchmod@plt+0x196f4>
    54f0:			; <UNDEFINED> instruction: 0xf013d0f5
    54f4:	strmi	r0, [r5], -r1, lsl #14
    54f8:			; <UNDEFINED> instruction: 0x2120d11a
    54fc:			; <UNDEFINED> instruction: 0xf0074628
    5500:	ldmdbvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5504:	strmi	r5, [r8], -r1, ror #17
    5508:			; <UNDEFINED> instruction: 0xf7fc9101
    550c:	stmdbls	r1, {r3, r7, sl, fp, sp, lr, pc}
    5510:	strtmi	r4, [r8], -r2, lsl #12
    5514:	stc2	0, cr15, [ip], {7}
    5518:	stccs	8, cr6, [r0], {36}	; 0x24
    551c:	svccs	0x0000d1ed
    5520:			; <UNDEFINED> instruction: 0x4628d0dd
    5524:	andlt	r2, r3, sl, lsl #2
    5528:	ldrhtmi	lr, [r0], #141	; 0x8d
    552c:	bllt	ff741550 <fchmod@plt+0xff73f4c8>
    5530:			; <UNDEFINED> instruction: 0x46086831
    5534:			; <UNDEFINED> instruction: 0xf7fc9101
    5538:	stmdbls	r1, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    553c:	strtmi	r4, [r8], -r2, lsl #12
    5540:	ldc2l	0, cr15, [r6], #-28	; 0xffffffe4
    5544:			; <UNDEFINED> instruction: 0x4628213a
    5548:	blx	ff3c156e <fchmod@plt+0xff3bf4e6>
    554c:	svclt	0x0000e7d5
    5550:	addlt	fp, r3, r0, lsr r5
    5554:	stmdbls	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl}
    5558:	vldrpl.16	s13, [r2, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
    555c:	cmnlt	r2, #125829120	; 0x7800000
    5560:	strmi	r6, [r4], -r9, lsl #16
    5564:	tstls	r1, r8, lsl #12
    5568:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    556c:	strmi	r9, [r2], -r1, lsl #18
    5570:			; <UNDEFINED> instruction: 0xf0074620
    5574:	ldmdbmi	r3, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    5578:	andcs	r4, r2, #32, 12	; 0x2000000
    557c:			; <UNDEFINED> instruction: 0xf0074479
    5580:	ldmdbmi	r1, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    5584:	andcs	r4, r3, #32, 12	; 0x2000000
    5588:			; <UNDEFINED> instruction: 0xf0074479
    558c:			; <UNDEFINED> instruction: 0x4620fc51
    5590:	andlt	r2, r3, sl, lsl #2
    5594:	ldrhtmi	lr, [r0], -sp
    5598:	bllt	fe9c15bc <fchmod@plt+0xfe9bf534>
    559c:	stmdbmi	fp, {r1, r3, r4, r5, r8, ip, sp, pc}
    55a0:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    55a4:	pop	{r0, r1, ip, sp, pc}
    55a8:			; <UNDEFINED> instruction: 0xf0074030
    55ac:	stmdbmi	r8, {r0, r6, sl, fp, ip, sp, pc}
    55b0:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    55b4:	pop	{r0, r1, ip, sp, pc}
    55b8:			; <UNDEFINED> instruction: 0xf0074030
    55bc:	andlt	fp, r3, r9, lsr ip
    55c0:	svclt	0x0000bd30
    55c4:	andeq	fp, r0, r0, asr #29
    55c8:	andeq	fp, r0, ip, ror lr
    55cc:	andeq	fp, r0, r2, ror #28
    55d0:	andeq	fp, r0, r6, asr lr
    55d4:	addlt	fp, r2, r0, ror r5
    55d8:	stcmi	6, cr4, [r1, #-16]!
    55dc:	ldrbeq	r9, [fp, r6, lsl #18]
    55e0:	stmdbvs	r8, {r0, r2, r3, r4, r5, r6, sl, lr}
    55e4:	strle	r5, [r7, #-2070]!	; 0xfffff7ea
    55e8:	eorsle	r2, r7, r0, lsl #28
    55ec:	strmi	r6, [r8], -r9, lsl #16
    55f0:			; <UNDEFINED> instruction: 0xf7fc9101
    55f4:	stmdbls	r1, {r2, r4, sl, fp, sp, lr, pc}
    55f8:	strtmi	r4, [r0], -r2, lsl #12
    55fc:	ldc2	0, cr15, [r8], {7}
    5600:	andcs	r4, r2, #24, 18	; 0x60000
    5604:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5608:	ldc2	0, cr15, [r2], {7}
    560c:	blx	ce246 <fchmod@plt+0xcc1be>
    5610:	blmi	582e30 <fchmod@plt+0x580da8>
    5614:	ldmibpl	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5618:	tstls	r1, r8, lsl #12
    561c:	bl	fffc3614 <fchmod@plt+0xfffc158c>
    5620:	strmi	r9, [r2], -r1, lsl #18
    5624:			; <UNDEFINED> instruction: 0xf0074620
    5628:	strtmi	pc, [r0], -r3, lsl #24
    562c:	andlt	r2, r2, sl, lsl #2
    5630:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5634:	bllt	1641658 <fchmod@plt+0x163f5d0>
    5638:	bmi	2ce270 <fchmod@plt+0x2cc1e8>
    563c:			; <UNDEFINED> instruction: 0xf606fb03
    5640:	ldmibpl	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    5644:	tstls	r1, r8, lsl #12
    5648:	bl	ffa43640 <fchmod@plt+0xffa415b8>
    564c:	strmi	r9, [r2], -r1, lsl #18
    5650:	andlt	r4, r2, r0, lsr #12
    5654:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5658:	bllt	ffac167c <fchmod@plt+0xffabf5f4>
    565c:	ldcllt	0, cr11, [r0, #-8]!
    5660:	ldrdeq	r0, [r2], -r4
    5664:	andeq	fp, r0, r6, lsr lr
    5668:	andeq	r0, r0, ip, lsr #4
    566c:			; <UNDEFINED> instruction: 0x4614b530
    5670:	ldrdlt	r6, [r3], r2
    5674:	stmdals	r6, {r0, r2, r9, sl, lr}
    5678:	ldmvs	r1, {r1, r3, r7, r8, ip, sp, pc}
    567c:	stmdble	lr, {r0, r8, fp, sp}
    5680:	strle	r0, [lr], #-2011	; 0xfffff825
    5684:			; <UNDEFINED> instruction: 0x46086851
    5688:			; <UNDEFINED> instruction: 0xf7fc9101
    568c:	stmdbls	r1, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    5690:	strtmi	r4, [r8], -r2, lsl #12
    5694:	pop	{r0, r1, ip, sp, pc}
    5698:			; <UNDEFINED> instruction: 0xf0074030
    569c:	andlt	fp, r3, r9, asr #23
    56a0:	stmdavs	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
    56a4:	tstls	r1, r8, lsl #12
    56a8:	bl	fee436a0 <fchmod@plt+0xfee41618>
    56ac:	strmi	r9, [r2], -r1, lsl #18
    56b0:			; <UNDEFINED> instruction: 0xf0074628
    56b4:	stmdbmi	ip, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    56b8:	strtmi	r2, [r8], -r2, lsl #4
    56bc:			; <UNDEFINED> instruction: 0xf0074479
    56c0:	stmiavs	r3!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    56c4:			; <UNDEFINED> instruction: 0x46086859
    56c8:			; <UNDEFINED> instruction: 0xf7fc9101
    56cc:	stmdbls	r1, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    56d0:	strtmi	r4, [r8], -r2, lsl #12
    56d4:	blx	feb416fa <fchmod@plt+0xfeb3f672>
    56d8:	tstcs	sl, r8, lsr #12
    56dc:	pop	{r0, r1, ip, sp, pc}
    56e0:			; <UNDEFINED> instruction: 0xf0074030
    56e4:	svclt	0x0000bb01
    56e8:	andeq	fp, r0, r0, lsl #27
    56ec:			; <UNDEFINED> instruction: 0x460cb530
    56f0:	addlt	r6, r5, r9, asr #18
    56f4:	eorsle	r2, r0, r6, lsl #18
    56f8:			; <UNDEFINED> instruction: 0x07dbdc31
    56fc:	ldrle	r4, [r1], #-1541	; 0xfffff9fb
    5700:			; <UNDEFINED> instruction: 0xf0054620
    5704:			; <UNDEFINED> instruction: 0x4601fa11
    5708:	tstls	r3, r0, lsr #12
    570c:	blx	341728 <fchmod@plt+0x33f6a0>
    5710:	bl	fe143708 <fchmod@plt+0xfe141680>
    5714:	strmi	r9, [r2], -r3, lsl #18
    5718:	andlt	r4, r5, r8, lsr #12
    571c:	ldrhtmi	lr, [r0], -sp
    5720:	bllt	fe1c1744 <fchmod@plt+0xfe1bf6bc>
    5724:	andcs	r4, sl, #376832	; 0x5c000
    5728:			; <UNDEFINED> instruction: 0xf0074479
    572c:	strtmi	pc, [r0], -r1, lsl #23
    5730:			; <UNDEFINED> instruction: 0xf9faf005
    5734:	strtmi	r4, [r0], -r1, lsl #12
    5738:			; <UNDEFINED> instruction: 0xf0059103
    573c:			; <UNDEFINED> instruction: 0xf7fcf9f5
    5740:	stmdbls	r3, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    5744:	strtmi	r4, [r8], -r2, lsl #12
    5748:	blx	1cc176e <fchmod@plt+0x1cbf6e6>
    574c:	tstcs	sl, r8, lsr #12
    5750:	pop	{r0, r2, ip, sp, pc}
    5754:			; <UNDEFINED> instruction: 0xf0074030
    5758:	andlt	fp, r5, r7, asr #21
    575c:			; <UNDEFINED> instruction: 0x4611bd30
    5760:	andcs	r4, r3, #32, 12	; 0x2000000
    5764:			; <UNDEFINED> instruction: 0xf934f005
    5768:	blmi	1dfcf8 <fchmod@plt+0x1ddc70>
    576c:	ldrbtmi	r2, [fp], #-494	; 0xfffffe12
    5770:	andeq	lr, r0, #3358720	; 0x334000
    5774:	andeq	pc, r8, #-1073741824	; 0xc0000000
    5778:	blmi	157790 <fchmod@plt+0x155708>
    577c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    5780:			; <UNDEFINED> instruction: 0xff50f000
    5784:	andeq	fp, r0, ip, lsl #26
    5788:	strdeq	fp, [r0], -sl
    578c:	andeq	fp, r0, r4, lsr ip
    5790:	andeq	fp, r0, lr, lsl #25
    5794:			; <UNDEFINED> instruction: 0xf101b570
    5798:	adcsmi	r0, r2, #44, 12	; 0x2c00000
    579c:	andle	fp, r1, r4, lsl #1
    57a0:	ldcllt	0, cr11, [r0, #-16]!
    57a4:	stmvs	r9, {r2, r3, r9, sl, lr}
    57a8:	vmla.i8	d2, d0, d4
    57ac:	stmiavs	r1!, {r2, r3, r8, pc}^
    57b0:	vmla.i8	d2, d0, d1
    57b4:			; <UNDEFINED> instruction: 0x4605811c
    57b8:	stmdacs	r7, {r5, r8, fp, sp, lr}
    57bc:	mrshi	pc, (UNDEF: 99)	; <UNPREDICTABLE>
    57c0:			; <UNDEFINED> instruction: 0xf000e8df
    57c4:	streq	r4, [r4], #-1092	; 0xfffffbbc
    57c8:	orrvs	sl, r2, #4, 4	; 0x40000000
    57cc:	ldrdne	pc, [r0], #132	; 0x84
    57d0:			; <UNDEFINED> instruction: 0xf0402900
    57d4:	ldrbeq	r8, [fp, r0, lsr #2]
    57d8:	adcshi	pc, r3, r0, lsl #2
    57dc:			; <UNDEFINED> instruction: 0xf0054620
    57e0:			; <UNDEFINED> instruction: 0x4601f979
    57e4:	tstls	r3, r0, lsr #12
    57e8:			; <UNDEFINED> instruction: 0xf974f005
    57ec:	bl	5c37e4 <fchmod@plt+0x5c175c>
    57f0:	strmi	r9, [r2], -r3, lsl #18
    57f4:			; <UNDEFINED> instruction: 0xf0074628
    57f8:	msrcs	LR_irq, fp
    57fc:			; <UNDEFINED> instruction: 0xf0074628
    5800:			; <UNDEFINED> instruction: 0x4620fa73
    5804:			; <UNDEFINED> instruction: 0xf974f005
    5808:	strtmi	r4, [r0], -r1, lsl #12
    580c:			; <UNDEFINED> instruction: 0xf0059103
    5810:			; <UNDEFINED> instruction: 0xf7fcf96f
    5814:	stmdbls	r3, {r2, r8, r9, fp, sp, lr, pc}
    5818:	strtmi	r4, [r8], -r2, lsl #12
    581c:	blx	241842 <fchmod@plt+0x23f7ba>
    5820:	strtmi	r2, [r8], -r0, lsr #2
    5824:	blx	1841848 <fchmod@plt+0x183f7c0>
    5828:			; <UNDEFINED> instruction: 0xf0054620
    582c:	strmi	pc, [r1], -pc, ror #18
    5830:	tstls	r3, r0, lsr #12
    5834:			; <UNDEFINED> instruction: 0xf96af005
    5838:	b	ffc43830 <fchmod@plt+0xffc417a8>
    583c:	strmi	r9, [r2], -r3, lsl #18
    5840:	andlt	r4, r4, r8, lsr #12
    5844:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5848:	blt	ffcc186c <fchmod@plt+0xffcbf7e4>
    584c:	ldrdne	pc, [r0], #132	; 0x84
    5850:			; <UNDEFINED> instruction: 0xf8d4b919
    5854:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    5858:			; <UNDEFINED> instruction: 0x4611d0bd
    585c:	andcs	r4, r3, #32, 12	; 0x2000000
    5860:			; <UNDEFINED> instruction: 0xf8b6f005
    5864:	strtmi	r4, [r0], -r3, lsl #12
    5868:			; <UNDEFINED> instruction: 0xf005461c
    586c:	blmi	1f43db0 <fchmod@plt+0x1f41d28>
    5870:	tstne	fp, r0, asr #4	; <UNPREDICTABLE>
    5874:			; <UNDEFINED> instruction: 0xf103447b
    5878:	blmi	1e860d0 <fchmod@plt+0x1e84048>
    587c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5880:	ldmdami	r9!, {lr}^
    5884:			; <UNDEFINED> instruction: 0xf0004478
    5888:			; <UNDEFINED> instruction: 0xf8d4fecd
    588c:	ldmdblt	r9, {r6, r7, ip}
    5890:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    5894:	addsle	r2, lr, r0, lsl #18
    5898:			; <UNDEFINED> instruction: 0x46204611
    589c:			; <UNDEFINED> instruction: 0xf0052203
    58a0:			; <UNDEFINED> instruction: 0x4603f897
    58a4:	ldrmi	r4, [ip], -r0, lsr #12
    58a8:			; <UNDEFINED> instruction: 0xf930f005
    58ac:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q15.5>
    58b0:	ldrbtmi	r1, [fp], #-289	; 0xfffffedf
    58b4:	andseq	pc, r4, #-1073741824	; 0xc0000000
    58b8:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    58bc:	andmi	lr, r0, sp, asr #19
    58c0:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    58c4:	cdp2	0, 10, cr15, cr14, cr0, {0}
    58c8:	ldrdne	pc, [r0], #132	; 0x84
    58cc:			; <UNDEFINED> instruction: 0xf8d4b121
    58d0:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    58d4:	svcge	0x007ff43f
    58d8:			; <UNDEFINED> instruction: 0x46204611
    58dc:			; <UNDEFINED> instruction: 0xf0052203
    58e0:			; <UNDEFINED> instruction: 0x4603f877
    58e4:	ldrmi	r4, [ip], -r0, lsr #12
    58e8:			; <UNDEFINED> instruction: 0xf910f005
    58ec:			; <UNDEFINED> instruction: 0xf44f4b62
    58f0:	ldrbtmi	r7, [fp], #-398	; 0xfffffe72
    58f4:	andseq	pc, r4, #-1073741824	; 0xc0000000
    58f8:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    58fc:	andmi	lr, r0, sp, asr #19
    5900:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    5904:	cdp2	0, 8, cr15, cr14, cr0, {0}
    5908:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    590c:			; <UNDEFINED> instruction: 0xf47f2900
    5910:	ldrmi	sl, [r1], -r2, ror #30
    5914:	andcs	r4, r3, #32, 12	; 0x2000000
    5918:			; <UNDEFINED> instruction: 0xf85af005
    591c:	strtmi	r4, [r0], -r3, lsl #12
    5920:			; <UNDEFINED> instruction: 0xf005461c
    5924:	blmi	1603cf8 <fchmod@plt+0x1601c70>
    5928:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    592c:			; <UNDEFINED> instruction: 0xf103447b
    5930:	blmi	1546188 <fchmod@plt+0x1544100>
    5934:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5938:	ldmdami	r4, {lr}^
    593c:			; <UNDEFINED> instruction: 0xf0004478
    5940:	ldmdbmi	r3, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    5944:	strtmi	r2, [r8], -r8, lsl #4
    5948:			; <UNDEFINED> instruction: 0xf0074479
    594c:			; <UNDEFINED> instruction: 0x4620fa71
    5950:			; <UNDEFINED> instruction: 0xf8c0f005
    5954:	strtmi	r4, [r0], -r1, lsl #12
    5958:			; <UNDEFINED> instruction: 0xf0059103
    595c:			; <UNDEFINED> instruction: 0xf7fcf8bb
    5960:	stmdbls	r3, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    5964:	strtmi	r4, [r8], -r2, lsl #12
    5968:	blx	18c198c <fchmod@plt+0x18bf904>
    596c:	strtmi	r2, [r8], -r0, lsr #2
    5970:			; <UNDEFINED> instruction: 0xf9baf007
    5974:			; <UNDEFINED> instruction: 0xf0054620
    5978:			; <UNDEFINED> instruction: 0x4601f8bb
    597c:	tstls	r3, r0, lsr #12
    5980:			; <UNDEFINED> instruction: 0xf8b6f005
    5984:	b	12c397c <fchmod@plt+0x12c18f4>
    5988:	strmi	r9, [r2], -r3, lsl #18
    598c:			; <UNDEFINED> instruction: 0xf0074628
    5990:	msrcs	R8_usr, pc
    5994:			; <UNDEFINED> instruction: 0xf0074628
    5998:	strtmi	pc, [r0], -r7, lsr #19
    599c:			; <UNDEFINED> instruction: 0xf8b6f005
    59a0:	strtmi	r4, [r0], -r1, lsl #12
    59a4:			; <UNDEFINED> instruction: 0xf0059103
    59a8:			; <UNDEFINED> instruction: 0xf7fcf8b1
    59ac:	stmdbls	r3, {r3, r4, r5, r9, fp, sp, lr, pc}
    59b0:	strtmi	r4, [r8], -r2, lsl #12
    59b4:	blx	f419d8 <fchmod@plt+0xf3f950>
    59b8:	tstcs	sl, r8, lsr #12
    59bc:	pop	{r2, ip, sp, pc}
    59c0:			; <UNDEFINED> instruction: 0xf0074070
    59c4:			; <UNDEFINED> instruction: 0x4611b991
    59c8:	andcs	r4, r3, #32, 12	; 0x2000000
    59cc:			; <UNDEFINED> instruction: 0xf800f005
    59d0:	blmi	c1fc60 <fchmod@plt+0xc1dbd8>
    59d4:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    59d8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    59dc:			; <UNDEFINED> instruction: 0xf1030200
    59e0:	stmdami	sp!, {r2, r4, r9}
    59e4:	ldrbtmi	r4, [r8], #-2861	; 0xfffff4d3
    59e8:			; <UNDEFINED> instruction: 0xf000447b
    59ec:			; <UNDEFINED> instruction: 0x4611fe1b
    59f0:	andcs	r4, r3, #32, 12	; 0x2000000
    59f4:			; <UNDEFINED> instruction: 0xffecf004
    59f8:	blmi	a5fd88 <fchmod@plt+0xa5dd00>
    59fc:	orrvc	pc, r2, pc, asr #8
    5a00:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5a04:			; <UNDEFINED> instruction: 0xf1030200
    5a08:	stmdami	r6!, {r2, r4, r9}
    5a0c:	ldrbtmi	r4, [r8], #-2854	; 0xfffff4da
    5a10:			; <UNDEFINED> instruction: 0xf000447b
    5a14:	ldrmi	pc, [r1], -r7, lsl #28
    5a18:	andcs	r4, r3, #32, 12	; 0x2000000
    5a1c:			; <UNDEFINED> instruction: 0xffd8f004
    5a20:	strtmi	r4, [r0], -r3, lsl #12
    5a24:			; <UNDEFINED> instruction: 0xf005461c
    5a28:	blmi	843bf4 <fchmod@plt+0x841b6c>
    5a2c:	orrvc	pc, r9, pc, asr #8
    5a30:			; <UNDEFINED> instruction: 0xf103447b
    5a34:	blmi	78628c <fchmod@plt+0x784204>
    5a38:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5a3c:	ldmdami	sp, {lr}
    5a40:			; <UNDEFINED> instruction: 0xf0004478
    5a44:	bmi	745208 <fchmod@plt+0x743180>
    5a48:	msrne	SP_usr, r0
    5a4c:	andls	r4, r0, fp, lsl fp
    5a50:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
    5a54:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
    5a58:			; <UNDEFINED> instruction: 0xf0004478
    5a5c:	svclt	0x0000fde3
    5a60:	strdeq	fp, [r0], -r4
    5a64:	andeq	fp, r0, r4, lsl ip
    5a68:	andeq	fp, r0, ip, lsr #22
    5a6c:			; <UNDEFINED> instruction: 0x0000beb6
    5a70:	ldrdeq	fp, [r0], -r6
    5a74:	andeq	fp, r0, lr, ror #21
    5a78:	andeq	fp, r0, r6, ror lr
    5a7c:	andeq	fp, r0, lr, lsr #24
    5a80:	andeq	fp, r0, lr, lsr #21
    5a84:	andeq	fp, r0, ip, lsr lr
    5a88:	andeq	fp, r0, r4, asr #23
    5a8c:	andeq	fp, r0, r4, ror sl
    5a90:	andeq	fp, r0, r8, lsr ip
    5a94:	muleq	r0, r0, sp
    5a98:	andeq	fp, r0, sl, asr #19
    5a9c:	andeq	fp, r0, r8, asr sl
    5aa0:	andeq	fp, r0, r8, ror #26
    5aa4:	andeq	fp, r0, r2, lsr #19
    5aa8:	andeq	fp, r0, r8, asr sl
    5aac:	andeq	fp, r0, r8, lsr sp
    5ab0:	muleq	r0, r0, sl
    5ab4:	andeq	fp, r0, r0, ror r9
    5ab8:	andeq	fp, r0, r8, lsl sp
    5abc:	andeq	fp, r0, lr, lsl #22
    5ac0:	andeq	fp, r0, r8, asr r9
    5ac4:	mvnsmi	lr, #737280	; 0xb4000
    5ac8:	stmvs	ip, {r0, r2, r7, ip, sp, pc}
    5acc:	rsbsle	r2, r0, r0, lsl #24
    5ad0:	strmi	r4, [lr], -r5, asr #30
    5ad4:			; <UNDEFINED> instruction: 0x9114f8df
    5ad8:	stmdbmi	r5, {r0, r2, r9, sl, lr}^
    5adc:			; <UNDEFINED> instruction: 0xf8df447f
    5ae0:	ldrbtmi	r8, [r9], #276	; 0x114
    5ae4:	ldrbtmi	r4, [r8], #1145	; 0x479
    5ae8:	bvs	18fdb08 <fchmod@plt+0x18fba80>
    5aec:	stmiavs	r4!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
    5af0:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    5af4:	subsle	r2, ip, r0, lsl #24
    5af8:	adcsmi	r6, r3, #2293760	; 0x230000
    5afc:			; <UNDEFINED> instruction: 0x4608d15c
    5b00:			; <UNDEFINED> instruction: 0xf7fc9103
    5b04:	stmdbls	r3, {r2, r3, r7, r8, fp, sp, lr, pc}
    5b08:	strtmi	r4, [r8], -r2, lsl #12
    5b0c:			; <UNDEFINED> instruction: 0xf990f007
    5b10:	ldmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}^
    5b14:	tstls	r3, r8, lsl #12
    5b18:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b1c:	strmi	r9, [r2], -r3, lsl #18
    5b20:			; <UNDEFINED> instruction: 0xf0074628
    5b24:			; <UNDEFINED> instruction: 0xf894f985
    5b28:	blcs	11bd0 <fchmod@plt+0xfb48>
    5b2c:	stmdbvs	r1!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    5b30:			; <UNDEFINED> instruction: 0xf7fd4628
    5b34:	bvs	1904c88 <fchmod@plt+0x1902c00>
    5b38:	sbcsle	r2, r8, r0, lsl #22
    5b3c:	ldrtmi	r2, [r9], -r2, lsl #4
    5b40:			; <UNDEFINED> instruction: 0xf0074628
    5b44:	bvs	18c4120 <fchmod@plt+0x18c2098>
    5b48:	blcs	10d49c <fchmod@plt+0x10b414>
    5b4c:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5b50:	strcs	pc, [fp, #-3]!
    5b54:	andeq	r1, r3, lr, lsl r8
    5b58:	andcs	r4, r2, #40, 18	; 0xa0000
    5b5c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5b60:			; <UNDEFINED> instruction: 0xf966f007
    5b64:			; <UNDEFINED> instruction: 0x21204628
    5b68:			; <UNDEFINED> instruction: 0xf8bef007
    5b6c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    5b70:	andcs	r4, r1, #40, 12	; 0x2800000
    5b74:			; <UNDEFINED> instruction: 0xff94f003
    5b78:	strtmi	r2, [r8], -r9, lsr #2
    5b7c:			; <UNDEFINED> instruction: 0xf8b4f007
    5b80:	andcs	lr, r2, #47448064	; 0x2d40000
    5b84:	strtmi	r4, [r8], -r1, asr #12
    5b88:			; <UNDEFINED> instruction: 0xf952f007
    5b8c:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5b90:	strtmi	r2, [r8], -r2, lsl #4
    5b94:			; <UNDEFINED> instruction: 0xf0074479
    5b98:	strb	pc, [r3, fp, asr #18]!	; <UNPREDICTABLE>
    5b9c:	strbmi	r2, [r9], -r2, lsl #4
    5ba0:			; <UNDEFINED> instruction: 0xf0074628
    5ba4:	ldrb	pc, [sp, r5, asr #18]	; <UNPREDICTABLE>
    5ba8:			; <UNDEFINED> instruction: 0x4628213d
    5bac:			; <UNDEFINED> instruction: 0xf89cf007
    5bb0:	ldrdlt	lr, [r5], -r8
    5bb4:	mvnshi	lr, #12386304	; 0xbd0000
    5bb8:	vst1.8	{d20-d21}, [pc :64], r2
    5bbc:	blmi	4a2238 <fchmod@plt+0x4a01b0>
    5bc0:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    5bc4:	eorcc	r4, r0, #2063597568	; 0x7b000000
    5bc8:			; <UNDEFINED> instruction: 0xf0004478
    5bcc:	blmi	445080 <fchmod@plt+0x442ff8>
    5bd0:			; <UNDEFINED> instruction: 0x71aaf44f
    5bd4:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    5bd8:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    5bdc:	blmi	39744c <fchmod@plt+0x3953c4>
    5be0:	ldrbtmi	r3, [fp], #-544	; 0xfffffde0
    5be4:	ldc2	0, cr15, [lr, #-0]
    5be8:	ldrdeq	fp, [r0], -ip
    5bec:	andeq	fp, r0, r6, ror #21
    5bf0:	andeq	r9, r0, r8, ror #30
    5bf4:	ldrdeq	fp, [r0], -lr
    5bf8:	strdeq	fp, [r0], -r6
    5bfc:	andeq	fp, r0, lr, asr sl
    5c00:	andeq	fp, r0, ip, lsr #20
    5c04:	andeq	fp, r0, r6, lsr #23
    5c08:	andeq	fp, r0, r8, asr #19
    5c0c:	andeq	fp, r0, r8, ror #15
    5c10:	muleq	r0, r2, fp
    5c14:	ldrdeq	fp, [r0], -r6
    5c18:	andeq	fp, r0, sl, ror #19
    5c1c:	svcmi	0x00f0e92d
    5c20:	ldmdavs	r4, {r0, r2, r7, ip, sp, pc}
    5c24:	stccs	13, cr9, [r0], {14}
    5c28:			; <UNDEFINED> instruction: 0xf8dfd037
    5c2c:	strmi	fp, [pc], -r8, lsr #1
    5c30:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
    5c34:	ldrbtmi	r4, [fp], #1681	; 0x691
    5c38:	ldrbtmi	r4, [sl], #1542	; 0x606
    5c3c:			; <UNDEFINED> instruction: 0x21004698
    5c40:			; <UNDEFINED> instruction: 0xf018e009
    5c44:	tstle	r5, r1, lsl #30
    5c48:	ldrtmi	r4, [r0], -r1, lsr #12
    5c4c:			; <UNDEFINED> instruction: 0xff3af7ff
    5c50:	stmdavs	r4!, {r0, r8, sp}^
    5c54:	stmiavs	r2!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
    5c58:	addsmi	r6, sl, #704512	; 0xac000
    5c5c:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5c60:			; <UNDEFINED> instruction: 0xd12442ba
    5c64:	rscle	r2, ip, r0, lsl #18
    5c68:	ldrbmi	r2, [r1], -r2, lsl #4
    5c6c:			; <UNDEFINED> instruction: 0xf0074630
    5c70:	ubfx	pc, pc, #17, #10
    5c74:	strmi	r6, [r8], -r9, lsr #16
    5c78:			; <UNDEFINED> instruction: 0xf7fc9103
    5c7c:	stmdbls	r3, {r4, r6, r7, fp, sp, lr, pc}
    5c80:	ldrtmi	r4, [r0], -r2, lsl #12
    5c84:			; <UNDEFINED> instruction: 0xf8d4f007
    5c88:	ldrbmi	r2, [r9], -r2, lsl #4
    5c8c:			; <UNDEFINED> instruction: 0xf0074630
    5c90:	ldrb	pc, [r9, pc, asr #17]	; <UNPREDICTABLE>
    5c94:	svceq	0x0001ea18
    5c98:	andlt	sp, r5, r2, lsl #2
    5c9c:	svchi	0x00f0e8bd
    5ca0:	tstcs	sl, r0, lsr r6
    5ca4:	pop	{r0, r2, ip, sp, pc}
    5ca8:			; <UNDEFINED> instruction: 0xf0074ff0
    5cac:			; <UNDEFINED> instruction: 0x4649b81d
    5cb0:	ldrtmi	r2, [r8], -r3, lsl #4
    5cb4:	cdp2	0, 8, cr15, cr12, cr4, {0}
    5cb8:	vqdmulh.s<illegal width 8>	d20, d0, d8
    5cbc:	ldrbtmi	r1, [fp], #-361	; 0xfffffe97
    5cc0:	eorseq	pc, r4, #-1073741824	; 0xc0000000
    5cc4:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    5cc8:	stmdami	r6, {ip, pc}
    5ccc:			; <UNDEFINED> instruction: 0xf0004478
    5cd0:	svclt	0x0000fca9
    5cd4:	andeq	fp, r0, r6, lsl #16
    5cd8:	andeq	fp, r0, r2, ror #19
    5cdc:	andeq	fp, r0, sl, lsr #21
    5ce0:	andeq	fp, r0, r6, lsr #18
    5ce4:	andeq	fp, r0, r4, ror #13
    5ce8:	mvnsmi	lr, sp, lsr #18
    5cec:	blvs	fe531efc <fchmod@plt+0xfe52fe74>
    5cf0:	eorsle	r2, sp, r0, lsl #24
    5cf4:	ldrmi	r3, [r6], -ip, ror #2
    5cf8:	eorsle	r4, r9, sl, lsl #5
    5cfc:	smuadeq	r1, r3, r0
    5d00:	teqle	r8, r5, lsl #12
    5d04:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    5d08:	strdcs	r4, [r0, -r8]!
    5d0c:			; <UNDEFINED> instruction: 0xf0064628
    5d10:	stmdavs	r1!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5d14:	tstls	r1, r8, lsl #12
    5d18:	stm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d1c:	strmi	r9, [r2], -r1, lsl #18
    5d20:			; <UNDEFINED> instruction: 0xf0074628
    5d24:	smlawbcs	r0, r5, r8, pc	; <UNPREDICTABLE>
    5d28:			; <UNDEFINED> instruction: 0xf0064628
    5d2c:	stmiavs	r1!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5d30:	tstls	r1, r8, lsl #12
    5d34:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d38:	strmi	r9, [r2], -r1, lsl #18
    5d3c:			; <UNDEFINED> instruction: 0xf0074628
    5d40:	blvc	903f24 <fchmod@plt+0x901e9c>
    5d44:	stmdavs	r4!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    5d48:	strtmi	r2, [r8], -sl, lsl #2
    5d4c:	blvs	fecf2344 <fchmod@plt+0xfecf02bc>
    5d50:	smullsle	r4, sl, ip, r2
    5d54:			; <UNDEFINED> instruction: 0xffc8f006
    5d58:			; <UNDEFINED> instruction: 0x4641e7d7
    5d5c:	andcs	r4, r9, #40, 12	; 0x2800000
    5d60:			; <UNDEFINED> instruction: 0xf866f007
    5d64:	tstcs	sl, r4, lsr #16
    5d68:	stccs	6, cr4, [r0], {40}	; 0x28
    5d6c:	ldmdblt	r7, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    5d70:	pop	{r1, ip, sp, pc}
    5d74:	stmdbmi	r8, {r4, r5, r6, r7, r8, pc}
    5d78:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
    5d7c:			; <UNDEFINED> instruction: 0xf858f007
    5d80:			; <UNDEFINED> instruction: 0x2c006bb4
    5d84:			; <UNDEFINED> instruction: 0x4628d1be
    5d88:	andlt	r2, r2, sl, lsl #2
    5d8c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    5d90:	svclt	0x00aaf006
    5d94:	andeq	fp, r0, r4, lsr #18
    5d98:	andeq	fp, r0, r6, lsr #17
    5d9c:			; <UNDEFINED> instruction: 0x460eb5f0
    5da0:	addlt	r3, r5, ip, ror #2
    5da4:	andsle	r4, ip, sl, lsl #5
    5da8:	ldrdmi	pc, [r0], #134	; 0x86
    5dac:	ldmdbvs	r1!, {r2, r3, r6, r7, r8, ip, sp, pc}
    5db0:	stmdbcs	r1, {r0, r2, r8, fp, ip, sp}
    5db4:			; <UNDEFINED> instruction: 0xf013d827
    5db8:	strmi	r0, [r5], -r1, lsl #14
    5dbc:			; <UNDEFINED> instruction: 0x2120d113
    5dc0:			; <UNDEFINED> instruction: 0xf0064628
    5dc4:	stmdavs	r1!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5dc8:	tstls	r3, r8, lsl #12
    5dcc:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5dd0:	strmi	r9, [r2], -r3, lsl #18
    5dd4:			; <UNDEFINED> instruction: 0xf0074628
    5dd8:	stmdavs	r4!, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
    5ddc:	mvnle	r2, r0, lsl #24
    5de0:	andlt	fp, r5, r7, asr r9
    5de4:	ldmdbmi	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5de8:	ldrbtmi	r2, [r9], #-529	; 0xfffffdef
    5dec:			; <UNDEFINED> instruction: 0xf820f007
    5df0:	ldrdmi	pc, [r0], #134	; 0x86
    5df4:	mvnle	r2, r0, lsl #24
    5df8:	tstcs	sl, r8, lsr #12
    5dfc:	pop	{r0, r2, ip, sp, pc}
    5e00:			; <UNDEFINED> instruction: 0xf00640f0
    5e04:	ssub16mi	fp, r1, r1
    5e08:	andcs	r4, r3, #48, 12	; 0x3000000
    5e0c:	stc2l	0, cr15, [r0, #16]!
    5e10:	ldrtmi	r4, [r0], -r4, lsl #12
    5e14:	cdp2	0, 7, cr15, cr10, cr4, {0}
    5e18:			; <UNDEFINED> instruction: 0xf44f4b07
    5e1c:	ldrbtmi	r7, [fp], #-463	; 0xfffffe31
    5e20:	subeq	pc, r4, #-1073741824	; 0xc0000000
    5e24:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    5e28:	andmi	lr, r0, sp, asr #19
    5e2c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    5e30:	blx	ffe41e3a <fchmod@plt+0xffe3fdb2>
    5e34:	andeq	fp, r0, sl, lsl #17
    5e38:	andeq	fp, r0, sl, asr #18
    5e3c:	andeq	fp, r0, r2, lsl r8
    5e40:	andeq	fp, r0, r2, lsl #11
    5e44:			; <UNDEFINED> instruction: 0x460eb5f0
    5e48:	addlt	r3, r3, ip, ror #2
    5e4c:	andsle	r4, r9, sl, lsl #5
    5e50:	ldrsbtmi	pc, [r4], r6	; <UNPREDICTABLE>
    5e54:	ldmdbvs	r1!, {r2, r4, r5, r7, r8, ip, sp, pc}
    5e58:	stmdbcs	r3, {r1, r8, fp, ip, sp}
    5e5c:			; <UNDEFINED> instruction: 0xf013d824
    5e60:	strmi	r0, [r5], -r1, lsl #14
    5e64:			; <UNDEFINED> instruction: 0x2120d110
    5e68:			; <UNDEFINED> instruction: 0xf0064628
    5e6c:	stmdavs	r1!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    5e70:	strtmi	r2, [r8], -r1, lsl #6
    5e74:	eoreq	pc, ip, #1073741824	; 0x40000000
    5e78:	ldc2l	0, cr15, [r4, #-16]
    5e7c:	stccs	8, cr6, [r0], {228}	; 0xe4
    5e80:	ldmdblt	r7, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    5e84:	ldcllt	0, cr11, [r0, #12]!
    5e88:	andscs	r4, r1, #311296	; 0x4c000
    5e8c:			; <UNDEFINED> instruction: 0xf0064479
    5e90:			; <UNDEFINED> instruction: 0xf8d6ffcf
    5e94:	stccs	0, cr4, [r0], {180}	; 0xb4
    5e98:	strtmi	sp, [r8], -r5, ror #3
    5e9c:	andlt	r2, r3, sl, lsl #2
    5ea0:	ldrhtmi	lr, [r0], #141	; 0x8d
    5ea4:	svclt	0x0020f006
    5ea8:			; <UNDEFINED> instruction: 0x46304611
    5eac:			; <UNDEFINED> instruction: 0xf0042203
    5eb0:	strmi	pc, [r4], -pc, lsl #27
    5eb4:			; <UNDEFINED> instruction: 0xf0044630
    5eb8:	blmi	245764 <fchmod@plt+0x2436dc>
    5ebc:			; <UNDEFINED> instruction: 0x11b7f240
    5ec0:			; <UNDEFINED> instruction: 0xf103447b
    5ec4:	blmi	18680c <fchmod@plt+0x184784>
    5ec8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5ecc:	stmdami	r5, {lr}
    5ed0:			; <UNDEFINED> instruction: 0xf0004478
    5ed4:	svclt	0x0000fba7
    5ed8:	andeq	fp, r0, ip, lsr #16
    5edc:	andeq	fp, r0, r8, lsr #17
    5ee0:	andeq	fp, r0, r0, asr #15
    5ee4:	andeq	fp, r0, r0, ror #9
    5ee8:	ldrlt	r0, [r0, #-2003]!	; 0xfffff82d
    5eec:	addlt	r4, r3, r4, lsl #12
    5ef0:	strle	r4, [ip], #-1549	; 0xfffff9f3
    5ef4:	strmi	r6, [r8], -r9, lsl #17
    5ef8:			; <UNDEFINED> instruction: 0xf7fb9101
    5efc:	stmdbls	r1, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    5f00:	strtmi	r4, [r0], -r2, lsl #12
    5f04:	pop	{r0, r1, ip, sp, pc}
    5f08:			; <UNDEFINED> instruction: 0xf0064030
    5f0c:	stmdavs	r9, {r0, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
    5f10:	tstls	r1, r8, lsl #12
    5f14:	svc	0x0082f7fb
    5f18:	strmi	r9, [r2], -r1, lsl #18
    5f1c:			; <UNDEFINED> instruction: 0xf0064620
    5f20:	stmdbmi	fp, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f24:	strtmi	r2, [r0], -r2, lsl #4
    5f28:			; <UNDEFINED> instruction: 0xf0064479
    5f2c:	stmiavs	r9!, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f30:	tstls	r1, r8, lsl #12
    5f34:	svc	0x0072f7fb
    5f38:	strmi	r9, [r2], -r1, lsl #18
    5f3c:			; <UNDEFINED> instruction: 0xf0064620
    5f40:	qsub16mi	pc, r0, r7	; <UNPREDICTABLE>
    5f44:	andlt	r2, r3, sl, lsl #2
    5f48:	ldrhtmi	lr, [r0], -sp
    5f4c:	cdplt	0, 12, cr15, cr12, cr6, {0}
    5f50:	andeq	fp, r0, r4, lsl r5
    5f54:	push	{r0, r4, r8, r9, fp, lr}
    5f58:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    5f5c:	addlt	r4, r2, r0, lsl ip
    5f60:	ldrmi	r4, [r7], -r5, lsl #12
    5f64:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    5f68:	pkhtbmi	fp, r8, fp, asr #2
    5f6c:	movwcs	r9, #5120	; 0x1400
    5f70:	ldrtmi	r6, [sl], -r6, ror #17
    5f74:	strtmi	r4, [r8], -r1, asr #12
    5f78:			; <UNDEFINED> instruction: 0xf85447b0
    5f7c:	blcs	15bd4 <fchmod@plt+0x13b4c>
    5f80:	blvs	fff3a758 <fchmod@plt+0xfff386d0>
    5f84:			; <UNDEFINED> instruction: 0x4621b13c
    5f88:	strtmi	r2, [r8], -r1, lsl #4
    5f8c:			; <UNDEFINED> instruction: 0xffacf7ff
    5f90:	stccs	8, cr6, [r0], {36}	; 0x24
    5f94:	strdlt	sp, [r2], -r7
    5f98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5f9c:	andeq	pc, r1, sl, asr lr	; <UNPREDICTABLE>
    5fa0:	andeq	r0, r0, ip, lsl #4
    5fa4:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    5fa8:	mvnsmi	lr, sp, lsr #18
    5fac:			; <UNDEFINED> instruction: 0x461d4614
    5fb0:	blmi	857820 <fchmod@plt+0x855798>
    5fb4:	ldrbtmi	fp, [ip], #134	; 0x86
    5fb8:	strmi	sl, [r6], -r2, lsl #30
    5fbc:			; <UNDEFINED> instruction: 0xf85c4688
    5fc0:	strtmi	r3, [r1], -r3
    5fc4:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    5fc8:			; <UNDEFINED> instruction: 0xf04f9305
    5fcc:	movwcs	r0, #768	; 0x300
    5fd0:	movwcc	lr, #10701	; 0x29cd
    5fd4:			; <UNDEFINED> instruction: 0xf7ff9304
    5fd8:			; <UNDEFINED> instruction: 0x4638ffbd
    5fdc:			; <UNDEFINED> instruction: 0xff3af006
    5fe0:	ldrtmi	r9, [r1], -r4, lsl #16
    5fe4:	ldmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5fe8:	blle	34fff0 <fchmod@plt+0x34df68>
    5fec:			; <UNDEFINED> instruction: 0xf0064638
    5ff0:	bmi	4c5e24 <fchmod@plt+0x4c3d9c>
    5ff4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    5ff8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ffc:	subsmi	r9, sl, r5, lsl #22
    6000:	andlt	sp, r6, r5, lsl r1
    6004:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6008:	andcs	r4, r5, #212992	; 0x34000
    600c:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    6010:			; <UNDEFINED> instruction: 0xf7fb4478
    6014:	strtmi	lr, [r9], -r2, lsr #28
    6018:	andls	r2, r1, r1, lsl #4
    601c:	stcls	6, cr4, [r1], {32}
    6020:	ldc2l	0, cr15, [r6], {4}
    6024:	strmi	r4, [r1], -r2, asr #12
    6028:			; <UNDEFINED> instruction: 0xf0004620
    602c:			; <UNDEFINED> instruction: 0xf7fbfbe1
    6030:	svclt	0x0000ee20
    6034:	strdeq	pc, [r1], -lr
    6038:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    603c:			; <UNDEFINED> instruction: 0x0001fdbe
    6040:			; <UNDEFINED> instruction: 0x0000b6be
    6044:	muleq	r0, r8, r7
    6048:	svcmi	0x00f0e92d
    604c:	blmi	1172278 <fchmod@plt+0x11701f0>
    6050:	smuadeq	r1, r2, r0
    6054:	strmi	r9, [r0], r1, lsl #2
    6058:	vstrmi.16	s9, [r4, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    605c:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    6060:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    6064:			; <UNDEFINED> instruction: 0xf04f9307
    6068:			; <UNDEFINED> instruction: 0xf04f0300
    606c:	stmib	sp, {r8, r9}^
    6070:	movwls	r3, #25348	; 0x6304
    6074:			; <UNDEFINED> instruction: 0xf8dfd152
    6078:	ldrbtmi	fp, [fp], #248	; 0xf8
    607c:	vst2.8	{d20,d22}, [pc :256]!
    6080:	andcs	r5, r0, #0, 6
    6084:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    6088:	svc	0x0006f7fb
    608c:	stmdacs	r0, {r2, r9, sl, lr}
    6090:			; <UNDEFINED> instruction: 0xf10dd15b
    6094:	vmlage.f16	s0, s8, s16	; <UNPREDICTABLE>
    6098:			; <UNDEFINED> instruction: 0xf0044648
    609c:	blmi	dc4688 <fchmod@plt+0xdc2600>
    60a0:	stmiapl	r9!, {r3, r6, r9, sl, lr}^
    60a4:			; <UNDEFINED> instruction: 0xf9bef004
    60a8:	blcs	2ccb8 <fchmod@plt+0x2ac30>
    60ac:	blls	fd548 <fchmod@plt+0xfb4c0>
    60b0:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    60b4:	beq	1b424d0 <fchmod@plt+0x1b40448>
    60b8:			; <UNDEFINED> instruction: 0xf105b90f
    60bc:	ldrbmi	r0, [r1], -ip, lsr #20
    60c0:			; <UNDEFINED> instruction: 0xf0044628
    60c4:	rorlt	pc, sp, #17	; <UNPREDICTABLE>
    60c8:			; <UNDEFINED> instruction: 0x46294652
    60cc:			; <UNDEFINED> instruction: 0xf7ff4630
    60d0:	tstcs	sl, r1, asr #30	; <UNPREDICTABLE>
    60d4:			; <UNDEFINED> instruction: 0xf0064630
    60d8:	ldrtmi	pc, [r0], -r7, lsl #28	; <UNPREDICTABLE>
    60dc:	cdp2	0, 11, cr15, cr10, cr6, {0}
    60e0:	strbmi	r9, [r1], -r6, lsl #16
    60e4:	svc	0x009cf7fb
    60e8:	blle	6d00f0 <fchmod@plt+0x6ce068>
    60ec:			; <UNDEFINED> instruction: 0xf0064630
    60f0:	blls	c5844 <fchmod@plt+0xc37bc>
    60f4:	adcmi	r3, r3, #16777216	; 0x1000000
    60f8:			; <UNDEFINED> instruction: 0x4648dcd9
    60fc:			; <UNDEFINED> instruction: 0xf998f004
    6100:			; <UNDEFINED> instruction: 0xf0064630
    6104:	bmi	785d10 <fchmod@plt+0x783c88>
    6108:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    610c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6110:	subsmi	r9, sl, r7, lsl #22
    6114:	andlt	sp, r9, r3, lsr #2
    6118:	svchi	0x00f0e8bd
    611c:	ldrdlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6120:			; <UNDEFINED> instruction: 0xe7ab44fb
    6124:	andcs	r4, r5, #376832	; 0x5c000
    6128:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    612c:			; <UNDEFINED> instruction: 0xf7fb4478
    6130:			; <UNDEFINED> instruction: 0x4651ed94
    6134:	strmi	r2, [r4], -r1, lsl #4
    6138:			; <UNDEFINED> instruction: 0xf0044628
    613c:	blls	85300 <fchmod@plt+0x83278>
    6140:			; <UNDEFINED> instruction: 0x46024659
    6144:			; <UNDEFINED> instruction: 0xf0004620
    6148:	ldmdbmi	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    614c:	ldmdami	r0, {r0, r2, r9, sp}
    6150:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6154:	stc	7, cr15, [r0, #1004]	; 0x3ec
    6158:			; <UNDEFINED> instruction: 0xf0004659
    615c:			; <UNDEFINED> instruction: 0xf7fbfb49
    6160:	svclt	0x0000ed88
    6164:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6168:	andeq	pc, r1, r8, asr sp	; <UNPREDICTABLE>
    616c:	andeq	pc, r1, r6, asr sp	; <UNPREDICTABLE>
    6170:	andeq	sl, r0, r2, ror #31
    6174:	andeq	r0, r2, r2, ror #3
    6178:	andeq	r0, r0, r4, lsl #4
    617c:	andeq	pc, r1, sl, lsr #25
    6180:	andeq	sl, r0, r4, asr #30
    6184:	strdeq	fp, [r0], -lr
    6188:	andeq	ip, r0, ip, ror r6
    618c:	andeq	fp, r0, ip, lsr #11
    6190:	andeq	ip, r0, r6, asr r6
    6194:			; <UNDEFINED> instruction: 0x460db570
    6198:	strmi	r2, [r6], -r1, lsl #2
    619c:	blx	11c4198 <fchmod@plt+0x11c2110>
    61a0:			; <UNDEFINED> instruction: 0xf7fd4604
    61a4:	stmiavs	r0!, {r0, r5, r6, r9, fp, ip, sp, lr, pc}^
    61a8:	ldrtmi	r4, [r1], -sl, lsr #12
    61ac:			; <UNDEFINED> instruction: 0xff4cf7ff
    61b0:	strtmi	r0, [r0], -fp, lsr #15
    61b4:			; <UNDEFINED> instruction: 0xf7fdd409
    61b8:	strtmi	pc, [r0], -r3, asr #21
    61bc:	blx	1441ba <fchmod@plt+0x142132>
    61c0:	pop	{r5, r9, sl, lr}
    61c4:			; <UNDEFINED> instruction: 0xf7fd4070
    61c8:			; <UNDEFINED> instruction: 0xf7fdbb57
    61cc:			; <UNDEFINED> instruction: 0x4620fa7d
    61d0:	blx	fedc41cc <fchmod@plt+0xfedc2144>
    61d4:			; <UNDEFINED> instruction: 0xf7fd4620
    61d8:			; <UNDEFINED> instruction: 0x4620faf7
    61dc:	blx	13441da <fchmod@plt+0x1342152>
    61e0:	pop	{r4, r5, r9, sl, lr}
    61e4:			; <UNDEFINED> instruction: 0xf7fe4070
    61e8:	svclt	0x0000bfe7
    61ec:	bmi	798e68 <fchmod@plt+0x796de0>
    61f0:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    61f4:			; <UNDEFINED> instruction: 0x468043f0
    61f8:	umulllt	r5, r9, fp, r8
    61fc:	ldcmi	8, cr4, [ip], {27}
    6200:			; <UNDEFINED> instruction: 0xf8d34478
    6204:			; <UNDEFINED> instruction: 0xf0079000
    6208:	ldrbtmi	pc, [ip], #-3171	; 0xfffff39d	; <UNPREDICTABLE>
    620c:			; <UNDEFINED> instruction: 0xf0049007
    6210:			; <UNDEFINED> instruction: 0x4605fd31
    6214:			; <UNDEFINED> instruction: 0xf0074620
    6218:			; <UNDEFINED> instruction: 0x4606fc5b
    621c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    6220:	mrrc2	0, 0, pc, r6, cr7	; <UNPREDICTABLE>
    6224:	andcs	r4, r5, #20, 18	; 0x50000
    6228:			; <UNDEFINED> instruction: 0x46074479
    622c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    6230:	ldc	7, cr15, [r2, #-1004]	; 0xfffffc14
    6234:	strtmi	r4, [r0], -r2, lsl #12
    6238:			; <UNDEFINED> instruction: 0xf0074614
    623c:	blls	205368 <fchmod@plt+0x2032e0>
    6240:			; <UNDEFINED> instruction: 0xf8cd2101
    6244:	strls	r8, [r3], #-20	; 0xffffffec
    6248:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    624c:	strmi	r5, [r2], -r0, lsl #12
    6250:	bmi	2eaa68 <fchmod@plt+0x2e89e0>
    6254:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    6258:	mcr	7, 2, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    625c:	pop	{r0, r3, ip, sp, pc}
    6260:	svclt	0x000083f0
    6264:	andeq	pc, r1, r4, asr #23
    6268:	andeq	r0, r0, r0, lsl #4
    626c:	andeq	fp, r0, r4, asr #11
    6270:	andeq	fp, r0, r2, asr #11
    6274:			; <UNDEFINED> instruction: 0x0000b5b6
    6278:			; <UNDEFINED> instruction: 0x0000b5b4
    627c:	andeq	ip, r0, sl, ror r5
    6280:	andeq	fp, r0, lr, lsl #11
    6284:	andcs	r4, r5, #30720	; 0x7800
    6288:	mvnsmi	lr, #737280	; 0xb4000
    628c:	cfldrsmi	mvf4, [sp], {123}	; 0x7b
    6290:	strmi	r4, [r8], r7, lsl #12
    6294:	ldmdbmi	sp, {r2, r3, r4, fp, lr}
    6298:	ldmdbpl	sp, {r0, r3, r7, ip, sp, pc}
    629c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    62a0:			; <UNDEFINED> instruction: 0xf8d54c1b
    62a4:			; <UNDEFINED> instruction: 0xf7fb9000
    62a8:	ldrbtmi	lr, [ip], #-3288	; 0xfffff328
    62ac:	ldmdami	r9, {r1, r9, sl, lr}
    62b0:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
    62b4:	stc2	0, cr15, [ip], {7}
    62b8:			; <UNDEFINED> instruction: 0xf0049006
    62bc:			; <UNDEFINED> instruction: 0x4605fcdb
    62c0:			; <UNDEFINED> instruction: 0xf0074620
    62c4:	strmi	pc, [r6], -r5, lsl #24
    62c8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    62cc:	stc2	0, cr15, [r0], {7}
    62d0:	strtmi	r4, [r0], -r1, lsl #12
    62d4:			; <UNDEFINED> instruction: 0xf007460c
    62d8:	blls	1c52cc <fchmod@plt+0x1c3244>
    62dc:	bls	1ce6e8 <fchmod@plt+0x1cc660>
    62e0:	andshi	pc, r4, sp, asr #17
    62e4:	strls	r9, [r2], #-1795	; 0xfffff8fd
    62e8:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    62ec:	strbmi	r4, [r8], -r4, lsl #13
    62f0:	andsgt	pc, r0, sp, asr #17
    62f4:	ldcl	7, cr15, [r8, #1004]!	; 0x3ec
    62f8:	pop	{r0, r3, ip, sp, pc}
    62fc:	svclt	0x000083f0
    6300:	andeq	pc, r1, r8, lsr #22
    6304:	andeq	r0, r0, r0, lsl #4
    6308:	andeq	ip, r0, ip, lsl #10
    630c:	andeq	fp, r0, sl, asr r5
    6310:	andeq	fp, r0, r2, lsr #10
    6314:	andeq	fp, r0, r2, lsl r5
    6318:	andeq	fp, r0, sl, lsl #10
    631c:			; <UNDEFINED> instruction: 0x4604b510
    6320:	andcs	r4, r5, #81920	; 0x14000
    6324:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    6328:			; <UNDEFINED> instruction: 0xf7fb4478
    632c:			; <UNDEFINED> instruction: 0x4621ec96
    6330:			; <UNDEFINED> instruction: 0x4010e8bd
    6334:	svclt	0x0000e7a6
    6338:	andeq	fp, r0, sl, ror #9
    633c:	andeq	ip, r0, r0, lsl #9
    6340:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    6344:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
    6348:	mcrmi	4, 1, r4, cr8, cr12, {7}
    634c:	strmi	fp, [ip], -r6, lsl #1
    6350:	strls	r4, [r3], #-1538	; 0xfffff9fe
    6354:			; <UNDEFINED> instruction: 0xf85c4605
    6358:	stmdage	r4, {r1, r2, sp, lr}
    635c:	ldmdavs	r6!, {r0, r8, sp}
    6360:			; <UNDEFINED> instruction: 0xf04f9605
    6364:	strcs	r0, [r0], -r0, lsl #12
    6368:			; <UNDEFINED> instruction: 0xf7fb9604
    636c:	cdpne	13, 0, cr14, cr6, cr8, {4}
    6370:	bmi	7fcfd4 <fchmod@plt+0x7faf4c>
    6374:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    6378:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
    637c:	cmncc	r4, #20, 16	; 0x140000
    6380:	addsmi	r6, r8, #160, 18	; 0x280000
    6384:			; <UNDEFINED> instruction: 0xf7fbd001
    6388:			; <UNDEFINED> instruction: 0x61a5ec16
    638c:	blmi	5d8bfc <fchmod@plt+0x5d6b74>
    6390:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6394:	blls	160404 <fchmod@plt+0x15e37c>
    6398:	qsuble	r4, sl, r2
    639c:	andlt	r4, r6, r0, lsr r6
    63a0:	bmi	5b5968 <fchmod@plt+0x5b38e0>
    63a4:	orrpl	pc, r0, #1325400064	; 0x4f000000
    63a8:	ldrmi	r9, [r9], -r1, lsl #8
    63ac:	strls	r4, [r0, #-1146]	; 0xfffffb86
    63b0:	ldrbtcc	r4, [r4], #-1556	; 0xfffff9ec
    63b4:	strtmi	r2, [r0], -r1, lsl #4
    63b8:	ldc	7, cr15, [r4], {251}	; 0xfb
    63bc:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    63c0:			; <UNDEFINED> instruction: 0xf5b0681d
    63c4:	svclt	0x00b45f80
    63c8:			; <UNDEFINED> instruction: 0xf04f4606
    63cc:	stmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    63d0:	andle	r4, r1, r0, lsr #5
    63d4:	bl	ffbc43c8 <fchmod@plt+0xffbc2340>
    63d8:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    63dc:			; <UNDEFINED> instruction: 0x61ab3374
    63e0:			; <UNDEFINED> instruction: 0xf7fbe7d4
    63e4:	svclt	0x0000ec46
    63e8:	andeq	pc, r1, ip, ror #20
    63ec:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    63f0:	strdeq	r1, [r2], -r2
    63f4:	strdeq	r1, [r2], -sl
    63f8:	andeq	pc, r1, r4, lsr #20
    63fc:	andeq	r1, r2, r8, asr #29
    6400:	andeq	r1, r2, sl, lsr #29
    6404:	muleq	r2, sl, lr
    6408:			; <UNDEFINED> instruction: 0x460db570
    640c:	rscslt	r4, r4, pc, asr #18
    6410:	strmi	r4, [r4], -pc, asr #20
    6414:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    6418:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    641c:			; <UNDEFINED> instruction: 0xf04f9273
    6420:	tstlt	r3, r0, lsl #4
    6424:	stmibvs	r0, {r0, r8, fp, sp, lr}
    6428:	mcrmi	7, 2, r4, cr10, cr8, {4}
    642c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    6430:	rsbsvs	r3, r3, r1, lsl #6
    6434:	svclt	0x00d82b03
    6438:	cfldr64le	mvdx9, [sp], {8}
    643c:	stmdbvs	r1!, {r1, r2, r6, r8, r9, fp, lr}^
    6440:	bmi	1197634 <fchmod@plt+0x11955ac>
    6444:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
    6448:	andls	r6, r4, #1769472	; 0x1b0000
    644c:	movwls	r4, #10820	; 0x2a44
    6450:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    6454:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    6458:	blmi	10eb06c <fchmod@plt+0x10e8fe4>
    645c:	movwls	r4, #5243	; 0x147b
    6460:	mvnlt	r9, r6, lsl #22
    6464:	andls	r2, r7, #0, 4
    6468:	blge	1ecc8c <fchmod@plt+0x1eac04>
    646c:	vstmdble	r5!, {s4}
    6470:	stmdbls	r8, {r1, r2, fp, ip, pc}
    6474:	andmi	r6, r1, r0, asr #18
    6478:	stmdals	r6, {r3, r8, ip, pc}
    647c:	stmibvs	r0, {r3, r8, fp, ip, pc}
    6480:	tstls	r8, r1, lsl #6
    6484:	blls	1ac8a4 <fchmod@plt+0x1aa81c>
    6488:	stmdbls	r1, {r2, r3, fp, sp, lr}
    648c:	andle	r4, r2, fp, lsl #5
    6490:			; <UNDEFINED> instruction: 0xf7fb9806
    6494:	strls	lr, [r6], #-2960	; 0xfffff470
    6498:	blcs	2d0b8 <fchmod@plt+0x2b030>
    649c:	bmi	cfac2c <fchmod@plt+0xcf8ba4>
    64a0:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    64a4:	subsvs	r3, r3, r1, lsl #22
    64a8:	blmi	a58d74 <fchmod@plt+0xa56cec>
    64ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    64b0:	blls	1ce0520 <fchmod@plt+0x1cde498>
    64b4:	qdaddle	r4, sl, r7
    64b8:	ldcllt	0, cr11, [r0, #-464]!	; 0xfffffe30
    64bc:	ldmdavs	r8, {r1, r2, r9, fp, ip, pc}
    64c0:	sbceq	lr, r0, #2048	; 0x800
    64c4:			; <UNDEFINED> instruction: 0xb19a6892
    64c8:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
    64cc:	bl	ac8f4 <fchmod@plt+0xaa86c>
    64d0:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    64d4:	andle	r4, fp, r9, lsl r2
    64d8:			; <UNDEFINED> instruction: 0xf7fba810
    64dc:	bicslt	lr, r8, r4, ror #22
    64e0:	tstcs	r6, r9, lsl #16
    64e4:			; <UNDEFINED> instruction: 0xff90f7ff
    64e8:	ldrmi	r9, [sl], -r3, lsl #22
    64ec:	andsvs	r9, r3, r2, lsl #22
    64f0:	movwcc	r9, #6919	; 0x1b07
    64f4:	ldr	r9, [r7, r7, lsl #6]!
    64f8:	andcs	r4, r5, #491520	; 0x78000
    64fc:	ldmvs	r3!, {r1, r2, r3, r4, fp, lr}
    6500:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6504:	adcsvs	r3, r3, r1, lsl #6
    6508:	bl	fe9c44fc <fchmod@plt+0xfe9c2474>
    650c:			; <UNDEFINED> instruction: 0xf7ff2100
    6510:	andcs	pc, r0, #5, 30
    6514:	ldr	r9, [r1, r8, lsl #4]
    6518:	blge	26cd34 <fchmod@plt+0x26acac>
    651c:	stmib	sp, {r0, r2, r3, ip, pc}^
    6520:	andsvs	r0, r3, lr
    6524:	sfmls	f2, 4, [r6], {1}
    6528:	andls	r9, r9, r7, lsl #18
    652c:	stmdals	r4, {r1, r2, r8, sl, fp, ip, pc}
    6530:	strbeq	lr, [r1], #2820	; 0xb04
    6534:	stmiavs	r4!, {r1, r2, r8, fp, ip, pc}
    6538:			; <UNDEFINED> instruction: 0x3120900c
    653c:	bge	42ad6c <fchmod@plt+0x428ce4>
    6540:	andls	r6, fp, #232, 18	; 0x3a0000
    6544:	strb	r4, [pc, r0, lsr #15]
    6548:	bl	fe4c453c <fchmod@plt+0xfe4c24b4>
    654c:	andeq	pc, r1, r0, lsr #19
    6550:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6554:	andeq	r1, r2, ip, lsr lr
    6558:	andeq	r1, r2, r8, lsr #28
    655c:			; <UNDEFINED> instruction: 0xfffffed3
    6560:	andeq	r1, r2, r6, lsl lr
    6564:	andeq	r1, r2, r2, lsl lr
    6568:	andeq	r1, r2, r8, lsl lr
    656c:	andeq	r1, r2, r8, asr #27
    6570:	andeq	pc, r1, r8, lsl #18
    6574:	andeq	fp, r0, r8, lsr #6
    6578:	andeq	ip, r0, r6, lsr #5
    657c:			; <UNDEFINED> instruction: 0x4605b538
    6580:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    6584:	ldmdavs	sl, {r0, r3, r4, fp, sp, lr}
    6588:	stmdavs	r1!, {r2, r3, r6, r8, fp, sp, lr}
    658c:	cmpvs	r1, r3, lsr #17
    6590:	stmdavs	r2!, {r0, r1, r4, r8, ip, sp, pc}^
    6594:	tstle	r2, r0, lsl r2
    6598:	tstlt	r3, r3, lsr #18
    659c:	andsmi	r6, r5, #14811136	; 0xe20000
    65a0:	blmi	2fa9c8 <fchmod@plt+0x2f8940>
    65a4:	addsmi	r4, ip, #2063597568	; 0x7b000000
    65a8:	strtmi	sp, [r0], -lr
    65ac:	ldrhtmi	lr, [r8], -sp
    65b0:	blt	fffc45a4 <fchmod@plt+0xfffc251c>
    65b4:			; <UNDEFINED> instruction: 0xf10469e0
    65b8:	ldrmi	r0, [r8, r0, lsr #2]
    65bc:	stmibvs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    65c0:	msreq	CPSR_, r4, lsl #2
    65c4:			; <UNDEFINED> instruction: 0xe7e74798
    65c8:	svclt	0x0000bd38
    65cc:	andeq	r1, r2, r6, ror #25
    65d0:	ldrdeq	r1, [r2], -r0
    65d4:	strmi	r4, [r1], -sp, lsl #22
    65d8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    65dc:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
    65e0:	bfieq	r6, sl, #0, #4
    65e4:	svclt	0x00444620
    65e8:	stmib	r4, {r8, r9, sp}^
    65ec:			; <UNDEFINED> instruction: 0xf7ff3303
    65f0:	blmi	206224 <fchmod@plt+0x20419c>
    65f4:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
    65f8:	addsmi	r3, r8, #116, 6	; 0xd0000001
    65fc:			; <UNDEFINED> instruction: 0xf7fbd001
    6600:			; <UNDEFINED> instruction: 0x4620eada
    6604:			; <UNDEFINED> instruction: 0x4010e8bd
    6608:	blt	ff4c45fc <fchmod@plt+0xff4c2574>
    660c:	andeq	r1, r2, lr, lsl #25
    6610:	andeq	r1, r2, lr, ror ip
    6614:	strlt	r2, [r8, #-2]
    6618:			; <UNDEFINED> instruction: 0xffdcf7ff
    661c:			; <UNDEFINED> instruction: 0xf7fb2002
    6620:	svclt	0x0000ebf8
    6624:	strmi	fp, [r5], -r8, lsl #8
    6628:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    662c:	blge	47286c <fchmod@plt+0x4707e4>
    6630:	bmi	a58084 <fchmod@plt+0xa55ffc>
    6634:			; <UNDEFINED> instruction: 0xf853460e
    6638:			; <UNDEFINED> instruction: 0xf8df4b04
    663c:	strtmi	sl, [r0], -r0, lsr #1
    6640:	ldrmi	r4, [r9], -r7, lsr #24
    6644:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
    6648:	stcmi	8, cr5, [r6], #-648	; 0xfffffd78
    664c:	andls	r6, sp, #1179648	; 0x120000
    6650:	andeq	pc, r0, #79	; 0x4f
    6654:			; <UNDEFINED> instruction: 0xf7ff930c
    6658:	bmi	90602c <fchmod@plt+0x903fa4>
    665c:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, lr}
    6660:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    6664:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    6668:	blx	cc268c <fchmod@plt+0xcc0604>
    666c:			; <UNDEFINED> instruction: 0xf004900b
    6670:	strmi	pc, [r4], -r1, lsl #22
    6674:			; <UNDEFINED> instruction: 0xf0074650
    6678:	strmi	pc, [r0], fp, lsr #20
    667c:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    6680:	blx	9c26a4 <fchmod@plt+0x9c061c>
    6684:	andcs	r4, r5, #442368	; 0x6c000
    6688:	sxtab16mi	r4, r1, r9, ror #8
    668c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    6690:	b	ff8c4684 <fchmod@plt+0xff8c25fc>
    6694:	ldrbmi	r4, [r0], -r2, lsl #12
    6698:			; <UNDEFINED> instruction: 0xf0074692
    669c:			; <UNDEFINED> instruction: 0xf8dffa19
    66a0:	qaddcs	ip, ip, r1
    66a4:	ldrbtmi	r4, [ip], #2582	; 0xa16
    66a8:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    66ac:	ldrtmi	r4, [r8], -r6, lsl #13
    66b0:	ldrdvc	pc, [r0], -ip
    66b4:			; <UNDEFINED> instruction: 0xf8cd69bf
    66b8:			; <UNDEFINED> instruction: 0xf8cde01c
    66bc:			; <UNDEFINED> instruction: 0xf8cdb00c
    66c0:	smladls	r8, r8, r0, sl
    66c4:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    66c8:	strpl	lr, [r1], -sp, asr #19
    66cc:			; <UNDEFINED> instruction: 0xf7fb9400
    66d0:			; <UNDEFINED> instruction: 0xf7fbec0c
    66d4:	svclt	0x0000ecb2
    66d8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    66dc:	andeq	fp, r0, r8, lsl #3
    66e0:	andeq	pc, r1, lr, ror #14
    66e4:	andeq	pc, r1, r8, asr r7	; <UNPREDICTABLE>
    66e8:	andeq	r0, r0, r0, lsl #4
    66ec:	andeq	fp, r0, r0, ror #2
    66f0:	andeq	fp, r0, r6, asr r1
    66f4:	ldrdeq	fp, [r0], -r0
    66f8:	andeq	ip, r0, sl, lsl r1
    66fc:	andeq	r1, r2, r2, asr #23
    6700:			; <UNDEFINED> instruction: 0x0000b1be
    6704:	strlt	r4, [r0, #-3104]	; 0xfffff3e0
    6708:	addlt	r4, r3, ip, ror r4
    670c:	bllt	6e09a0 <fchmod@plt+0x6de918>
    6710:	blcs	207a4 <fchmod@plt+0x1e71c>
    6714:	stmdavs	r3!, {r1, r4, r5, ip, lr, pc}
    6718:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}^
    671c:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
    6720:	blmi	698588 <fchmod@plt+0x696500>
    6724:	vpmin.s8	d20, d0, d10
    6728:	ldmdami	sl, {r0, r1, r2, r4, r5, r7, r8, ip}
    672c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    6730:			; <UNDEFINED> instruction: 0xf7ff4478
    6734:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6738:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
    673c:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
    6740:			; <UNDEFINED> instruction: 0x11bbf240
    6744:	bmi	55939c <fchmod@plt+0x557314>
    6748:	ldrbtmi	r6, [fp], #-2116	; 0xfffff7bc
    674c:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
    6750:	strls	r4, [r0], #-1144	; 0xfffffb88
    6754:			; <UNDEFINED> instruction: 0xff66f7ff
    6758:	andcs	r4, r5, #294912	; 0x48000
    675c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    6760:			; <UNDEFINED> instruction: 0xf7fb4478
    6764:	stmdavs	r3!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    6768:			; <UNDEFINED> instruction: 0xf7ff6999
    676c:	andcs	pc, r2, fp, lsl #27
    6770:	bl	13c4764 <fchmod@plt+0x13c26dc>
    6774:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    6778:	bl	ff5c476c <fchmod@plt+0xff5c26e4>
    677c:	andcs	r4, r5, #180224	; 0x2c000
    6780:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    6784:			; <UNDEFINED> instruction: 0xe7ec4478
    6788:	andeq	r1, r2, r0, ror #22
    678c:	andeq	fp, r0, r0, lsr #3
    6790:	andeq	fp, r0, r2, lsl #5
    6794:	andeq	fp, r0, r4, asr #3
    6798:	andeq	fp, r0, r6, asr #3
    679c:	andeq	fp, r0, r2, ror #4
    67a0:	andeq	fp, r0, r4, lsr #3
    67a4:	andeq	fp, r0, sl, lsr #2
    67a8:	andeq	ip, r0, r8, asr #32
    67ac:	andeq	fp, r0, sl, lsr #2
    67b0:	andeq	ip, r0, r4, lsr #32
    67b4:	bmi	2737f8 <fchmod@plt+0x271770>
    67b8:	addlt	fp, r3, r0, lsl #10
    67bc:	blmi	230bd4 <fchmod@plt+0x22eb4c>
    67c0:			; <UNDEFINED> instruction: 0xf851447a
    67c4:	ldmpl	r3, {r2, r8, r9, fp}^
    67c8:	movwls	r6, #6171	; 0x181b
    67cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    67d0:			; <UNDEFINED> instruction: 0xf7ff9100
    67d4:			; <UNDEFINED> instruction: 0xf7fffdb5
    67d8:	svclt	0x0000ff95
    67dc:	strdeq	pc, [r1], -r4
    67e0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    67e4:			; <UNDEFINED> instruction: 0xf7ffb508
    67e8:			; <UNDEFINED> instruction: 0xf7fffdab
    67ec:	svclt	0x0000ff8b
    67f0:	bmi	733834 <fchmod@plt+0x7317ac>
    67f4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    67f8:	addlt	fp, r9, r0, lsl #10
    67fc:	stcge	8, cr5, [sl], {211}	; 0xd3
    6800:	movwls	r6, #30747	; 0x781b
    6804:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6808:	bl	9c47fc <fchmod@plt+0x9c2774>
    680c:	blpl	144964 <fchmod@plt+0x1428dc>
    6810:	strls	r4, [r5], #-1569	; 0xfffff9df
    6814:	strtmi	r6, [r8], -r6, lsl #16
    6818:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    681c:	stcle	8, cr2, [r1], {-0}
    6820:			; <UNDEFINED> instruction: 0xff70f7ff
    6824:	movwcs	r4, #3089	; 0xc11
    6828:	ldrtmi	r9, [r0], -r6, lsl #6
    682c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    6830:	movwls	r6, #14747	; 0x399b
    6834:	b	ff0c4828 <fchmod@plt+0xff0c27a0>
    6838:	tstcs	r1, sp, lsl #20
    683c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    6840:	stmdage	r6, {ip, pc}
    6844:	b	fe744838 <fchmod@plt+0xfe7427b0>
    6848:	stclle	8, cr2, [r9]
    684c:	blmi	2608e4 <fchmod@plt+0x25e85c>
    6850:	stmibvs	r0!, {r1, r2, r8, sl, fp, ip, pc}
    6854:	cmncc	r4, #2063597568	; 0x7b000000
    6858:	mulle	r1, r8, r2
    685c:	stmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6860:	ldrb	r6, [sp, r5, lsr #3]
    6864:			; <UNDEFINED> instruction: 0x0001f5be
    6868:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    686c:	andeq	r1, r2, ip, lsr sl
    6870:	andeq	sl, r0, sl, ror #13
    6874:	andeq	r1, r2, r0, lsr #20
    6878:	andscs	fp, ip, r8, lsl #10
    687c:	b	fe4c4870 <fchmod@plt+0xfe4c27e8>
    6880:	bmi	272d88 <fchmod@plt+0x270d00>
    6884:	stmib	r0, {r8, sp}^
    6888:	ldrbtmi	r1, [sl], #-261	; 0xfffffefb
    688c:	andsvs	r6, r0, r1, lsl r8
    6890:	stclt	0, cr6, [r8, #-4]
    6894:	andcs	r4, r5, #81920	; 0x14000
    6898:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    689c:			; <UNDEFINED> instruction: 0xf7fb4478
    68a0:			; <UNDEFINED> instruction: 0xf7ffe9dc
    68a4:	svclt	0x0000ffa5
    68a8:	ldrdeq	r1, [r2], -lr
    68ac:	muleq	r0, r6, r0
    68b0:	andeq	fp, r0, ip, lsl #30
    68b4:			; <UNDEFINED> instruction: 0x4615b570
    68b8:	strmi	r4, [lr], -r4, lsl #12
    68bc:			; <UNDEFINED> instruction: 0xffdcf7ff
    68c0:	andcs	r4, r0, #4, 22	; 0x1000
    68c4:	addsvs	r4, sl, fp, ror r4
    68c8:	smlabtvs	r5, r6, r0, r6
    68cc:	strcs	lr, [r1], #-2496	; 0xfffff640
    68d0:	svclt	0x0000bd70
    68d4:	andeq	r1, r2, r4, lsr #19
    68d8:			; <UNDEFINED> instruction: 0xf7ffb510
    68dc:	andcs	pc, r0, #820	; 0x334
    68e0:			; <UNDEFINED> instruction: 0x4c064b05
    68e4:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
    68e8:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    68ec:	stmib	r0, {r1, r3, r4, r7, sp, lr}^
    68f0:	tstvs	r2, r2, lsl #8
    68f4:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
    68f8:	andeq	r1, r2, r2, lsl #19
    68fc:			; <UNDEFINED> instruction: 0xfffff901
    6900:			; <UNDEFINED> instruction: 0xfffffd27
    6904:	strdlt	fp, [r3], r0
    6908:	ldrmi	r4, [r6], -pc, lsl #12
    690c:			; <UNDEFINED> instruction: 0xf7ff4605
    6910:	stcmi	15, cr15, [r6], {179}	; 0xb3
    6914:	andcs	r2, r0, #1073741824	; 0x40000000
    6918:	adcvs	r4, r2, ip, ror r4
    691c:	sbcvs	r9, r7, r1
    6920:	stmib	r0, {r1, r2, r8, sp, lr}^
    6924:	andlt	r1, r3, r1, lsl #10
    6928:	svclt	0x0000bdf0
    692c:	andeq	r1, r2, r0, asr r9
    6930:			; <UNDEFINED> instruction: 0x4605b538
    6934:	strmi	r2, [ip], -r8, lsr #32
    6938:	b	d4492c <fchmod@plt+0xd428a4>
    693c:	bmi	3f2f44 <fchmod@plt+0x3f0ebc>
    6940:	stmib	r0, {r8, r9, sp}^
    6944:	ldrbtmi	r5, [sl], #-1029	; 0xfffffbfb
    6948:	ldmdavs	r1, {r0, r1, r7, sp, lr}
    694c:	stmdbvs	r9, {r1, r4, fp, sp, lr}^
    6950:	tstvs	r3, r3, asr #32
    6954:	sbcvs	r6, r3, r1
    6958:	movwcc	lr, #31168	; 0x79c0
    695c:	ldflts	f6, [r8, #-320]!	; 0xfffffec0
    6960:	andcs	r4, r5, #7168	; 0x1c00
    6964:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    6968:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    696c:	ldrbtmi	r6, [r8], #-2204	; 0xfffff764
    6970:	addsvs	r3, ip, r1, lsl #8
    6974:	ldmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6978:			; <UNDEFINED> instruction: 0xff3af7ff
    697c:	andeq	r1, r2, r2, lsr #18
    6980:	andeq	r1, r2, r2, lsl #18
    6984:	andeq	sl, r0, sl, ror #31
    6988:	andeq	fp, r0, sl, lsr lr
    698c:	svcmi	0x00f0e92d
    6990:	ldcmi	0, cr11, [sp, #-524]!	; 0xfffffdf4
    6994:	ldcmi	6, cr4, [sp], #-524	; 0xfffffdf4
    6998:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
    699c:	ldrmi	r9, [r0], ip, lsl #28
    69a0:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    69a4:	streq	pc, [sl, #-262]	; 0xfffffefa
    69a8:	beq	42aec <fchmod@plt+0x40a64>
    69ac:	strls	r6, [r1], #-2084	; 0xfffff7dc
    69b0:	streq	pc, [r0], #-79	; 0xffffffb1
    69b4:	adceq	r4, sp, r6, lsr ip
    69b8:			; <UNDEFINED> instruction: 0x4628447c
    69bc:	ldrdgt	pc, [r8], -r4
    69c0:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    69c4:	stcls	0, cr6, [sp], {163}	; 0xa3
    69c8:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69cc:	eorsle	r2, sl, r0, lsl #16
    69d0:	mvnscc	pc, pc, asr #32
    69d4:			; <UNDEFINED> instruction: 0xf1002300
    69d8:	ldmdane	r2!, {r5, sl, fp}^
    69dc:	andlt	pc, r8, r0, asr #17
    69e0:	andls	pc, r4, r0, asr #17
    69e4:	andshi	pc, r0, r0, asr #17
    69e8:	bicvs	r6, r6, r7, asr #1
    69ec:	stmib	r0, {sl, ip, pc}^
    69f0:	cmnlt	r6, r5, lsl #6
    69f4:	tsteq	ip, r0, lsl #2	; <UNPREDICTABLE>
    69f8:	strls	r3, [r0], #-1028	; 0xfffffbfc
    69fc:			; <UNDEFINED> instruction: 0xf8543a01
    6a00:			; <UNDEFINED> instruction: 0xf8413c04
    6a04:	mrrcne	15, 0, r3, r3, cr4	; <UNPREDICTABLE>
    6a08:	stfccd	f5, [r8, #-984]!	; 0xfffffc28
    6a0c:	blmi	857cc4 <fchmod@plt+0x855c3c>
    6a10:			; <UNDEFINED> instruction: 0xf8cc2200
    6a14:	ldrbtmi	r2, [fp], #-0
    6a18:	ldmdavs	ip, {r0, r1, r2, r3, r4, r9, fp, lr}
    6a1c:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    6a20:	stmdbvs	r4!, {r4, r7, r9, lr}^
    6a24:	cmpvs	r8, r4
    6a28:	ldmvs	sl, {r3, r4, ip, lr, pc}
    6a2c:	addsvs	r3, sl, r1, lsl #20
    6a30:	blmi	5992a0 <fchmod@plt+0x597218>
    6a34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a38:	blls	60aa8 <fchmod@plt+0x5ea20>
    6a3c:	qaddle	r4, sl, fp
    6a40:	pop	{r0, r1, ip, sp, pc}
    6a44:	mrccs	15, 0, r8, cr4, cr0, {7}
    6a48:			; <UNDEFINED> instruction: 0xf7fbd815
    6a4c:			; <UNDEFINED> instruction: 0xf8d0ea06
    6a50:	ldmdami	r3, {sp, pc}
    6a54:			; <UNDEFINED> instruction: 0xe7bb4478
    6a58:	stmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a5c:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a60:	andcs	r4, r5, #16, 18	; 0x40000
    6a64:			; <UNDEFINED> instruction: 0xf8c04479
    6a68:	stmdami	pc, {sp, pc}	; <UNPREDICTABLE>
    6a6c:			; <UNDEFINED> instruction: 0xf7fb4478
    6a70:			; <UNDEFINED> instruction: 0xf7ffe8f4
    6a74:	stmdbmi	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    6a78:	stmdami	sp, {r0, r2, r9, sp}
    6a7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6a80:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a84:	mrc2	7, 5, pc, cr4, cr15, {7}
    6a88:	andeq	pc, r1, sl, lsl r4	; <UNPREDICTABLE>
    6a8c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6a90:			; <UNDEFINED> instruction: 0x000218b0
    6a94:	andeq	r1, r2, r2, asr r8
    6a98:	andeq	r1, r2, r8, asr r8
    6a9c:	andeq	pc, r1, r0, lsl #7
    6aa0:	andeq	r1, r2, r0, lsr #16
    6aa4:	strdeq	sl, [r0], -r0
    6aa8:	andeq	fp, r0, ip, lsr sp
    6aac:	strdeq	sl, [r0], -ip
    6ab0:	andeq	fp, r0, sl, lsr #26
    6ab4:	movwcs	fp, #1036	; 0x40c
    6ab8:	addlt	fp, r5, r0, lsr r5
    6abc:	ldrd	pc, [r8], #-143	; 0xffffff71
    6ac0:			; <UNDEFINED> instruction: 0xf8dfac08
    6ac4:	ldrmi	ip, [sl], -r8, asr #32
    6ac8:			; <UNDEFINED> instruction: 0xf85444fe
    6acc:			; <UNDEFINED> instruction: 0xf85e5b04
    6ad0:			; <UNDEFINED> instruction: 0xf8dcc00c
    6ad4:			; <UNDEFINED> instruction: 0xf8cdc000
    6ad8:			; <UNDEFINED> instruction: 0xf04fc00c
    6adc:	stmib	sp, {sl, fp}^
    6ae0:	strls	r5, [r2], #-1024	; 0xfffffc00
    6ae4:			; <UNDEFINED> instruction: 0xff52f7ff
    6ae8:	blmi	219314 <fchmod@plt+0x21728c>
    6aec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6af0:	blls	e0b60 <fchmod@plt+0xdead8>
    6af4:	qaddle	r4, sl, r4
    6af8:	pop	{r0, r2, ip, sp, pc}
    6afc:	andlt	r4, r2, r0, lsr r0
    6b00:			; <UNDEFINED> instruction: 0xf7fb4770
    6b04:	svclt	0x0000e8b6
    6b08:	andeq	pc, r1, ip, ror #5
    6b0c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6b10:	andeq	pc, r1, r8, asr #5
    6b14:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    6b18:	ldrbtmi	fp, [ip], #1328	; 0x530
    6b1c:	addlt	r4, r5, lr, lsl #26
    6b20:			; <UNDEFINED> instruction: 0xf85cac08
    6b24:	stmdavs	sp!, {r0, r2, ip, lr}
    6b28:			; <UNDEFINED> instruction: 0xf04f9503
    6b2c:			; <UNDEFINED> instruction: 0xf8540500
    6b30:	stmib	sp, {r2, r8, r9, fp, ip, lr}^
    6b34:	strls	r5, [r2], #-1024	; 0xfffffc00
    6b38:			; <UNDEFINED> instruction: 0xff28f7ff
    6b3c:	blmi	199360 <fchmod@plt+0x1972d8>
    6b40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b44:	blls	e0bb4 <fchmod@plt+0xdeb2c>
    6b48:	qaddle	r4, sl, r1
    6b4c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    6b50:	stm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b54:	muleq	r1, sl, r2
    6b58:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6b5c:	andeq	pc, r1, r4, ror r2	; <UNPREDICTABLE>
    6b60:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    6b64:	svclt	0x00183800
    6b68:	ldrbmi	r2, [r0, -r1]!
    6b6c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    6b70:	ldcmi	0, cr11, [r5], {135}	; 0x87
    6b74:	blmi	5713a0 <fchmod@plt+0x56f318>
    6b78:			; <UNDEFINED> instruction: 0xf852447c
    6b7c:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    6b80:	movwls	r6, #22555	; 0x581b
    6b84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b88:	stmib	sp, {r8, r9, sp}^
    6b8c:	stmib	sp, {r0, r8, r9, sp}^
    6b90:	cmplt	r0, r3, lsl #6
    6b94:	subvs	r4, r3, r4, lsl #12
    6b98:	stmdage	r2, {r0, r8, r9, sp}
    6b9c:			; <UNDEFINED> instruction: 0xf0066023
    6ba0:	blls	144eac <fchmod@plt+0x142e24>
    6ba4:	bmi	29ee38 <fchmod@plt+0x29cdb0>
    6ba8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    6bac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bb0:	subsmi	r9, sl, r5, lsl #22
    6bb4:			; <UNDEFINED> instruction: 0xf04fd106
    6bb8:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    6bbc:			; <UNDEFINED> instruction: 0x4010e8bd
    6bc0:	ldrbmi	fp, [r0, -r3]!
    6bc4:	ldmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bc8:	andeq	pc, r1, ip, lsr r2	; <UNPREDICTABLE>
    6bcc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6bd0:	andeq	pc, r1, sl, lsl #4
    6bd4:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    6bd8:	ldcmi	0, cr11, [r5], {135}	; 0x87
    6bdc:	blmi	571408 <fchmod@plt+0x56f380>
    6be0:			; <UNDEFINED> instruction: 0xf852447c
    6be4:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    6be8:	movwls	r6, #22555	; 0x581b
    6bec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6bf0:	stmib	sp, {r8, r9, sp}^
    6bf4:	stmib	sp, {r0, r8, r9, sp}^
    6bf8:	cmplt	r0, r3, lsl #6
    6bfc:	subvs	r4, r3, r4, lsl #12
    6c00:	stmdage	r2, {r1, r8, r9, sp}
    6c04:			; <UNDEFINED> instruction: 0xf0066023
    6c08:	blls	144e44 <fchmod@plt+0x142dbc>
    6c0c:	bmi	29eea0 <fchmod@plt+0x29ce18>
    6c10:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    6c14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c18:	subsmi	r9, sl, r5, lsl #22
    6c1c:			; <UNDEFINED> instruction: 0xf04fd106
    6c20:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    6c24:			; <UNDEFINED> instruction: 0x4010e8bd
    6c28:	ldrbmi	fp, [r0, -r3]!
    6c2c:	stmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c30:	ldrdeq	pc, [r1], -r4
    6c34:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6c38:	andeq	pc, r1, r2, lsr #3
    6c3c:	bmi	833c7c <fchmod@plt+0x831bf4>
    6c40:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    6c44:	strdlt	fp, [r8], r0
    6c48:			; <UNDEFINED> instruction: 0x460458d3
    6c4c:	ldmdavs	fp, {r0, r2, r3, r9, sl, fp, sp, pc}
    6c50:			; <UNDEFINED> instruction: 0xf04f9307
    6c54:			; <UNDEFINED> instruction: 0xf7fb0300
    6c58:			; <UNDEFINED> instruction: 0xf856e900
    6c5c:	tstls	r1, r4, lsl #22
    6c60:	ldrtmi	r6, [r8], -r7, lsl #16
    6c64:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c68:	strmi	r9, [r2], -r1, lsl #18
    6c6c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    6c70:	blx	1542c88 <fchmod@plt+0x1540c00>
    6c74:	strls	r2, [r3], -r0, lsl #6
    6c78:	movwcc	lr, #18893	; 0x49cd
    6c7c:	strmi	r9, [r5], -r6, lsl #6
    6c80:	movwcs	fp, #8524	; 0x214c
    6c84:	eorvs	r4, r3, r1, lsl #12
    6c88:	ldrtmi	sl, [r2], -r4, lsl #16
    6c8c:			; <UNDEFINED> instruction: 0xf0066067
    6c90:	blls	1c4dbc <fchmod@plt+0x1c2d34>
    6c94:	strtmi	r6, [r8], -r3, lsr #1
    6c98:	svc	0x008cf7fa
    6c9c:	blmi	2594d0 <fchmod@plt+0x257448>
    6ca0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ca4:	blls	1e0d14 <fchmod@plt+0x1dec8c>
    6ca8:	qaddle	r4, sl, r6
    6cac:	rscscc	pc, pc, pc, asr #32
    6cb0:	pop	{r3, ip, sp, pc}
    6cb4:	strdlt	r4, [r3], -r0
    6cb8:			; <UNDEFINED> instruction: 0xf7fa4770
    6cbc:	svclt	0x0000efda
    6cc0:	andeq	pc, r1, r2, ror r1	; <UNPREDICTABLE>
    6cc4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6cc8:	andeq	sl, r0, r6, asr sp
    6ccc:	andeq	pc, r1, r4, lsl r1	; <UNPREDICTABLE>
    6cd0:			; <UNDEFINED> instruction: 0xf8dfb40e
    6cd4:	ldrlt	ip, [r0, #-100]	; 0xffffff9c
    6cd8:	bge	1f2ef4 <fchmod@plt+0x1f0e6c>
    6cdc:	ldrbtmi	r4, [ip], #2839	; 0xb17
    6ce0:			; <UNDEFINED> instruction: 0xf8524604
    6ce4:	stmdage	r2, {r2, r8, r9, fp, ip}
    6ce8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    6cec:	movwls	r6, #14363	; 0x381b
    6cf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6cf4:			; <UNDEFINED> instruction: 0xf0009201
    6cf8:	stmdavs	r3!, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    6cfc:	blcs	60f8c <fchmod@plt+0x5ef04>
    6d00:	tstle	r3, r2, lsl #18
    6d04:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    6d08:			; <UNDEFINED> instruction: 0xf8f4f004
    6d0c:			; <UNDEFINED> instruction: 0xf7fa9802
    6d10:	bmi	342a60 <fchmod@plt+0x3409d8>
    6d14:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    6d18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d1c:	subsmi	r9, sl, r3, lsl #22
    6d20:	andlt	sp, r5, r8, lsl #2
    6d24:			; <UNDEFINED> instruction: 0x4010e8bd
    6d28:	ldrbmi	fp, [r0, -r3]!
    6d2c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    6d30:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    6d34:	svc	0x009cf7fa
    6d38:	ldrdeq	pc, [r1], -r6
    6d3c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6d40:	andeq	sl, r0, r2, lsr #4
    6d44:	muleq	r1, lr, r0
    6d48:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    6d4c:	movwcs	r6, #2186	; 0x88a
    6d50:	stmdavs	ip, {r4, sl, ip, sp, pc}
    6d54:	andvs	r6, fp, r4
    6d58:	blmi	144ed4 <fchmod@plt+0x142e4c>
    6d5c:	addvs	r6, fp, r2, lsl #1
    6d60:	svclt	0x00004770
    6d64:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    6d68:	stmib	r0, {r2, r9, sl, lr}^
    6d6c:	stmvs	r0, {r8, sl, ip, lr}
    6d70:	svc	0x0020f7fa
    6d74:	ldclt	0, cr6, [r8, #-660]!	; 0xfffffd6c
    6d78:	mvnsmi	lr, #737280	; 0xb4000
    6d7c:	tstlt	r2, #22020096	; 0x1500000
    6d80:	strmi	r4, [r9], r0, lsl #13
    6d84:	strmi	r2, [pc], -r0, lsl #12
    6d88:	ldrtmi	r4, [r9], -sl, lsr #12
    6d8c:			; <UNDEFINED> instruction: 0xf7fa4640
    6d90:	mcrrne	14, 15, lr, r3, cr8
    6d94:	andle	r4, r9, r4, lsl #12
    6d98:	bne	b73220 <fchmod@plt+0xb71198>
    6d9c:	bl	257dbc <fchmod@plt+0x255d34>
    6da0:	mvnsle	r0, r6, lsl #14
    6da4:			; <UNDEFINED> instruction: 0x46204634
    6da8:	mvnshi	lr, #12386304	; 0xbd0000
    6dac:	ldmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6db0:	blcs	2e0dc4 <fchmod@plt+0x2ded3c>
    6db4:	blcs	136a1c <fchmod@plt+0x134994>
    6db8:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    6dbc:	rsbsmi	sp, r4, #243	; 0xf3
    6dc0:	pop	{r5, r9, sl, lr}
    6dc4:			; <UNDEFINED> instruction: 0x461483f8
    6dc8:	svclt	0x0000e7ed
    6dcc:	mvnsmi	lr, #737280	; 0xb4000
    6dd0:	tstlt	r2, #22020096	; 0x1500000
    6dd4:	strmi	r4, [r9], r0, lsl #13
    6dd8:	strmi	r2, [pc], -r0, lsl #12
    6ddc:	ldrtmi	r4, [r9], -sl, lsr #12
    6de0:			; <UNDEFINED> instruction: 0xf7fb4640
    6de4:	mcrrne	8, 7, lr, r3, cr6
    6de8:	andle	r4, r9, r4, lsl #12
    6dec:	bne	b73274 <fchmod@plt+0xb711ec>
    6df0:	bl	257e10 <fchmod@plt+0x255d88>
    6df4:	mvnsle	r0, r6, lsl #14
    6df8:			; <UNDEFINED> instruction: 0x46204634
    6dfc:	mvnshi	lr, #12386304	; 0xbd0000
    6e00:	stmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e04:	blcs	2e0e18 <fchmod@plt+0x2ded90>
    6e08:	blcs	136a70 <fchmod@plt+0x1349e8>
    6e0c:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    6e10:	rsbsmi	sp, r4, #243	; 0xf3
    6e14:	pop	{r5, r9, sl, lr}
    6e18:			; <UNDEFINED> instruction: 0x461483f8
    6e1c:	svclt	0x0000e7ed
    6e20:			; <UNDEFINED> instruction: 0xf7fbb508
    6e24:	eorcs	lr, r6, #1703936	; 0x1a0000
    6e28:			; <UNDEFINED> instruction: 0xf04f4603
    6e2c:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    6e30:	svclt	0x0000bd08
    6e34:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    6e38:	ldrbtmi	r4, [ip], #2857	; 0xb29
    6e3c:	addslt	fp, sp, r0, lsr r5
    6e40:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    6e44:	strmi	r4, [r4], -sp, lsl #12
    6e48:	strbtmi	r4, [sl], -r1, lsl #12
    6e4c:	ldmdavs	fp, {r0, r1, sp}
    6e50:			; <UNDEFINED> instruction: 0xf04f931b
    6e54:			; <UNDEFINED> instruction: 0xf7fb0300
    6e58:	ldrdcc	lr, [r1], -r8
    6e5c:			; <UNDEFINED> instruction: 0xf7fad10e
    6e60:	stmdavs	r3, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6e64:			; <UNDEFINED> instruction: 0xd1242b02
    6e68:	blmi	7596e8 <fchmod@plt+0x757660>
    6e6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e70:	blls	6e0ee0 <fchmod@plt+0x6dee58>
    6e74:	tstle	sl, sl, asr r0
    6e78:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
    6e7c:	strtmi	r9, [r8], -r7, lsl #20
    6e80:			; <UNDEFINED> instruction: 0xf7fa9906
    6e84:	ldrdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    6e88:	stmdbls	r4, {r0, r2, r3, r4, ip, lr, pc}
    6e8c:	vld1.8	{d4-d6}, [r1 :128], r8
    6e90:			; <UNDEFINED> instruction: 0xf7fb4170
    6e94:	andcc	lr, r1, r8, lsr #17
    6e98:	ldmdbmi	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    6e9c:	ldmdami	r3, {r0, r2, r9, sp}
    6ea0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6ea4:	mrc	7, 6, APSR_nzcv, cr8, cr10, {7}
    6ea8:			; <UNDEFINED> instruction: 0xf7ff4629
    6eac:			; <UNDEFINED> instruction: 0xf7fafca1
    6eb0:	stmdbmi	pc, {r5, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    6eb4:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    6eb8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6ebc:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6ec0:			; <UNDEFINED> instruction: 0xf7ff4621
    6ec4:	stmdbmi	ip, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    6ec8:	stmdami	ip, {r0, r2, r9, sp}
    6ecc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6ed0:	mcr	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    6ed4:			; <UNDEFINED> instruction: 0xf7ff4629
    6ed8:	svclt	0x0000fc8b
    6edc:	andeq	lr, r1, sl, ror pc
    6ee0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6ee4:	andeq	lr, r1, r8, asr #30
    6ee8:	andeq	sl, r0, r4, lsl #23
    6eec:	andeq	fp, r0, r6, lsl #18
    6ef0:	andeq	sl, r0, r4, lsl fp
    6ef4:	andeq	fp, r0, lr, ror #17
    6ef8:	andeq	sl, r0, r4, lsr #22
    6efc:	ldrdeq	fp, [r0], -sl
    6f00:			; <UNDEFINED> instruction: 0x4617b5f0
    6f04:	addslt	r4, sp, fp, lsr sl
    6f08:			; <UNDEFINED> instruction: 0x46044b3b
    6f0c:			; <UNDEFINED> instruction: 0x4608447a
    6f10:	tstcs	r0, lr, lsl #12
    6f14:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6f18:			; <UNDEFINED> instruction: 0xf04f931b
    6f1c:			; <UNDEFINED> instruction: 0xf0050300
    6f20:	strtmi	pc, [r0], -sp, lsr #29
    6f24:			; <UNDEFINED> instruction: 0xf7fa2100
    6f28:	cdpne	15, 0, cr14, cr5, cr6, {1}
    6f2c:			; <UNDEFINED> instruction: 0x466adb3d
    6f30:	andcs	r4, r3, r9, lsr #12
    6f34:	mcr	7, 7, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    6f38:	blle	1110f40 <fchmod@plt+0x110eeb8>
    6f3c:			; <UNDEFINED> instruction: 0xf4039b04
    6f40:			; <UNDEFINED> instruction: 0xf5b34370
    6f44:	tstle	r5, r0, lsl #30
    6f48:	movwcs	lr, #51677	; 0xc9dd
    6f4c:	tsteq	r3, r2, asr sl
    6f50:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    6f54:			; <UNDEFINED> instruction: 0x4611d01b
    6f58:			; <UNDEFINED> instruction: 0xf0054630
    6f5c:	bls	3469a0 <fchmod@plt+0x344918>
    6f60:			; <UNDEFINED> instruction: 0x462868b1
    6f64:			; <UNDEFINED> instruction: 0xff08f7ff
    6f68:	blle	e90f70 <fchmod@plt+0xe8eee8>
    6f6c:	strcs	r9, [r0], #-2828	; 0xfffff4f4
    6f70:	and	r6, ip, r3, lsr r0
    6f74:	andcs	r4, r5, #540672	; 0x84000
    6f78:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    6f7c:			; <UNDEFINED> instruction: 0xf7fa4478
    6f80:	strtmi	lr, [r2], -ip, ror #28
    6f84:	ldrtmi	r4, [r8], -r1, lsl #12
    6f88:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    6f8c:	strtmi	r4, [r8], -r4, lsl #12
    6f90:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f94:	blmi	619808 <fchmod@plt+0x617780>
    6f98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f9c:	blls	6e100c <fchmod@plt+0x6def84>
    6fa0:	qsuble	r4, sl, r4
    6fa4:	andslt	r4, sp, r0, lsr #12
    6fa8:	ldmdbmi	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6fac:	ldmdami	r7, {r0, r2, r9, sp}
    6fb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6fb4:	mrc	7, 2, APSR_nzcv, cr0, cr10, {7}
    6fb8:	strmi	r4, [r1], -r2, lsr #12
    6fbc:			; <UNDEFINED> instruction: 0xf7ff4638
    6fc0:			; <UNDEFINED> instruction: 0x4604fe3d
    6fc4:	ldmdbmi	r2, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6fc8:	ldmdami	r2, {r0, r2, r9, sp}
    6fcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6fd0:	mcr	7, 2, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    6fd4:	strmi	r4, [r1], -r2, lsr #12
    6fd8:			; <UNDEFINED> instruction: 0xf7ff4638
    6fdc:	strmi	pc, [r4], -pc, lsr #28
    6fe0:	stmdbmi	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6fe4:	stmdami	sp, {r0, r2, r9, sp}
    6fe8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6fec:			; <UNDEFINED> instruction: 0xf7fae7f0
    6ff0:	svclt	0x0000ee40
    6ff4:	andeq	lr, r1, r8, lsr #29
    6ff8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6ffc:	strdeq	sl, [r0], -r6
    7000:	andeq	fp, r0, ip, lsr #16
    7004:	andeq	lr, r1, ip, lsl lr
    7008:	andeq	sl, r0, r0, lsr #21
    700c:	strdeq	fp, [r0], -r6
    7010:	muleq	r0, r4, sl
    7014:	ldrdeq	fp, [r0], -sl
    7018:	andeq	sl, r0, r4, lsr #21
    701c:			; <UNDEFINED> instruction: 0x0000b7be
    7020:			; <UNDEFINED> instruction: 0x4616b570
    7024:	addlt	r4, lr, lr, lsl sl
    7028:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    702c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7030:			; <UNDEFINED> instruction: 0xf04f930d
    7034:	cdpne	3, 0, cr0, cr3, cr0, {0}
    7038:	bge	13dca4 <fchmod@plt+0x13bc1c>
    703c:	movwcs	r2, #8461	; 0x210d
    7040:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    7044:	stmib	sp, {r2, r8, r9, ip, pc}^
    7048:	movwcs	r4, #1286	; 0x506
    704c:	strmi	lr, [r8, #-2509]	; 0xfffff633
    7050:			; <UNDEFINED> instruction: 0xf7fa930a
    7054:	andcc	lr, r1, r0, ror pc
    7058:	bmi	4fb0c0 <fchmod@plt+0x4f9038>
    705c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    7060:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7064:	subsmi	r9, sl, sp, lsl #22
    7068:	andlt	sp, lr, lr, lsl #2
    706c:	bmi	3f6634 <fchmod@plt+0x3f45ac>
    7070:	stmdami	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    7074:	movwls	r2, #8574	; 0x217e
    7078:	blmi	398268 <fchmod@plt+0x3961e0>
    707c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    7080:	ldrbtmi	r6, [fp], #-1024	; 0xfffffc00
    7084:	blx	ff3c5088 <fchmod@plt+0xff3c3000>
    7088:	ldcl	7, cr15, [r2, #1000]!	; 0x3e8
    708c:	andcs	r4, r5, #163840	; 0x28000
    7090:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    7094:			; <UNDEFINED> instruction: 0xf7fa4478
    7098:	ldrtmi	lr, [r1], -r0, ror #27
    709c:	blx	fea450a2 <fchmod@plt+0xfea4301a>
    70a0:	andeq	lr, r1, sl, lsl #27
    70a4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    70a8:	andeq	lr, r1, r6, asr sp
    70ac:	andeq	sl, r0, r8, lsr #22
    70b0:	andeq	sl, r0, r8, lsr sl
    70b4:	andeq	sl, r0, sl, lsl sl
    70b8:	andeq	sl, r0, lr, lsr sl
    70bc:	andeq	fp, r0, r4, lsl r7
    70c0:	ldmib	r1, {r0, r1, r3, fp, sp, lr}^
    70c4:	ldmdavs	r8, {r0, r9, ip}
    70c8:	svclt	0x00aaf7ff
    70cc:	strdlt	fp, [fp], r0
    70d0:			; <UNDEFINED> instruction: 0x460d4c1d
    70d4:			; <UNDEFINED> instruction: 0x466a4b1d
    70d8:	tstcs	ip, ip, ror r4
    70dc:	strcs	r2, [r0, -r0, lsl #12]
    70e0:	strcs	r5, [r0], #-2275	; 0xfffff71d
    70e4:	movwls	r6, #38939	; 0x981b
    70e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    70ec:	stmib	sp, {r0, r8, r9, sp}^
    70f0:	movwls	r6, #1794	; 0x702
    70f4:	strvs	lr, [r4, -sp, asr #19]
    70f8:			; <UNDEFINED> instruction: 0xf7fa9406
    70fc:	andcc	lr, r1, ip, lsl pc
    7100:			; <UNDEFINED> instruction: 0xf9bdd016
    7104:	blcs	5310c <fchmod@plt+0x51084>
    7108:	qadd16mi	fp, r0, r8
    710c:	bmi	43b138 <fchmod@plt+0x4390b0>
    7110:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    7114:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7118:	subsmi	r9, sl, r9, lsl #22
    711c:	andlt	sp, fp, r2, lsl r1
    7120:	stcls	13, cr11, [r6, #-960]	; 0xfffffc40
    7124:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7128:	svclt	0x00181a28
    712c:	strb	r2, [lr, r1]!
    7130:	andcs	r4, r5, #8, 18	; 0x20000
    7134:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    7138:			; <UNDEFINED> instruction: 0xf7fa4478
    713c:	strtmi	lr, [r9], -lr, lsl #27
    7140:	blx	e45146 <fchmod@plt+0xe430be>
    7144:	ldc	7, cr15, [r4, #1000]	; 0x3e8
    7148:	ldrdeq	lr, [r1], -ip
    714c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7150:	andeq	lr, r1, r2, lsr #25
    7154:	andeq	sl, r0, lr, lsr #19
    7158:	andeq	fp, r0, r0, ror r6
    715c:	mvnsmi	lr, #737280	; 0xb4000
    7160:	ldrmi	r4, [r5], -lr, lsl #12
    7164:	bmi	ad89b0 <fchmod@plt+0xad6928>
    7168:	blmi	ad89ec <fchmod@plt+0xad6964>
    716c:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    7170:	stmdavs	r0, {r2, r9, sl, lr}
    7174:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7178:			; <UNDEFINED> instruction: 0xf04f58d3
    717c:	ldmdavs	fp, {r8, fp}
    7180:			; <UNDEFINED> instruction: 0xf04f930b
    7184:			; <UNDEFINED> instruction: 0xf0000300
    7188:	cdpcs	13, 0, cr15, cr1, cr15, {2}
    718c:	bge	a1214 <fchmod@plt+0x9f18c>
    7190:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    7194:	tstcs	lr, ip, lsl #30
    7198:	movwls	r2, #8461	; 0x210d
    719c:	stmib	sp, {r8, r9, sp}^
    71a0:	stmib	sp, {r2, r8, fp, pc}^
    71a4:	movwls	r8, #35078	; 0x8906
    71a8:	mcr	7, 6, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    71ac:	tstle	r9, r1
    71b0:	mrc	7, 2, APSR_nzcv, cr2, cr10, {7}
    71b4:	stmdavs	r3, {r0, r2, r9, sp}
    71b8:			; <UNDEFINED> instruction: 0xf0333b0b
    71bc:	tstle	r8, r2, lsl #6
    71c0:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    71c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    71c8:	stcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    71cc:			; <UNDEFINED> instruction: 0xf7ff4639
    71d0:	ldmdbmi	r4, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    71d4:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    71d8:			; <UNDEFINED> instruction: 0xf7fa4478
    71dc:			; <UNDEFINED> instruction: 0x4639ed3e
    71e0:	blx	1c51e6 <fchmod@plt+0x1c315e>
    71e4:			; <UNDEFINED> instruction: 0x46234811
    71e8:			; <UNDEFINED> instruction: 0xf04f2203
    71ec:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    71f0:	strls	r9, [r0, #-1793]	; 0xfffff8ff
    71f4:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    71f8:	blmi	1d9a34 <fchmod@plt+0x1d79ac>
    71fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7200:	blls	2e1270 <fchmod@plt+0x2df1e8>
    7204:	qaddle	r4, sl, r2
    7208:	pop	{r0, r2, r3, ip, sp, pc}
    720c:			; <UNDEFINED> instruction: 0xf7fa83f0
    7210:	svclt	0x0000ed30
    7214:	andeq	lr, r1, r6, asr #24
    7218:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    721c:	andeq	sl, r0, r8, asr #18
    7220:	andeq	fp, r0, r2, ror #11
    7224:	andeq	sl, r0, r6, asr r9
    7228:	ldrdeq	fp, [r0], -r0
    722c:			; <UNDEFINED> instruction: 0xfffffecf
    7230:			; <UNDEFINED> instruction: 0x0001ebb8
    7234:	blmi	d59b0c <fchmod@plt+0xd57a84>
    7238:	push	{r1, r3, r4, r5, r6, sl, lr}
    723c:	strdlt	r4, [sl], r0
    7240:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7244:			; <UNDEFINED> instruction: 0xf04f9309
    7248:	stmdacs	r0, {r8, r9}
    724c:	qaddcs	sp, r0, r0
    7250:			; <UNDEFINED> instruction: 0xf7fa4607
    7254:	mcrne	13, 0, lr, cr4, cr0, {4}
    7258:			; <UNDEFINED> instruction: 0xf8dfdb40
    725c:	andcs	r8, r5, #180	; 0xb4
    7260:			; <UNDEFINED> instruction: 0xf04f492c
    7264:	ldrbtmi	r3, [r8], #2815	; 0xaff
    7268:	blcc	33ac <fchmod@plt+0x1324>
    726c:			; <UNDEFINED> instruction: 0x46404479
    7270:	ldcl	7, cr15, [r2], #1000	; 0x3e8
    7274:	blx	1343280 <fchmod@plt+0x13411f8>
    7278:	ldrmi	r2, [r1], -r0, lsl #4
    727c:	stmib	sp, {r1, r2, r8, r9, fp, sp, pc}^
    7280:	movwls	sl, #19202	; 0x4b02
    7284:	strmi	r2, [r6], -r1, lsl #6
    7288:	stmib	sp, {r1, sp}^
    728c:	movwcs	r3, #16384	; 0x4000
    7290:			; <UNDEFINED> instruction: 0xf7fc4620
    7294:	strmi	pc, [r5], -r7, lsr #25
    7298:			; <UNDEFINED> instruction: 0xf0014630
    729c:	strtmi	pc, [r0], -r5, ror #21
    72a0:	mrc	7, 6, APSR_nzcv, cr2, cr10, {7}
    72a4:	blle	2926ac <fchmod@plt+0x290624>
    72a8:	blmi	619b1c <fchmod@plt+0x617a94>
    72ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    72b0:	blls	261320 <fchmod@plt+0x25f298>
    72b4:	qsuble	r4, sl, r5
    72b8:	pop	{r1, r3, ip, sp, pc}
    72bc:	stcls	13, cr8, [r7], {240}	; 0xf0
    72c0:	rscsle	r2, r1, r0, lsr #24
    72c4:	stcl	7, cr15, [r8, #1000]	; 0x3e8
    72c8:	andcs	r4, r5, #20, 18	; 0x50000
    72cc:	andvs	r4, r4, r9, ror r4
    72d0:			; <UNDEFINED> instruction: 0xf7fa4640
    72d4:	ldrtmi	lr, [r9], -r2, asr #25
    72d8:	blx	fe2c52dc <fchmod@plt+0xfe2c3254>
    72dc:	andcs	r4, r5, #16, 18	; 0x40000
    72e0:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    72e4:			; <UNDEFINED> instruction: 0xf7fa4478
    72e8:			; <UNDEFINED> instruction: 0x4639ecb8
    72ec:	blx	fe0452f0 <fchmod@plt+0xfe043268>
    72f0:	bicscs	r4, r1, sp, lsl #20
    72f4:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
    72f8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    72fc:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    7300:			; <UNDEFINED> instruction: 0xf990f7ff
    7304:	ldc	7, cr15, [r4], #1000	; 0x3e8
    7308:	andeq	lr, r1, ip, ror fp
    730c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7310:	andeq	fp, r0, r2, asr #10
    7314:	strdeq	sl, [r0], -ip
    7318:	andeq	lr, r1, r8, lsl #22
    731c:			; <UNDEFINED> instruction: 0x0000a8b0
    7320:	andeq	sl, r0, r2, ror r8
    7324:	andeq	fp, r0, r4, asr #9
    7328:	andeq	sl, r0, r8, lsr #17
    732c:	andeq	sl, r0, r6, asr #16
    7330:			; <UNDEFINED> instruction: 0x0000a7b6
    7334:	cmplt	r8, r0, lsl r5
    7338:	blx	19c3342 <fchmod@plt+0x19c12ba>
    733c:			; <UNDEFINED> instruction: 0xf0024604
    7340:	blmi	206cc4 <fchmod@plt+0x204c3c>
    7344:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    7348:	ldclt	0, cr6, [r0, #-112]	; 0xffffff90
    734c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    7350:	ldc	7, cr15, [ip, #-1000]	; 0xfffffc18
    7354:	mvnle	r2, r0, lsl #16
    7358:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    735c:	svclt	0x0000e7ec
    7360:	andeq	lr, r1, r6, lsl sp
    7364:	andeq	sl, r0, sl, ror #16
    7368:	strdeq	r8, [r0], -r2
    736c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7370:			; <UNDEFINED> instruction: 0x47706818
    7374:	andeq	lr, r1, lr, ror #25
    7378:	strmi	r4, [r2], -r3, lsl #22
    737c:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    7380:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    7384:	cdplt	0, 12, cr15, cr10, cr3, {0}
    7388:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    738c:	andeq	r9, r0, ip, lsr r7
    7390:	movwcs	fp, #1336	; 0x538
    7394:	cmnlt	r1, r3
    7398:	strmi	r4, [ip], -r5, lsl #12
    739c:			; <UNDEFINED> instruction: 0xf0002008
    73a0:	stmdavs	sl!, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    73a4:	andvs	r6, r2, r3, ror #16
    73a8:	subvs	r6, r3, r4, lsr #16
    73ac:	stccs	0, cr6, [r0], {40}	; 0x28
    73b0:	ldfltd	f5, [r8, #-976]!	; 0xfffffc30
    73b4:	stmdavs	r0, {r1, r9, sl, lr}
    73b8:			; <UNDEFINED> instruction: 0x4604b510
    73bc:	ldmib	r0, {r5, r8, ip, sp, pc}^
    73c0:	andsvs	r1, r1, r0, lsl #8
    73c4:	bl	ffdc53b4 <fchmod@plt+0xffdc332c>
    73c8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    73cc:			; <UNDEFINED> instruction: 0x4604b538
    73d0:	ldrmi	r6, [r8], -r3, lsr #16
    73d4:	ldmib	r3, {r0, r1, r4, r5, r8, ip, sp, pc}^
    73d8:	eorvs	r2, r2, r0, lsl #10
    73dc:	bl	ffac53cc <fchmod@plt+0xffac3344>
    73e0:	mvnsle	r2, r0, lsl #26
    73e4:	svclt	0x0000bd38
    73e8:			; <UNDEFINED> instruction: 0x4604b510
    73ec:			; <UNDEFINED> instruction: 0xf0002004
    73f0:	stmiavs	r3!, {r0, r1, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    73f4:	ldclt	0, cr6, [r0, #-12]
    73f8:	stmdavs	r0, {r0, r1, r9, sl, lr}
    73fc:	ldmib	r0, {r4, r8, ip, sp, pc}^
    7400:	andsvs	r2, sl, r0
    7404:	svclt	0x00004770
    7408:	bllt	ff4c53f8 <fchmod@plt+0xff4c3370>
    740c:	andcs	r4, r0, #12, 16	; 0xc0000
    7410:	ldrbtmi	r4, [r8], #-2316	; 0xfffff6f4
    7414:			; <UNDEFINED> instruction: 0xf500b410
    7418:	ldrbtmi	r2, [r9], #-1151	; 0xfffffb81
    741c:			; <UNDEFINED> instruction: 0xf6043804
    7420:			; <UNDEFINED> instruction: 0xf85074e8
    7424:	teqlt	r3, r4, lsl #30
    7428:	andcs	lr, r6, #3194880	; 0x30c000
    742c:	andne	lr, r8, #3194880	; 0x30c000
    7430:	blcs	214a4 <fchmod@plt+0x1f41c>
    7434:	adcmi	sp, r0, #248, 2	; 0x3e
    7438:			; <UNDEFINED> instruction: 0xf85dd1f3
    743c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    7440:	ldrdeq	r1, [r2], -sl
    7444:			; <UNDEFINED> instruction: 0x000091ba
    7448:	tstcs	r0, r7, lsl #22
    744c:			; <UNDEFINED> instruction: 0xf503447b
    7450:	blcc	10fe54 <fchmod@plt+0x10ddcc>
    7454:	rscvc	pc, r8, #2097152	; 0x200000
    7458:	svcne	0x0004f843
    745c:			; <UNDEFINED> instruction: 0xd1fb4293
    7460:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    7464:			; <UNDEFINED> instruction: 0x47706019
    7468:	andeq	r1, r2, r0, lsr #29
    746c:	andeq	r1, r2, r6, lsl #29
    7470:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7474:			; <UNDEFINED> instruction: 0x47706818
    7478:	andeq	r1, r2, r6, ror lr
    747c:	mvnsmi	lr, #737280	; 0xb4000
    7480:	strmi	fp, [lr], -r3, lsl #1
    7484:			; <UNDEFINED> instruction: 0xf0024607
    7488:			; <UNDEFINED> instruction: 0xf64ffddb
    748c:			; <UNDEFINED> instruction: 0xf2c074fb
    7490:	strmi	r0, [r5], -r3, lsl #8
    7494:	cdp2	0, 13, cr15, cr12, cr3, {0}
    7498:	movweq	pc, #4682	; 0x124a	; <UNPREDICTABLE>
    749c:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    74a0:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    74a4:	andcc	pc, r0, #166912	; 0x28c00
    74a8:	blx	10a5fa <fchmod@plt+0x108572>
    74ac:			; <UNDEFINED> instruction: 0xf8510312
    74b0:	bl	57544 <fchmod@plt+0x554bc>
    74b4:	ldmdblt	ip, {r0, r1, r7, fp}
    74b8:	stmdavs	r3!, {r0, r4, sp, lr, pc}
    74bc:			; <UNDEFINED> instruction: 0x461cb173
    74c0:	stmdavc	r2, {r5, r6, fp, sp, lr}
    74c4:	cmple	fp, pc, lsr #20
    74c8:	strtmi	r3, [r9], -r1
    74cc:	bl	ec54bc <fchmod@plt+0xec3434>
    74d0:	mvnsle	r2, r0, lsl #16
    74d4:	andlt	r4, r3, r0, lsr #12
    74d8:	mvnshi	lr, #12386304	; 0xbd0000
    74dc:			; <UNDEFINED> instruction: 0xf01646a0
    74e0:			; <UNDEFINED> instruction: 0xd12f0902
    74e4:	adcmi	r2, pc, #40	; 0x28
    74e8:	strcs	fp, [r0], -ip, lsr #30
    74ec:	streq	pc, [r1], -r6
    74f0:	blx	ff2434fa <fchmod@plt+0xff241472>
    74f4:			; <UNDEFINED> instruction: 0xf8c04604
    74f8:	bllt	11ab520 <fchmod@plt+0x11a9498>
    74fc:			; <UNDEFINED> instruction: 0xf7fa4628
    7500:	andcc	lr, r2, lr, lsl #25
    7504:	blx	fefc350e <fchmod@plt+0xfefc1486>
    7508:	strtmi	r2, [r9], -pc, lsr #6
    750c:			; <UNDEFINED> instruction: 0xf8004606
    7510:			; <UNDEFINED> instruction: 0xf7fa3b01
    7514:	rsbvs	lr, r6, r8, lsl ip
    7518:	movwcs	r4, #2071	; 0x817
    751c:	ldrbtmi	r4, [r8], #-2327	; 0xfffff6e9
    7520:	ldrbtmi	r6, [r9], #-419	; 0xfffffe5d
    7524:	stmdavs	r2, {r0, r1, r5, sp, lr}
    7528:	andcc	r6, r1, #268435458	; 0x10000002
    752c:	movwcc	lr, #14788	; 0x39c4
    7530:	strtmi	r6, [r0], -r2
    7534:	rsbvs	r6, r3, #-1073741768	; 0xc0000038
    7538:			; <UNDEFINED> instruction: 0xf8c86163
    753c:	andlt	r4, r3, r0
    7540:	mvnshi	lr, #12386304	; 0xbd0000
    7544:	strtmi	r2, [r0], -r0, lsl #8
    7548:	pop	{r0, r1, ip, sp, pc}
    754c:			; <UNDEFINED> instruction: 0xf81583f0
    7550:	blcs	bd655c <fchmod@plt+0xbd44d4>
    7554:			; <UNDEFINED> instruction: 0xf105bf04
    7558:	strdvs	r3, [r5], #-95	; 0xffffffa1
    755c:	ldrb	sp, [fp, lr, asr #3]
    7560:	cmpcs	ip, r7, lsl #22
    7564:	andls	r4, r0, r7, lsl #20
    7568:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    756c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7570:			; <UNDEFINED> instruction: 0xf858f7ff
    7574:	andeq	r1, r2, sl, asr #28
    7578:	andeq	r1, r2, sl, asr #27
    757c:	strheq	r9, [r0], -r2
    7580:	andeq	sl, r0, ip, asr r6
    7584:	andeq	sl, r0, ip, lsr r7
    7588:	andeq	sl, r0, r2, lsl #13
    758c:	svcmi	0x00f0e92d
    7590:	mcrrmi	6, 0, r4, ip, cr7
    7594:	blhi	c2a50 <fchmod@plt+0xc09c8>
    7598:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    759c:	addseq	fp, fp, r5, lsl #1
    75a0:			; <UNDEFINED> instruction: 0xf0001c58
    75a4:	stmdavs	r2!, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
    75a8:	svclt	0x00a22a00
    75ac:	bl	f9b4 <fchmod@plt+0xd92c>
    75b0:	svcne	0x00030282
    75b4:	blle	d8fbc <fchmod@plt+0xd6f34>
    75b8:	svcne	0x0004f843
    75bc:			; <UNDEFINED> instruction: 0xd1fb429a
    75c0:	stclmi	3, cr2, [r1, #-0]
    75c4:			; <UNDEFINED> instruction: 0x469a461e
    75c8:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    75cc:			; <UNDEFINED> instruction: 0xf5059302
    75d0:	blmi	f91bd4 <fchmod@plt+0xf8fb4c>
    75d4:			; <UNDEFINED> instruction: 0xf8df3d04
    75d8:			; <UNDEFINED> instruction: 0xf609b0f8
    75dc:	ldrbtmi	r7, [fp], #-2536	; 0xfffff618
    75e0:	mcr	4, 0, r4, cr8, cr11, {7}
    75e4:			; <UNDEFINED> instruction: 0xf8553a10
    75e8:	bcs	13200 <fchmod@plt+0x11178>
    75ec:	strcs	sp, [r0], #-90	; 0xffffffa6
    75f0:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    75f4:	mvnsle	r2, r0, lsl #20
    75f8:	tstcs	r1, r3, asr r6
    75fc:			; <UNDEFINED> instruction: 0x4638465a
    7600:	strmi	r9, [lr], #-1024	; 0xfffffc00
    7604:	ldcl	7, cr15, [r0], #-1000	; 0xfffffc18
    7608:	bl	212614 <fchmod@plt+0x21058c>
    760c:	svclt	0x001e0184
    7610:	movwcc	r9, #6915	; 0x1b03
    7614:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    7618:			; <UNDEFINED> instruction: 0xf10a45a9
    761c:			; <UNDEFINED> instruction: 0xf1020a01
    7620:	andvs	r0, sl, r1, lsl #4
    7624:	blmi	afbda8 <fchmod@plt+0xaf9d20>
    7628:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    762c:	svclt	0x00c82c00
    7630:	orreq	lr, r4, #8, 22	; 0x2000
    7634:	sub	sp, r2, r2, lsl #24
    7638:	andle	r3, r3, r1, lsl #24
    763c:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    7640:	rscsle	r2, r9, r0, lsl #20
    7644:			; <UNDEFINED> instruction: 0x9090f8df
    7648:	streq	lr, [r4, #2824]	; 0xb08
    764c:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    7650:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    7654:	strbmi	r4, [sl], -r3, lsr #12
    7658:	tstcs	r1, r1, lsl #24
    765c:			; <UNDEFINED> instruction: 0x96004638
    7660:	mcrr	7, 15, pc, r2, cr10	; <UNPREDICTABLE>
    7664:	mvnsle	r1, r3, ror #24
    7668:	bmi	718fc8 <fchmod@plt+0x716f40>
    766c:	blls	8fa78 <fchmod@plt+0x8d9f0>
    7670:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    7674:	ldc	7, cr15, [r8], #-1000	; 0xfffffc18
    7678:	bmi	66e28c <fchmod@plt+0x66c204>
    767c:	ldrtmi	r2, [r8], -r1, lsl #2
    7680:	movwls	r4, #1146	; 0x47a
    7684:			; <UNDEFINED> instruction: 0xf7fa4633
    7688:	ldmdbmi	r6, {r4, r5, sl, fp, sp, lr, pc}
    768c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7690:	blx	feb43698 <fchmod@plt+0xfeb41610>
    7694:	andlt	r4, r5, r0, asr #12
    7698:	blhi	c2994 <fchmod@plt+0xc090c>
    769c:	svcmi	0x00f0e8bd
    76a0:	blt	fe1c5690 <fchmod@plt+0xfe1c3608>
    76a4:	tstcs	r1, r2, lsl #24
    76a8:	ldrbmi	r9, [r3], -r0, lsl #4
    76ac:	bcs	442f14 <fchmod@plt+0x440e8c>
    76b0:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    76b4:			; <UNDEFINED> instruction: 0xf7fa9402
    76b8:			; <UNDEFINED> instruction: 0x4641ec18
    76bc:	blle	ff541570 <fchmod@plt+0xff53f4e8>
    76c0:	svclt	0x0000e7c0
    76c4:	andeq	r1, r2, r0, asr sp
    76c8:	andeq	r1, r2, r2, lsr #26
    76cc:	andeq	sl, r0, r2, lsr r6
    76d0:	andeq	sl, r0, r0, lsr r6
    76d4:	andeq	r1, r2, r0, asr #25
    76d8:	andeq	sl, r0, r2, lsr r6
    76dc:			; <UNDEFINED> instruction: 0x0000a5ba
    76e0:	andeq	sl, r0, r8, asr #11
    76e4:	andeq	sl, r0, r2, ror #11
    76e8:	andcs	fp, r8, r8, lsl #10
    76ec:			; <UNDEFINED> instruction: 0xf974f000
    76f0:	stmib	r0, {r9, sp}^
    76f4:	sfmlt	f2, 4, [r8, #-0]
    76f8:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    76fc:	stmdavs	r3, {r0, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    7700:	ldrbtvc	pc, [sl], #1615	; 0x64f	; <UNPREDICTABLE>
    7704:	vqdmlal.s<illegal width 8>	q10, d0, d13
    7708:	addseq	r0, sl, r3, lsl #8
    770c:	bcc	1188f8 <fchmod@plt+0x116870>
    7710:	and	r4, r4, r1, lsl r4
    7714:	svccs	0x0004f851
    7718:	movwcs	lr, #2496	; 0x9c0
    771c:	adcmi	fp, r3, #950272	; 0xe8000
    7720:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    7724:			; <UNDEFINED> instruction: 0x4628ddf6
    7728:			; <UNDEFINED> instruction: 0x4770bc30
    772c:	ldmdavs	r3, {r1, r3, r5, r9, sl, lr}
    7730:	andvs	r4, r3, r5, lsl r6
    7734:	ldclt	6, cr4, [r0], #-160	; 0xffffff60
    7738:	svclt	0x00004770
    773c:	andeq	r1, r2, r0, ror #23
    7740:	blt	dc5730 <fchmod@plt+0xdc36a8>
    7744:			; <UNDEFINED> instruction: 0x4604b538
    7748:	strmi	r2, [sp], -r8
    774c:			; <UNDEFINED> instruction: 0xf944f000
    7750:	stmib	r0, {r0, r1, r5, fp, sp, lr}^
    7754:	eorvs	r3, r0, r0, lsl #10
    7758:	svclt	0x0000bd38
    775c:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    7760:	strtmi	r4, [r5], -r4, lsl #12
    7764:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    7768:	b	945758 <fchmod@plt+0x9436d0>
    776c:			; <UNDEFINED> instruction: 0xf7fa4628
    7770:			; <UNDEFINED> instruction: 0x2c00ea22
    7774:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    7778:	svclt	0x00004770
    777c:			; <UNDEFINED> instruction: 0x4604b510
    7780:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    7784:	bl	c5774 <fchmod@plt+0xc36ec>
    7788:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
    778c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7790:	ldc	7, cr15, [sl], {250}	; 0xfa
    7794:	pop	{r5, r9, sl, lr}
    7798:			; <UNDEFINED> instruction: 0xf7fa4010
    779c:	stmdbmi	r5, {r0, r2, r4, r7, r9, fp, ip, sp, pc}
    77a0:	ldrbtmi	r2, [r9], #-6
    77a4:	bl	ff345794 <fchmod@plt+0xff34370c>
    77a8:	svclt	0x0000e7ef
    77ac:	andeq	sl, r0, sl, lsr r5
    77b0:	andeq	sl, r0, sl, asr #10
    77b4:	andeq	r8, r0, sl, lsr #5
    77b8:	ldrblt	fp, [r0, #-1039]!	; 0xfffffbf1
    77bc:	ldcmi	0, cr11, [r5], #-560	; 0xfffffdd0
    77c0:	blmi	d9a09c <fchmod@plt+0xd98014>
    77c4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    77c8:	stmdavs	r0!, {r4, r8, sl, fp, ip, pc}
    77cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    77d0:			; <UNDEFINED> instruction: 0xf04f930b
    77d4:	movtlt	r0, #768	; 0x300
    77d8:	blcs	2196c <fchmod@plt+0x1f8e4>
    77dc:	ldcmi	0, cr13, [r0], #-200	; 0xffffff38
    77e0:	movwls	sl, #23313	; 0x5b11
    77e4:			; <UNDEFINED> instruction: 0xf104447c
    77e8:	andls	r0, r3, r8
    77ec:	blx	1543808 <fchmod@plt+0x1541780>
    77f0:	stcge	6, cr4, [r4, #-164]	; 0xffffff5c
    77f4:	stmdals	r3, {r0, r2, r9, fp, ip, pc}
    77f8:	blx	fe543814 <fchmod@plt+0xfe54178c>
    77fc:			; <UNDEFINED> instruction: 0xf7fa4628
    7800:	strtmi	lr, [r8], -ip, lsl #20
    7804:	b	ffb457f4 <fchmod@plt+0xffb4376c>
    7808:	bmi	9b2c28 <fchmod@plt+0x9b0ba0>
    780c:	ldrbtmi	r2, [sl], #-276	; 0xfffffeec
    7810:	strtmi	r4, [r8], -r3, lsl #12
    7814:	b	ff645804 <fchmod@plt+0xff64377c>
    7818:	stmdbvs	r4!, {r5, r6, fp, sp, lr}
    781c:	bmi	8990d0 <fchmod@plt+0x897048>
    7820:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7824:			; <UNDEFINED> instruction: 0xf7fa9400
    7828:	bmi	8425b0 <fchmod@plt+0x840528>
    782c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    7830:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7834:	subsmi	r9, sl, fp, lsl #22
    7838:	andlt	sp, ip, sl, lsr #2
    783c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7840:	ldrbmi	fp, [r0, -r4]!
    7844:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
    7848:	bl	feac5838 <fchmod@plt+0xfeac37b0>
    784c:	rsbvs	r4, r0, r6, lsl #12
    7850:			; <UNDEFINED> instruction: 0xf7fab140
    7854:			; <UNDEFINED> instruction: 0x4630eafc
    7858:	bl	1045848 <fchmod@plt+0x10437c0>
    785c:			; <UNDEFINED> instruction: 0xf0006821
    7860:	ldr	pc, [ip, r3, ror #19]!
    7864:	andcs	r4, r5, #311296	; 0x4c000
    7868:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    786c:			; <UNDEFINED> instruction: 0xf7fa4478
    7870:			; <UNDEFINED> instruction: 0x4605e9f4
    7874:	b	ffc45864 <fchmod@plt+0xffc437dc>
    7878:	tstls	r3, r1, lsr #16
    787c:			; <UNDEFINED> instruction: 0xf7fa6800
    7880:	stmdbls	r3, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    7884:	strtmi	r4, [r8], -r2, lsl #12
    7888:	blx	16c389e <fchmod@plt+0x16c1816>
    788c:	strb	r6, [ip, r6, lsr #32]
    7890:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7894:	andseq	r1, r2, r4, lsl fp
    7898:	andeq	lr, r1, lr, ror #11
    789c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    78a0:			; <UNDEFINED> instruction: 0x00121af4
    78a4:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    78a8:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    78ac:	andeq	lr, r1, r6, lsl #11
    78b0:	andeq	fp, r0, sl, lsl #16
    78b4:	andeq	sl, r0, r2, lsl #9
    78b8:	andeq	sl, r0, ip, lsr pc
    78bc:			; <UNDEFINED> instruction: 0x4604b510
    78c0:	andcs	r4, r5, #163840	; 0x28000
    78c4:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    78c8:			; <UNDEFINED> instruction: 0xf7fa4478
    78cc:	strmi	lr, [r1], -r6, asr #19
    78d0:			; <UNDEFINED> instruction: 0xf0004620
    78d4:	andcs	pc, r8, r9, lsr #19
    78d8:			; <UNDEFINED> instruction: 0xf9d4f000
    78dc:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    78e0:	subvs	r6, r4, sl, asr r9
    78e4:	andvs	r6, r2, r8, asr r1
    78e8:	svclt	0x0000bd10
    78ec:	andeq	sl, r0, lr, asr r4
    78f0:	andeq	sl, r0, r0, ror #29
    78f4:			; <UNDEFINED> instruction: 0x001219fa
    78f8:	bmi	93493c <fchmod@plt+0x9328b4>
    78fc:	ldrblt	r4, [r0, #-2852]!	; 0xfffff4dc
    7900:	cfstrsmi	mvf4, [r4, #-488]!	; 0xfffffe18
    7904:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7908:	mcrls	4, 0, r4, cr6, cr13, {3}
    790c:	movwls	r6, #6171	; 0x181b
    7910:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7914:	movwlt	r6, #14699	; 0x396b
    7918:	ldreq	pc, [r8], #-261	; 0xfffffefb
    791c:	movwls	sl, #2823	; 0xb07
    7920:			; <UNDEFINED> instruction: 0xf0054620
    7924:	bls	46010 <fchmod@plt+0x43f88>
    7928:			; <UNDEFINED> instruction: 0x46204631
    792c:			; <UNDEFINED> instruction: 0xf9faf005
    7930:	eorcs	r4, r0, #32, 12	; 0x2000000
    7934:			; <UNDEFINED> instruction: 0xf005210a
    7938:			; <UNDEFINED> instruction: 0x4620f97b
    793c:			; <UNDEFINED> instruction: 0xf005210a
    7940:	stmdbvs	ip!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    7944:	stmibvs	sl!, {r2, r3, r6, r8, ip, sp, pc}
    7948:	stmdavs	r0!, {r0, r3, r5, r9, fp, sp, lr}^
    794c:	blx	fc5950 <fchmod@plt+0xfc38c8>
    7950:	blle	3d1958 <fchmod@plt+0x3cf8d0>
    7954:	stccs	8, cr6, [r0], {36}	; 0x24
    7958:	bmi	3fc134 <fchmod@plt+0x3fa0ac>
    795c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    7960:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7964:	subsmi	r9, sl, r1, lsl #22
    7968:	andlt	sp, r2, lr, lsl #2
    796c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7970:	ldrbmi	fp, [r0, -r4]!
    7974:	andcs	r4, r5, #147456	; 0x24000
    7978:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    797c:			; <UNDEFINED> instruction: 0xf7fa4478
    7980:	stmdavs	r1!, {r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    7984:			; <UNDEFINED> instruction: 0xff34f7fe
    7988:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    798c:			; <UNDEFINED> instruction: 0x0001e4b4
    7990:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7994:			; <UNDEFINED> instruction: 0x001219d0
    7998:	andeq	lr, r1, r6, asr r4
    799c:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    79a0:	andeq	sl, r0, ip, lsr #28
    79a4:	andcs	fp, r5, #8, 10	; 0x2000000
    79a8:			; <UNDEFINED> instruction: 0x4c084b07
    79ac:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    79b0:	ldmdbpl	ip, {r3, fp, lr}
    79b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    79b8:	movwcc	r6, #6179	; 0x1823
    79bc:			; <UNDEFINED> instruction: 0xf7fa6023
    79c0:			; <UNDEFINED> instruction: 0xf7fee94c
    79c4:	svclt	0x0000ff15
    79c8:	andeq	lr, r1, r8, lsl #8
    79cc:	andeq	r0, r0, r4, asr #4
    79d0:	andeq	sl, r0, r8, asr #7
    79d4:	strdeq	sl, [r0], -r2
    79d8:			; <UNDEFINED> instruction: 0xf7fab508
    79dc:	smlattlt	r0, r4, r9, lr
    79e0:			; <UNDEFINED> instruction: 0xf7ffbd08
    79e4:	svclt	0x0000ffdf
    79e8:			; <UNDEFINED> instruction: 0xf7fab508
    79ec:			; <UNDEFINED> instruction: 0xb100e898
    79f0:			; <UNDEFINED> instruction: 0xf7ffbd08
    79f4:	svclt	0x0000ffd7
    79f8:			; <UNDEFINED> instruction: 0xf7fab508
    79fc:	tstlt	r0, sl, asr r9
    7a00:			; <UNDEFINED> instruction: 0xf7ffbd08
    7a04:	svclt	0x0000ffcf
    7a08:			; <UNDEFINED> instruction: 0xf7fab508
    7a0c:	tstlt	r0, ip, lsr #18
    7a10:			; <UNDEFINED> instruction: 0xf7ffbd08
    7a14:	svclt	0x0000ffc7
    7a18:			; <UNDEFINED> instruction: 0xf7fab508
    7a1c:	ldrdlt	lr, [r0, -lr]
    7a20:			; <UNDEFINED> instruction: 0xf7ffbd08
    7a24:	svclt	0x0000ffbf
    7a28:			; <UNDEFINED> instruction: 0x460a4613
    7a2c:	tstcs	r1, r0, lsl r5
    7a30:	b	945a20 <fchmod@plt+0x943998>
    7a34:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    7a38:	blle	11a40 <fchmod@plt+0xf9b8>
    7a3c:	blmi	236e84 <fchmod@plt+0x234dfc>
    7a40:	stmdbmi	r8, {r0, r2, r9, sp}
    7a44:	stmiapl	r4!, {r3, fp, lr}^
    7a48:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7a4c:	movwcc	r6, #6179	; 0x1823
    7a50:			; <UNDEFINED> instruction: 0xf7fa6023
    7a54:			; <UNDEFINED> instruction: 0xf7fee902
    7a58:	svclt	0x0000fecb
    7a5c:	andeq	lr, r1, lr, ror r3
    7a60:	andeq	r0, r0, r4, asr #4
    7a64:	andeq	sl, r0, r4, lsr r3
    7a68:	andeq	sl, r0, lr, asr sp
    7a6c:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    7a70:	addlt	fp, r2, r0, lsl #10
    7a74:	bge	da6b4 <fchmod@plt+0xd862c>
    7a78:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    7a7c:	blne	145bcc <fchmod@plt+0x143b44>
    7a80:	movwls	r6, #6171	; 0x181b
    7a84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a88:			; <UNDEFINED> instruction: 0xf7ff9200
    7a8c:	bmi	2879c8 <fchmod@plt+0x285940>
    7a90:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7a94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a98:	subsmi	r9, sl, r1, lsl #22
    7a9c:	andlt	sp, r2, r4, lsl #2
    7aa0:	bl	145c1c <fchmod@plt+0x143b94>
    7aa4:	ldrbmi	fp, [r0, -r3]!
    7aa8:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7aac:	andeq	lr, r1, ip, lsr r3
    7ab0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7ab4:	andeq	lr, r1, r2, lsr #6
    7ab8:			; <UNDEFINED> instruction: 0x4604b538
    7abc:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ac0:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    7ac4:	blle	11acc <fchmod@plt+0xfa44>
    7ac8:	blmi	236fb0 <fchmod@plt+0x234f28>
    7acc:	stmdbmi	r8, {r0, r2, r9, sp}
    7ad0:	stmiapl	sp!, {r3, fp, lr}^
    7ad4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7ad8:	movwcc	r6, #6187	; 0x182b
    7adc:			; <UNDEFINED> instruction: 0xf7fa602b
    7ae0:			; <UNDEFINED> instruction: 0x4621e8bc
    7ae4:	mcr2	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    7ae8:	strdeq	lr, [r1], -r2
    7aec:	andeq	r0, r0, r4, asr #4
    7af0:	andeq	sl, r0, r4, asr #5
    7af4:	ldrdeq	sl, [r0], -r2
    7af8:			; <UNDEFINED> instruction: 0x460cb570
    7afc:	addlt	r4, r4, r2, lsr #18
    7b00:	strmi	r4, [r6], -r2, lsr #20
    7b04:	blmi	898cf0 <fchmod@plt+0x896c68>
    7b08:	stmpl	sl, {r1, r5, r8, sl, fp, lr}
    7b0c:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    7b10:	andls	r6, r3, #1179648	; 0x120000
    7b14:	andeq	pc, r0, #79	; 0x4f
    7b18:	muleq	r7, r3, r8
    7b1c:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
    7b20:	ldrtmi	r0, [r0], -r7
    7b24:			; <UNDEFINED> instruction: 0xf7fa4621
    7b28:	adcmi	lr, r0, #12451840	; 0xbe0000
    7b2c:	blmi	6bbbb0 <fchmod@plt+0x6b9b28>
    7b30:	stmiapl	sl!, {r1, sl, fp, sp}^
    7b34:			; <UNDEFINED> instruction: 0xf1036813
    7b38:	andsvs	r0, r3, r1, lsl #6
    7b3c:	andeq	pc, r5, #79	; 0x4f
    7b40:	ldmdbmi	r6, {r2, r3, sl, fp, ip, lr, pc}
    7b44:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    7b48:			; <UNDEFINED> instruction: 0xf7fa4478
    7b4c:	blge	141d6c <fchmod@plt+0x13fce4>
    7b50:	streq	lr, [r4], #2819	; 0xb03
    7b54:	ldcne	8, cr15, [r0], {84}	; 0x54
    7b58:	mcr2	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    7b5c:	ldmdami	r2, {r0, r4, r8, fp, lr}
    7b60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7b64:	ldmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b68:			; <UNDEFINED> instruction: 0xf7fe4621
    7b6c:	bmi	407478 <fchmod@plt+0x4053f0>
    7b70:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7b74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b78:	subsmi	r9, sl, r3, lsl #22
    7b7c:	andlt	sp, r4, r1, lsl #2
    7b80:			; <UNDEFINED> instruction: 0xf7fabd70
    7b84:	svclt	0x0000e876
    7b88:			; <UNDEFINED> instruction: 0x0001e2b0
    7b8c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7b90:	andeq	lr, r1, r4, asr r5
    7b94:	andeq	lr, r1, r6, lsr #5
    7b98:	andeq	r0, r0, r4, asr #4
    7b9c:	andeq	sl, r0, sl, ror #4
    7ba0:	andeq	sl, r0, r0, ror #24
    7ba4:	andeq	sl, r0, r8, lsr r2
    7ba8:	andeq	sl, r0, r6, asr #24
    7bac:	andeq	lr, r1, r2, asr #4
    7bb0:			; <UNDEFINED> instruction: 0xf7fab510
    7bb4:	blmi	28228c <fchmod@plt+0x280204>
    7bb8:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    7bbc:	stcmi	13, cr11, [r8], {16}
    7bc0:	stmdbmi	r8, {r0, r2, r9, sp}
    7bc4:	ldmdbpl	ip, {r3, fp, lr}
    7bc8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7bcc:	movwcc	r6, #6179	; 0x1823
    7bd0:			; <UNDEFINED> instruction: 0xf7fa6023
    7bd4:			; <UNDEFINED> instruction: 0xf7fee842
    7bd8:	svclt	0x0000fe0b
    7bdc:	strdeq	lr, [r1], -ip
    7be0:	andeq	r0, r0, r4, asr #4
    7be4:	andeq	sl, r0, r0, lsl #4
    7be8:	ldrdeq	sl, [r0], -lr
    7bec:			; <UNDEFINED> instruction: 0x4604b538
    7bf0:			; <UNDEFINED> instruction: 0xf7f9460d
    7bf4:	strtmi	lr, [r0], -ip, asr #31
    7bf8:	svc	0x00e8f7f9
    7bfc:			; <UNDEFINED> instruction: 0xf7fab120
    7c00:	stmdavs	r3, {r2, r3, r5, r8, fp, sp, lr, pc}
    7c04:	tstle	r0, r0, lsr #22
    7c08:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7c0c:	stmdami	r5, {r0, r2, r9, sp}
    7c10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7c14:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c18:			; <UNDEFINED> instruction: 0xf7fe4629
    7c1c:	svclt	0x0000fde9
    7c20:	ldrdeq	sl, [r0], -r0
    7c24:	muleq	r0, r6, fp
    7c28:			; <UNDEFINED> instruction: 0x460db538
    7c2c:	strmi	r2, [r4], -r1, lsl #2
    7c30:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c34:	andle	r1, r8, r3, asr #24
    7c38:	andeq	pc, r1, #64	; 0x40
    7c3c:	strtmi	r2, [r0], -r2, lsl #2
    7c40:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c44:	andle	r3, sl, r1
    7c48:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7c4c:	stmdami	sl, {r0, r2, r9, sp}
    7c50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7c54:	stmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c58:			; <UNDEFINED> instruction: 0xf7fe4629
    7c5c:	stmdbmi	r7, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    7c60:	stmdami	r7, {r0, r2, r9, sp}
    7c64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7c68:	svc	0x00f6f7f9
    7c6c:			; <UNDEFINED> instruction: 0xf7fe4629
    7c70:	svclt	0x0000fdbf
    7c74:	andeq	sl, r0, r8, lsr #3
    7c78:	andeq	sl, r0, r6, asr fp
    7c7c:	andeq	sl, r0, r4, asr #3
    7c80:	andeq	sl, r0, r2, asr #22
    7c84:			; <UNDEFINED> instruction: 0x4604b570
    7c88:	addlt	r4, r2, pc, lsl sp
    7c8c:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
    7c90:	stmdavc	sl!, {r3, r4, r5, r6, sl, lr}
    7c94:	ldcmi	3, cr11, [lr, #-72]	; 0xffffffb8
    7c98:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    7c9c:	bne	ff4544b4 <fchmod@plt+0xff45242c>
    7ca0:	blle	a9872c <fchmod@plt+0xa966a4>
    7ca4:	strtmi	r4, [r3], #-2331	; 0xfffff6e5
    7ca8:	stmiavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    7cac:	svclt	0x00024283
    7cb0:	mlami	ip, r1, r8, pc	; <UNPREDICTABLE>
    7cb4:	streq	pc, [r2], #-68	; 0xffffffbc
    7cb8:	eormi	pc, ip, r1, lsl #17
    7cbc:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    7cc0:	strtmi	r6, [r3], #-2508	; 0xfffff634
    7cc4:	movweq	lr, #18979	; 0x4a23
    7cc8:	svclt	0x00964293
    7ccc:	tstvs	sl, fp, lsl #2
    7cd0:	blmi	499540 <fchmod@plt+0x4974b8>
    7cd4:	sbcsvs	r4, sl, fp, ror r4
    7cd8:	ldcllt	0, cr11, [r0, #-8]!
    7cdc:			; <UNDEFINED> instruction: 0x46114e10
    7ce0:	stmibpl	r6, {r4, r8, r9, fp, lr}
    7ce4:	stcne	8, cr5, [r8, #-780]!	; 0xfffffcf4
    7ce8:			; <UNDEFINED> instruction: 0xf7f99600
    7cec:	andcs	lr, r1, #824	; 0x338
    7cf0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7cf4:	rsbvs	r7, fp, sl, lsr #32
    7cf8:	stcne	7, cr14, [r8, #-820]!	; 0xfffffccc
    7cfc:			; <UNDEFINED> instruction: 0xf7f94621
    7d00:	ldmib	r5, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    7d04:	strb	r3, [sp, r4, lsl #4]
    7d08:	andseq	r1, r2, lr, ror #12
    7d0c:	andeq	lr, r1, r4, lsr #2
    7d10:	andseq	r1, r2, r4, ror #12
    7d14:	andseq	r1, r2, r4, asr r6
    7d18:	andseq	r1, r2, lr, lsr r6
    7d1c:	andseq	r1, r2, r8, lsr #12
    7d20:	andeq	r0, r0, ip, ror #3
    7d24:	andeq	r0, r0, ip, lsl r2
    7d28:			; <UNDEFINED> instruction: 0x4605b570
    7d2c:	addlt	r4, r2, r7, lsr #24
    7d30:	ldrbtmi	r4, [ip], #-2087	; 0xfffff7d9
    7d34:	stmdavc	r2!, {r3, r4, r5, r6, sl, lr}
    7d38:	eorsle	r2, r3, r0, lsl #20
    7d3c:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx8
    7d40:	stmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d44:	cfstrdne	mvd4, [r1], {126}	; 0x7e
    7d48:	ldmib	r6, {r2, r9, sl, lr}^
    7d4c:	stmdane	r3, {r2, r9}^
    7d50:	teqle	r6, #-1610612727	; 0xa0000009
    7d54:	strtmi	r4, [r2], -r9, lsr #12
    7d58:	svc	0x004cf7f9
    7d5c:	andcs	r4, r0, lr, lsl sl
    7d60:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    7d64:	movwcc	r1, #6411	; 0x190b
    7d68:	strpl	r6, [r8, #-275]	; 0xfffffeed
    7d6c:	movweq	lr, #14802	; 0x39d2
    7d70:	svclt	0x00024283
    7d74:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    7d78:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    7d7c:	eorne	pc, ip, r2, lsl #17
    7d80:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    7d84:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    7d88:	b	8d8e1c <fchmod@plt+0x8d6d94>
    7d8c:	tstvs	r3, r4, lsl #6
    7d90:	svclt	0x0088428b
    7d94:	bmi	4a01e0 <fchmod@plt+0x49e158>
    7d98:	strmi	fp, [fp], -r8, lsl #31
    7d9c:	sbcsvs	r4, r3, sl, ror r4
    7da0:	ldcllt	0, cr11, [r0, #-8]!
    7da4:	ldrmi	r4, [r1], -pc, lsl #28
    7da8:	stmibpl	r6, {r0, r1, r2, r3, r8, r9, fp, lr}
    7dac:	stcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    7db0:			; <UNDEFINED> instruction: 0xf7f99600
    7db4:	andcs	lr, r1, #424	; 0x1a8
    7db8:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7dbc:	rsbvs	r7, r3, r2, lsr #32
    7dc0:	ldcne	7, cr14, [r0, #-752]!	; 0xfffffd10
    7dc4:	svc	0x003af7f9
    7dc8:			; <UNDEFINED> instruction: 0xe7c36930
    7dcc:	andseq	r1, r2, sl, asr #11
    7dd0:	andeq	lr, r1, r0, lsl #1
    7dd4:			; <UNDEFINED> instruction: 0x001215b8
    7dd8:	mulseq	r2, ip, r5
    7ddc:	andseq	r1, r2, sl, ror r5
    7de0:	andseq	r1, r2, r0, ror #10
    7de4:	andeq	r0, r0, ip, ror #3
    7de8:	andeq	r0, r0, ip, lsl r2
    7dec:			; <UNDEFINED> instruction: 0x4605b5f0
    7df0:	addlt	r4, r3, r5, lsr #28
    7df4:	strmi	r4, [ip], -r5, lsr #16
    7df8:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    7dfc:	cmnlt	sl, #3276800	; 0x320000
    7e00:	stclne	14, cr4, [r1], #-140	; 0xffffff74
    7e04:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    7e08:	stmdane	r3, {r2, r9}^
    7e0c:	teqle	r6, #-1610612727	; 0xa0000009
    7e10:	strtmi	r4, [r2], -r9, lsr #12
    7e14:	mcr	7, 7, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    7e18:	andcs	r4, r0, lr, lsl sl
    7e1c:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    7e20:	movwcc	r1, #6411	; 0x190b
    7e24:	strpl	r6, [r8, #-275]	; 0xfffffeed
    7e28:	movweq	lr, #14802	; 0x39d2
    7e2c:	svclt	0x00024283
    7e30:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    7e34:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    7e38:	eorne	pc, ip, r2, lsl #17
    7e3c:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    7e40:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    7e44:	b	8d8ed8 <fchmod@plt+0x8d6e50>
    7e48:	tstvs	r3, r4, lsl #6
    7e4c:	svclt	0x0088428b
    7e50:	bmi	4a029c <fchmod@plt+0x49e214>
    7e54:	strmi	fp, [fp], -r8, lsl #31
    7e58:	sbcsvs	r4, r3, sl, ror r4
    7e5c:	ldcllt	0, cr11, [r0, #12]!
    7e60:	ldrmi	r4, [r1], -pc, lsl #30
    7e64:	stmibpl	r7, {r0, r1, r2, r3, r8, r9, fp, lr}^
    7e68:	ldcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    7e6c:			; <UNDEFINED> instruction: 0xf7f99700
    7e70:	andcs	lr, r1, #12, 30	; 0x30
    7e74:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7e78:	rsbsvs	r7, r3, r2, lsr r0
    7e7c:	ldcne	7, cr14, [r0, #-768]!	; 0xfffffd00
    7e80:	mrc	7, 6, APSR_nzcv, cr12, cr9, {7}
    7e84:			; <UNDEFINED> instruction: 0xe7c36930
    7e88:	andseq	r1, r2, r4, lsl #10
    7e8c:			; <UNDEFINED> instruction: 0x0001dfba
    7e90:			; <UNDEFINED> instruction: 0x001214f8
    7e94:	andseq	r1, r2, r0, ror #9
    7e98:			; <UNDEFINED> instruction: 0x001214be
    7e9c:	andseq	r1, r2, r4, lsr #9
    7ea0:	andeq	r0, r0, ip, ror #3
    7ea4:	andeq	r0, r0, ip, lsl r2
    7ea8:	cfstr32mi	mvfx11, [r6], {16}
    7eac:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    7eb0:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    7eb4:	tstcs	r0, r0, lsr #26
    7eb8:	mcr	7, 7, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7ebc:	eorvc	r2, r3, r0, lsl #6
    7ec0:	svclt	0x0000bd10
    7ec4:	andseq	r1, r2, r0, asr r4
    7ec8:	strmi	fp, [sp], -ip, lsl #8
    7ecc:	addlt	fp, r5, r0, lsl #10
    7ed0:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    7ed4:	ldmdbmi	r0, {r1, r2, r8, r9, fp, sp, pc}
    7ed8:	ldrbtmi	r4, [ip], #1540	; 0x604
    7edc:	blcs	146030 <fchmod@plt+0x143fa8>
    7ee0:			; <UNDEFINED> instruction: 0xf85ca801
    7ee4:	stmdavs	r9, {r0, ip}
    7ee8:			; <UNDEFINED> instruction: 0xf04f9103
    7eec:	ldrmi	r0, [r1], -r0, lsl #2
    7ef0:	movwls	r4, #9754	; 0x261a
    7ef4:	movwls	r2, #4864	; 0x1300
    7ef8:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    7efc:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    7f00:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7f04:			; <UNDEFINED> instruction: 0xf7f94478
    7f08:	blls	839b0 <fchmod@plt+0x81928>
    7f0c:	strtmi	r4, [r1], -sl, lsr #12
    7f10:	mrrc2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    7f14:	ldrdeq	sp, [r1], -sl
    7f18:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7f1c:	andeq	r9, r0, r2, asr pc
    7f20:	andeq	sl, r0, r4, lsr #17
    7f24:			; <UNDEFINED> instruction: 0x4604b510
    7f28:	stmdacs	lr!, {r6, r7, sl, fp, ip, sp, lr}
    7f2c:	ldrcc	sp, [r3], #-16
    7f30:	teqcs	r8, r0, ror #2
    7f34:			; <UNDEFINED> instruction: 0xff2cf7fb
    7f38:	stmdavc	r3!, {r5, r8, fp, ip, sp, pc}
    7f3c:	svclt	0x00182b5f
    7f40:	tstle	r5, sp, lsr #22
    7f44:	svceq	0x0001f814
    7f48:	mvnsle	r2, r0, lsl #16
    7f4c:	ldclt	0, cr2, [r0, #-4]
    7f50:	ldclt	0, cr2, [r0, #-0]
    7f54:	svcmi	0x00f0e92d
    7f58:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    7f5c:	bmi	fe22ab6c <fchmod@plt+0xfe228ae4>
    7f60:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    7f64:	vqdmlal.s32	q2, d29, d8
    7f68:	mcr	13, 0, r4, cr8, cr4, {0}
    7f6c:	ldmpl	r3, {r4, r9, fp}^
    7f70:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    7f74:	strcc	pc, [ip], #-2253	; 0xfffff733
    7f78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f7c:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f80:			; <UNDEFINED> instruction: 0xf0002800
    7f84:	movwcs	r8, #187	; 0xbb
    7f88:	strmi	sl, [r0], r3, lsl #26
    7f8c:	movwls	r4, #5785	; 0x1699
    7f90:	vst1.16	{d20-d22}, [pc], r2
    7f94:	strtmi	r6, [r8], -r0, lsl #3
    7f98:	mrc	7, 0, APSR_nzcv, cr2, cr9, {7}
    7f9c:			; <UNDEFINED> instruction: 0xf0002800
    7fa0:	blls	681b0 <fchmod@plt+0x66128>
    7fa4:	movwcc	r4, #5672	; 0x1628
    7fa8:			; <UNDEFINED> instruction: 0xf7f99301
    7fac:			; <UNDEFINED> instruction: 0x4604ef38
    7fb0:	cmplt	ip, lr, lsr #16
    7fb4:	stceq	8, cr15, [r1, #-88]	; 0xffffffa8
    7fb8:			; <UNDEFINED> instruction: 0xf7fb2104
    7fbc:	cdpne	14, 6, cr15, cr3, cr9, {7}
    7fc0:			; <UNDEFINED> instruction: 0x461cb110
    7fc4:	mvnsle	r2, r0, lsl #24
    7fc8:	andls	pc, r4, r5, lsl #16
    7fcc:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    7fd0:	stmdacs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7fd4:	qadd16mi	fp, ip, r8
    7fd8:	ldrd	sp, [r1], -sl
    7fdc:	svceq	0x0001f814
    7fe0:			; <UNDEFINED> instruction: 0xf7fb2138
    7fe4:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7fe8:	stmdavc	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7fec:	rscsle	r2, r5, sp, lsr #28
    7ff0:	stmdavc	r3!, {r1, r2, r4, r5, r7, r8, ip, sp, pc}^
    7ff4:	blcs	f6407c <fchmod@plt+0xf61ff4>
    7ff8:	stclne	15, cr11, [r6], #-72	; 0xffffffb8
    7ffc:	stmiavc	r3!, {r1, r2, r5, r7, sl, fp, ip}
    8000:			; <UNDEFINED> instruction: 0xf816e001
    8004:	ldrmi	r3, [r8], -r1, lsl #30
    8008:			; <UNDEFINED> instruction: 0xf7fb2104
    800c:	stmdacs	r0, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8010:			; <UNDEFINED> instruction: 0x4630d1f7
    8014:			; <UNDEFINED> instruction: 0xf908f003
    8018:	stmdacs	r0, {r1, r2, r9, sl, lr}
    801c:	adchi	pc, r8, r0
    8020:	and	r4, r9, r4, asr r6
    8024:	ldrtmi	r4, [r8], -r9, lsr #12
    8028:	stc	7, cr15, [ip, #996]	; 0x3e4
    802c:	subsle	r2, r3, r0, lsl #16
    8030:	bcs	a22c0 <fchmod@plt+0xa0238>
    8034:	strtcc	sp, [r4], #-20	; 0xffffffec
    8038:	svccs	0x00006827
    803c:	stmdbvc	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    8040:	mvnsle	r2, r0, lsl #22
    8044:	andcs	r4, r5, #1327104	; 0x144000
    8048:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    804c:			; <UNDEFINED> instruction: 0xf7f94478
    8050:	stmdbls	r1, {r2, r9, sl, fp, sp, lr, pc}
    8054:	strmi	r4, [r2], -fp, lsr #12
    8058:	beq	4438c0 <fchmod@plt+0x441838>
    805c:			; <UNDEFINED> instruction: 0xff34f7ff
    8060:			; <UNDEFINED> instruction: 0xf7f94638
    8064:	stcpl	14, cr14, [r9], #-880	; 0xfffffc90
    8068:	pushcs	{r0, r1, r7, r9, sl, lr}
    806c:	cdpcs	15, 0, cr11, cr0, cr8, {0}
    8070:	strmi	sp, [r2], -r1, ror #3
    8074:			; <UNDEFINED> instruction: 0x46284639
    8078:	svc	0x00d8f7f9
    807c:	bicsle	r2, sl, r0, lsl #16
    8080:			; <UNDEFINED> instruction: 0xf10b6963
    8084:	stmiane	lr!, {r0, r9}
    8088:	ldrtmi	fp, [r0], -r3, ror #22
    808c:			; <UNDEFINED> instruction: 0xf7ff6924
    8090:			; <UNDEFINED> instruction: 0x4642fcbb
    8094:	orrvs	pc, r0, pc, asr #8
    8098:	strtmi	r6, [r8], -r0, lsr #32
    809c:	ldc	7, cr15, [r0, #996]	; 0x3e4
    80a0:			; <UNDEFINED> instruction: 0xf47f2800
    80a4:			; <UNDEFINED> instruction: 0x4640af7e
    80a8:	ldc	7, cr15, [r0, #996]	; 0x3e4
    80ac:	cmple	r9, r0, lsl #16
    80b0:			; <UNDEFINED> instruction: 0xf7f94640
    80b4:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    80b8:	bmi	dbc5fc <fchmod@plt+0xdba574>
    80bc:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    80c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    80c4:	strcc	pc, [ip], #-2269	; 0xfffff723
    80c8:	cmple	r7, sl, asr r0
    80cc:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    80d0:	blhi	c33cc <fchmod@plt+0xc1344>
    80d4:	svchi	0x00f0e8bd
    80d8:	teqlt	fp, r3, lsr #17
    80dc:	stmdbvs	r3!, {r1, r2, r5, r6, r8, r9, ip, sp, pc}^
    80e0:	sbcsle	r2, r2, r0, lsl #22
    80e4:			; <UNDEFINED> instruction: 0x46204631
    80e8:			; <UNDEFINED> instruction: 0xe7514798
    80ec:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    80f0:	mvnsle	r2, r0, lsl #22
    80f4:	stmiavs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
    80f8:	smlald	r6, r9, sl, r0
    80fc:	mcr	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8100:	strmi	r6, [r4], -r3, lsl #16
    8104:	sbcsle	r2, r8, r2, lsl #22
    8108:	andcs	r4, r5, #573440	; 0x8c000
    810c:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    8110:			; <UNDEFINED> instruction: 0xf7f94478
    8114:	strmi	lr, [r5], -r2, lsr #27
    8118:			; <UNDEFINED> instruction: 0xf7f96820
    811c:	mrc	14, 0, lr, cr8, cr0, {2}
    8120:			; <UNDEFINED> instruction: 0x46021a10
    8124:			; <UNDEFINED> instruction: 0xf0024628
    8128:	strb	pc, [r6, r5, ror #29]	; <UNPREDICTABLE>
    812c:	andcs	r4, r5, #28, 18	; 0x70000
    8130:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    8134:			; <UNDEFINED> instruction: 0xe78a4478
    8138:	andcs	r4, r5, #442368	; 0x6c000
    813c:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    8140:			; <UNDEFINED> instruction: 0xe7844478
    8144:	andcs	r4, r5, #425984	; 0x68000
    8148:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    814c:			; <UNDEFINED> instruction: 0xf7f94478
    8150:	cdp	13, 1, cr14, cr8, cr4, {4}
    8154:			; <UNDEFINED> instruction: 0xf7fe1a10
    8158:	ldmdbmi	r7, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    815c:	ldmdami	r7, {r0, r2, r9, sp}
    8160:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8164:	ldcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    8168:	bne	4439d0 <fchmod@plt+0x441948>
    816c:	blx	104616e <fchmod@plt+0x10440e6>
    8170:	andcs	r4, r5, #311296	; 0x4c000
    8174:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    8178:			; <UNDEFINED> instruction: 0xe7684478
    817c:	ldcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    8180:	andeq	sp, r1, r2, asr lr
    8184:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8188:	andeq	sl, r0, r0, lsr #25
    818c:	andeq	r9, r0, sl, lsl #30
    8190:	andeq	sl, r0, ip, asr r7
    8194:	strdeq	sp, [r1], -r6
    8198:	andeq	r9, r0, r6, ror #26
    819c:	muleq	r0, r8, r6
    81a0:	andeq	r9, r0, lr, lsr #27
    81a4:	andeq	sl, r0, r4, ror r6
    81a8:	andeq	r9, r0, lr, lsl #27
    81ac:	andeq	sl, r0, r8, ror #12
    81b0:			; <UNDEFINED> instruction: 0x00009db2
    81b4:	andeq	sl, r0, ip, asr r6
    81b8:	andeq	r9, r0, r8, asr #27
    81bc:	andeq	sl, r0, r6, asr #12
    81c0:	andeq	r9, r0, sl, lsr sp
    81c4:	andeq	sl, r0, r0, lsr r6
    81c8:	cfldrsmi	mvf11, [r1], {15}
    81cc:	addlt	fp, r5, r0, lsl #10
    81d0:	blmi	4329f0 <fchmod@plt+0x430968>
    81d4:	stmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
    81d8:	blne	146328 <fchmod@plt+0x1442a0>
    81dc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    81e0:			; <UNDEFINED> instruction: 0xf04f9303
    81e4:	movwcs	r0, #768	; 0x300
    81e8:	andcc	lr, r1, #3358720	; 0x334000
    81ec:	ldc2	7, cr15, [ip], {255}	; 0xff
    81f0:	andcs	r4, r5, #9216	; 0x2400
    81f4:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    81f8:	ldrbtmi	r9, [r8], #-3073	; 0xfffff3ff
    81fc:			; <UNDEFINED> instruction: 0xf7f96819
    8200:	strtmi	lr, [r1], -ip, lsr #26
    8204:	stmdami	r6, {r1, r9, sl, lr}
    8208:			; <UNDEFINED> instruction: 0xf7fe4478
    820c:	svclt	0x0000fad3
    8210:	andeq	sp, r1, r0, ror #23
    8214:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8218:	andseq	r1, r2, r6, lsr r1
    821c:	andeq	sl, r0, lr, lsr #11
    8220:	andeq	r9, r0, r0, ror #26
    8224:	ldrbmi	lr, [r0, sp, lsr #18]!
    8228:	cdpmi	6, 4, cr4, cr1, cr2, {0}
    822c:	blmi	1059a64 <fchmod@plt+0x10579dc>
    8230:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    8234:	stmdami	r1, {r6, r8, fp, lr}^
    8238:	ldmpl	r3!, {r1, r7, ip, sp, pc}^
    823c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8240:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
    8244:			; <UNDEFINED> instruction: 0xf04f9301
    8248:			; <UNDEFINED> instruction: 0xf0020300
    824c:			; <UNDEFINED> instruction: 0xf8dfff67
    8250:	ldrbtmi	ip, [lr], #-244	; 0xffffff0c
    8254:			; <UNDEFINED> instruction: 0x46694a3c
    8258:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    825c:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    8260:			; <UNDEFINED> instruction: 0xf7f94607
    8264:			; <UNDEFINED> instruction: 0xf1b0eec6
    8268:	blle	130a670 <fchmod@plt+0x13085e8>
    826c:			; <UNDEFINED> instruction: 0xf8dfd01a
    8270:			; <UNDEFINED> instruction: 0x2600a0dc
    8274:	blls	19664 <fchmod@plt+0x175dc>
    8278:			; <UNDEFINED> instruction: 0x46504639
    827c:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    8280:			; <UNDEFINED> instruction: 0xf0023213
    8284:	strtmi	pc, [r1], -fp, asr #30
    8288:			; <UNDEFINED> instruction: 0xf7ff4680
    828c:	blls	47c20 <fchmod@plt+0x45b98>
    8290:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    8294:			; <UNDEFINED> instruction: 0xf7f93601
    8298:	strbmi	lr, [r0], -lr, lsl #25
    829c:	stc	7, cr15, [sl], {249}	; 0xf9
    82a0:	strhle	r4, [r8, #81]!	; 0x51
    82a4:			; <UNDEFINED> instruction: 0xf7f94638
    82a8:	stmdals	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    82ac:	stc	7, cr15, [r2], {249}	; 0xf9
    82b0:	strtmi	r4, [sl], -r7, lsr #18
    82b4:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    82b8:			; <UNDEFINED> instruction: 0xf0024478
    82bc:	strtmi	pc, [r1], -pc, lsr #30
    82c0:			; <UNDEFINED> instruction: 0xf7ff4606
    82c4:	ldrtmi	pc, [r0], -r7, asr #28	; <UNPREDICTABLE>
    82c8:	ldcl	7, cr15, [r4], #-996	; 0xfffffc1c
    82cc:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    82d0:	ldcl	7, cr15, [ip, #-996]	; 0xfffffc1c
    82d4:	cmplt	r8, r1, lsl #12
    82d8:	strtmi	r4, [sl], -r0, lsr #16
    82dc:			; <UNDEFINED> instruction: 0xf0024478
    82e0:	qadd16mi	pc, r1, sp	; <UNPREDICTABLE>
    82e4:			; <UNDEFINED> instruction: 0xf7ff4604
    82e8:			; <UNDEFINED> instruction: 0x4620fe35
    82ec:	stcl	7, cr15, [r2], #-996	; 0xfffffc1c
    82f0:	blmi	41ab64 <fchmod@plt+0x418adc>
    82f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    82f8:	blls	62368 <fchmod@plt+0x602e0>
    82fc:	qaddle	r4, sl, fp
    8300:	pop	{r1, ip, sp, pc}
    8304:			; <UNDEFINED> instruction: 0xf7f987f0
    8308:	stmdavs	r3, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    830c:	tstle	r5, r2, lsl #22
    8310:			; <UNDEFINED> instruction: 0xf7f94638
    8314:			; <UNDEFINED> instruction: 0xe7cbec50
    8318:	stc	7, cr15, [sl], #996	; 0x3e4
    831c:	andcs	r4, r5, #278528	; 0x44000
    8320:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    8324:			; <UNDEFINED> instruction: 0xf7f94478
    8328:			; <UNDEFINED> instruction: 0x4639ec98
    832c:	blx	184632c <fchmod@plt+0x18442a4>
    8330:	andeq	sp, r1, r2, lsl #23
    8334:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8338:	andeq	r9, r0, r4, lsr sp
    833c:	andeq	r9, r0, lr, lsr sp
    8340:	andeq	sp, r1, r2, ror #22
    8344:	ldrdeq	r0, [r0], -ip
    8348:			; <UNDEFINED> instruction: 0xfffffcc7
    834c:	andeq	r8, r0, r8, asr #16
    8350:			; <UNDEFINED> instruction: 0x00009cba
    8354:	strdeq	r9, [r0], -ip
    8358:	strdeq	r9, [r0], -r2
    835c:	andeq	r9, r0, ip, ror #25
    8360:	andeq	sp, r1, r0, asr #21
    8364:	andeq	r9, r0, r6, ror #24
    8368:	andeq	sl, r0, r4, lsl #9
    836c:	svcmi	0x00f0e92d
    8370:	ldclmi	0, cr11, [r8], #-524	; 0xfffffdf4
    8374:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    8378:	ldcne	0, cr6, [ip, #-136]	; 0xffffff78
    837c:	andvs	r6, r4, fp, asr r8
    8380:	subsle	r2, r3, r0, lsl #22
    8384:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    8388:	bmi	1d19bac <fchmod@plt+0x1d17b24>
    838c:	ldrbtmi	r4, [r8], #1550	; 0x60e
    8390:	andls	r4, r1, #2046820352	; 0x7a000000
    8394:	bcs	b66404 <fchmod@plt+0xb6437c>
    8398:	ldmdavc	sl, {r3, r6, r8, ip, lr, pc}^
    839c:	suble	r2, r5, r0, lsl #20
    83a0:	bleq	1447b8 <fchmod@plt+0x142730>
    83a4:	andlt	pc, r0, r7, asr #17
    83a8:	bcs	b66418 <fchmod@plt+0xb64390>
    83ac:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
    83b0:	tstle	r2, sp, lsr #20
    83b4:	bcs	26624 <fchmod@plt+0x2459c>
    83b8:	ldmdavc	sp, {r3, r4, r5, ip, lr, pc}^
    83bc:	subsle	r2, r4, sp, lsr #26
    83c0:	stccs	6, cr4, [r0, #-368]	; 0xfffffe90
    83c4:			; <UNDEFINED> instruction: 0xf103d02f
    83c8:	ldrtmi	r0, [r4], -r1, lsl #20
    83cc:	adcmi	lr, fp, #2
    83d0:	strtcc	sp, [r4], #-17	; 0xffffffef
    83d4:	stmdbvc	r3!, {r1, r5, fp, sp, lr}
    83d8:	mvnsle	r2, r0, lsl #20
    83dc:	mvnsle	r2, r0, lsl #22
    83e0:	andcs	r4, r5, #1556480	; 0x17c000
    83e4:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
    83e8:			; <UNDEFINED> instruction: 0xf7f94478
    83ec:			; <UNDEFINED> instruction: 0xf89aec36
    83f0:			; <UNDEFINED> instruction: 0xf7ff1000
    83f4:	stmiavs	r1!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    83f8:	streq	pc, [r1, #-266]	; 0xfffffef6
    83fc:	mulcc	r1, sl, r8
    8400:	ldmiblt	r3!, {r0, r3, r4, r5, r7, r8, ip, sp, pc}^
    8404:	ldcne	8, cr6, [sl, #-236]	; 0xffffff14
    8408:	ldmdavs	r9, {r1, r3, r4, r5, sp, lr}
    840c:			; <UNDEFINED> instruction: 0xf0002900
    8410:	strtmi	r8, [sl], sp, lsl #1
    8414:	movwlt	r6, #14691	; 0x3963
    8418:	ldrmi	r4, [r8, r0, lsr #12]
    841c:	mulpl	r0, sl, r8
    8420:	bicsle	r2, r2, r0, lsl #26
    8424:	stmdavs	r3!, {r2, r3, r4, r5, fp, sp, lr}
    8428:			; <UNDEFINED> instruction: 0xd1b32b00
    842c:	pop	{r0, r1, ip, sp, pc}
    8430:	blcs	f6c3f8 <fchmod@plt+0xf6a370>
    8434:	stmdbvs	r3!, {r4, r5, r6, ip, lr, pc}^
    8438:			; <UNDEFINED> instruction: 0x4620b193
    843c:	ldrmi	r4, [r8, sl, lsr #13]
    8440:	blcs	f823f8 <fchmod@plt+0xf80370>
    8444:			; <UNDEFINED> instruction: 0xf10abf04
    8448:			; <UNDEFINED> instruction: 0xf8dd0102
    844c:	rscle	sl, r1, r4
    8450:	strtmi	r6, [r9], -r3, ror #18
    8454:	blcs	19f64 <fchmod@plt+0x17edc>
    8458:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    845c:	bfi	r6, r9, #0, #30
    8460:	strtmi	r6, [sl], r2, lsr #19
    8464:	andsvs	r6, sl, r3, ror #17
    8468:			; <UNDEFINED> instruction: 0xf103e7d8
    846c:	ldrtmi	r0, [r5], -r2, lsl #20
    8470:			; <UNDEFINED> instruction: 0x4650e019
    8474:			; <UNDEFINED> instruction: 0xf7f99100
    8478:			; <UNDEFINED> instruction: 0xb320eb66
    847c:	strmi	r9, [r8], -r0, lsl #18
    8480:	stcl	7, cr15, [ip], {249}	; 0xf9
    8484:	strmi	r9, [r1], r0, lsl #18
    8488:	ldrbmi	r4, [r0], -r2, lsl #12
    848c:	stcl	7, cr15, [lr, #996]	; 0x3e4
    8490:	stmiavs	fp!, {r6, r8, fp, ip, sp, pc}
    8494:	andeq	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
    8498:	svclt	0x00142b02
    849c:			; <UNDEFINED> instruction: 0x212d213d
    84a0:	andsle	r4, r8, r8, lsl #5
    84a4:	stmdavs	r9!, {r2, r5, r8, sl, ip, sp}
    84a8:	mvnle	r2, r0, lsl #18
    84ac:	blcs	26960 <fchmod@plt+0x248d8>
    84b0:	pushmi	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
    84b4:	stmdami	sp!, {r0, r2, r9, sp}
    84b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    84bc:	bl	ff3464a8 <fchmod@plt+0xff344420>
    84c0:			; <UNDEFINED> instruction: 0xf7ff4651
    84c4:	stmiavs	r9!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    84c8:	stmdbvs	fp!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    84cc:	strtmi	fp, [r8], -r3, lsl #3
    84d0:	ldmdavs	ip!, {r3, r4, r7, r8, r9, sl, lr}
    84d4:			; <UNDEFINED> instruction: 0xf109e7a7
    84d8:	bl	288ce4 <fchmod@plt+0x286c5c>
    84dc:	blcs	88ec <fchmod@plt+0x6864>
    84e0:	stmdbvs	fp!, {r1, r2, r3, r5, ip, lr, pc}^
    84e4:	mvnsle	r2, r0, lsl #22
    84e8:	ldmdavs	ip!, {r0, r1, r3, r5, r8, fp, sp, lr}
    84ec:			; <UNDEFINED> instruction: 0xe79a6019
    84f0:	ldrbmi	r6, [ip], -sl, lsr #19
    84f4:	andsvs	r6, sl, fp, ror #17
    84f8:	stmdavs	r1!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    84fc:	eorsvs	r3, ip, r8, lsl #8
    8500:	mvnle	r2, r0, lsl #18
    8504:	andcs	r4, r5, #425984	; 0x68000
    8508:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    850c:			; <UNDEFINED> instruction: 0xf7f94478
    8510:	stmdavs	r9!, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    8514:	mrc2	7, 2, pc, cr8, cr15, {7}
    8518:	andcs	r4, r5, #376832	; 0x5c000
    851c:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    8520:			; <UNDEFINED> instruction: 0xf7f94478
    8524:	stmdbvc	r1!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    8528:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    852c:	andcs	r4, r5, #20, 18	; 0x50000
    8530:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    8534:			; <UNDEFINED> instruction: 0xf7f94478
    8538:	stmdbvc	r1!, {r4, r7, r8, r9, fp, sp, lr, pc}
    853c:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    8540:	andcs	r4, r5, #278528	; 0x44000
    8544:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    8548:			; <UNDEFINED> instruction: 0xf7f94478
    854c:	stmdavs	r9!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    8550:	mrc2	7, 1, pc, cr10, cr15, {7}
    8554:			; <UNDEFINED> instruction: 0x00120fb6
    8558:			; <UNDEFINED> instruction: 0x000076be
    855c:			; <UNDEFINED> instruction: 0x000076bc
    8560:	andeq	r9, r0, lr, lsr #24
    8564:	andeq	sl, r0, r0, asr #7
    8568:			; <UNDEFINED> instruction: 0x00009bb0
    856c:	andeq	sl, r0, lr, ror #5
    8570:	andeq	r9, r0, sl, asr #21
    8574:	muleq	r0, ip, r2
    8578:	andeq	r9, r0, r6, lsr #22
    857c:	andeq	sl, r0, r8, lsl #5
    8580:	strdeq	r9, [r0], -r6
    8584:	andeq	sl, r0, r4, ror r2
    8588:	andeq	r9, r0, sl, lsr #21
    858c:	andeq	sl, r0, r0, ror #4
    8590:	blmi	89ae1c <fchmod@plt+0x898d94>
    8594:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    8598:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    859c:	strmi	r4, [r5], -ip, lsl #12
    85a0:	movwls	r6, #6171	; 0x181b
    85a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    85a8:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    85ac:	strbtmi	r2, [r9], -r0, lsl #4
    85b0:	strmi	r6, [r6], -r2
    85b4:			; <UNDEFINED> instruction: 0xf7f94620
    85b8:	bls	43108 <fchmod@plt+0x41080>
    85bc:	andle	r4, r5, r2, lsr #5
    85c0:	svceq	0x00c37812
    85c4:	svclt	0x00182a00
    85c8:	cmnlt	r3, r1, lsl #6
    85cc:	andcs	r6, r5, #2818048	; 0x2b0000
    85d0:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    85d4:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    85d8:			; <UNDEFINED> instruction: 0xf7f94478
    85dc:	stmdavs	r9!, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    85e0:			; <UNDEFINED> instruction: 0xf7ff4622
    85e4:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    85e8:	mvnle	r2, r0, lsl #22
    85ec:	blmi	2dae2c <fchmod@plt+0x2d8da4>
    85f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    85f4:	blls	62664 <fchmod@plt+0x605dc>
    85f8:	qaddle	r4, sl, fp
    85fc:	ldcllt	0, cr11, [r0, #-8]!
    8600:	stmdami	fp, {r1, r3, r8, fp, lr}
    8604:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8608:	bl	9c65f4 <fchmod@plt+0x9c456c>
    860c:	strtmi	r7, [r2], -r9, lsr #18
    8610:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    8614:	bl	b46600 <fchmod@plt+0xb44578>
    8618:	andeq	sp, r1, r0, lsr #16
    861c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8620:	andeq	r9, r0, r6, lsr #21
    8624:	ldrdeq	sl, [r0], -r0
    8628:	andeq	sp, r1, r4, asr #15
    862c:	muleq	r0, ip, sl
    8630:	andeq	sl, r0, r2, lsr #3
    8634:			; <UNDEFINED> instruction: 0x4604b510
    8638:	andcs	r4, r5, #81920	; 0x14000
    863c:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    8640:			; <UNDEFINED> instruction: 0xf7f94478
    8644:	stmdavs	r1!, {r1, r3, r8, r9, fp, sp, lr, pc}
    8648:			; <UNDEFINED> instruction: 0x4010e8bd
    864c:	mrrclt	0, 0, pc, r2, cr2	; <UNPREDICTABLE>
    8650:	andeq	r9, r0, r6, lsl #21
    8654:	andeq	sl, r0, r8, ror #2
    8658:			; <UNDEFINED> instruction: 0x4604b530
    865c:	addlt	r4, r3, pc, lsl #26
    8660:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8664:	svclt	0x00182b00
    8668:	tstle	r2, r0, lsl #16
    866c:	andlt	r6, r3, r8, rrx
    8670:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
    8674:	stmdami	fp, {r0, r2, r9, sp}
    8678:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    867c:	b	ffb46668 <fchmod@plt+0xffb445e0>
    8680:	stmdbvc	r1!, {r0, r2, r3, r5, r6, fp, sp, lr}
    8684:	stmdbvc	fp!, {r1, r5, fp, sp, lr}
    8688:	stmdavs	ip!, {r8, fp, sp}
    868c:	tstcs	r8, r8, lsl #30
    8690:	strls	r2, [r0], #-2816	; 0xfffff500
    8694:	movwcs	fp, #36616	; 0x8f08
    8698:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    869c:	andseq	r0, r2, ip, asr #25
    86a0:	andeq	r9, r0, r4, ror #20
    86a4:	andeq	sl, r0, lr, lsr #2
    86a8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    86ac:			; <UNDEFINED> instruction: 0x47707018
    86b0:	andeq	sp, r1, r2, asr #19
    86b4:	andcs	fp, r0, r8, lsl #10
    86b8:	stc	7, cr15, [ip], #996	; 0x3e4
    86bc:	stmdami	pc, {r4, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    86c0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    86c4:			; <UNDEFINED> instruction: 0xf7f92001
    86c8:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    86cc:	stmdami	ip, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    86d0:			; <UNDEFINED> instruction: 0xf7f94478
    86d4:	tstlt	r0, ip, asr fp
    86d8:	blcs	266ec <fchmod@plt+0x24664>
    86dc:	stmdami	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    86e0:			; <UNDEFINED> instruction: 0xf7f94478
    86e4:			; <UNDEFINED> instruction: 0xb128eb54
    86e8:	blcs	266fc <fchmod@plt+0x24674>
    86ec:	stmdami	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    86f0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    86f4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    86f8:	svclt	0x0000bd08
    86fc:	andeq	r9, r0, ip, asr #20
    8700:	andeq	r9, r0, r8, asr #20
    8704:	andeq	r9, r0, r4, asr #20
    8708:	andeq	r9, r0, r0, lsr #20
    870c:	andeq	r9, r0, sl, lsl sl
    8710:			; <UNDEFINED> instruction: 0x21a44a4c
    8714:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    8718:	mvnsmi	lr, #737280	; 0xb4000
    871c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    8720:	andcs	fp, r1, r7, lsr #1
    8724:	ldmdavs	fp, {r0, r3, r6, r9, sl, fp, lr}
    8728:			; <UNDEFINED> instruction: 0xf04f9325
    872c:			; <UNDEFINED> instruction: 0xf7ff0300
    8730:	ldrbtmi	pc, [lr], #-2395	; 0xfffff6a5	; <UNPREDICTABLE>
    8734:	andcs	r4, r0, r4, lsl #12
    8738:	stcl	7, cr15, [ip], #-996	; 0xfffffc1c
    873c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    8740:	eorvc	sp, r3, sp, asr r1
    8744:			; <UNDEFINED> instruction: 0xf7ff6065
    8748:	stmdbmi	r1, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    874c:			; <UNDEFINED> instruction: 0x46074479
    8750:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8754:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
    8758:	ldmdblt	r8!, {r1, r4, fp, ip, sp, lr}^
    875c:	stmdblt	sl, {r5, ip, sp, lr}
    8760:	eorvc	r2, r3, r0, lsl #6
    8764:	blmi	e1b05c <fchmod@plt+0xe18fd4>
    8768:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    876c:	blls	9627dc <fchmod@plt+0x960754>
    8770:	qdaddle	r4, sl, fp
    8774:	eorlt	r4, r7, r0, lsr #12
    8778:	mvnshi	lr, #12386304	; 0xbd0000
    877c:	rscle	r2, pc, r0, lsl #20
    8780:	blcs	26814 <fchmod@plt+0x2478c>
    8784:			; <UNDEFINED> instruction: 0xf10dd0ee
    8788:			; <UNDEFINED> instruction: 0xf1040808
    878c:			; <UNDEFINED> instruction: 0xf7ff009c
    8790:	addcs	pc, ip, #61440	; 0xf000
    8794:	strbmi	r2, [r0], -r0, lsl #2
    8798:	bl	fe1c6784 <fchmod@plt+0xfe1c46fc>
    879c:			; <UNDEFINED> instruction: 0xf7f9a803
    87a0:			; <UNDEFINED> instruction: 0xf104ebd6
    87a4:	strbmi	r0, [r1], -ip, lsl #4
    87a8:			; <UNDEFINED> instruction: 0xf04f200d
    87ac:			; <UNDEFINED> instruction: 0xf04f0801
    87b0:			; <UNDEFINED> instruction: 0xf8cd0900
    87b4:			; <UNDEFINED> instruction: 0xf8cd8008
    87b8:			; <UNDEFINED> instruction: 0xf7f9908c
    87bc:			; <UNDEFINED> instruction: 0xf002eaa6
    87c0:			; <UNDEFINED> instruction: 0x4602fe3d
    87c4:	tstlt	r8, #160	; 0xa0
    87c8:			; <UNDEFINED> instruction: 0xf7ff4640
    87cc:			; <UNDEFINED> instruction: 0x4641f975
    87d0:	addseq	pc, r8, r4, asr #17
    87d4:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    87d8:			; <UNDEFINED> instruction: 0xf98ef7ff
    87dc:			; <UNDEFINED> instruction: 0x009cf8d4
    87e0:	ldc	7, cr15, [r2], #-996	; 0xfffffc1c
    87e4:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    87e8:	stc	7, cr15, [lr], #-996	; 0xfffffc1c
    87ec:			; <UNDEFINED> instruction: 0x464b481b
    87f0:	strbmi	r4, [r9], -sl, asr #12
    87f4:	stmdavs	r0, {r4, r5, fp, ip, lr}
    87f8:	bl	13c67e4 <fchmod@plt+0x13c475c>
    87fc:			; <UNDEFINED> instruction: 0x2001e7b2
    8800:	stc	7, cr15, [r8], {249}	; 0xf9
    8804:	svclt	0x00181e03
    8808:	ldr	r2, [sl, r1, lsl #6]
    880c:	b	c467f8 <fchmod@plt+0xc44770>
    8810:	ldmdbmi	r3, {r0, ip, pc}
    8814:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    8818:			; <UNDEFINED> instruction: 0xf7f94478
    881c:	bls	83454 <fchmod@plt+0x813cc>
    8820:			; <UNDEFINED> instruction: 0x009cf8d4
    8824:			; <UNDEFINED> instruction: 0xf7ff4611
    8828:			; <UNDEFINED> instruction: 0xf8d4f967
    882c:			; <UNDEFINED> instruction: 0xf7f9009c
    8830:			; <UNDEFINED> instruction: 0xf8d4ec0c
    8834:			; <UNDEFINED> instruction: 0xf7f900a0
    8838:	strtmi	lr, [r9], -r8, lsl #24
    883c:			; <UNDEFINED> instruction: 0xf0054638
    8840:	svclt	0x0000fa61
    8844:	muleq	r1, lr, r6
    8848:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    884c:	andeq	sp, r1, r2, lsl #13
    8850:	andeq	r9, r0, r0, asr #19
    8854:	andeq	sp, r1, r6, lsl r9
    8858:	andeq	sp, r1, ip, asr #12
    885c:	andeq	r0, r0, r8, lsr #4
    8860:	andeq	r9, r0, r6, lsl r9
    8864:	andeq	r9, r0, ip, lsl r9
    8868:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
    886c:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    8870:	strmi	r2, [r4], -r1, lsl #2
    8874:			; <UNDEFINED> instruction: 0x0098f8d0
    8878:			; <UNDEFINED> instruction: 0xf93ef7ff
    887c:	ldrdne	lr, [r1], -r4
    8880:			; <UNDEFINED> instruction: 0xf0022202
    8884:			; <UNDEFINED> instruction: 0xf104fe09
    8888:	andcs	r0, r0, #12, 2
    888c:			; <UNDEFINED> instruction: 0xf7f9200d
    8890:			; <UNDEFINED> instruction: 0x4620ea3c
    8894:			; <UNDEFINED> instruction: 0x4010e8bd
    8898:	stmiblt	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    889c:	ldrbmi	lr, [r0, sp, lsr #18]!
    88a0:	mcrrmi	6, 8, r4, r7, cr8
    88a4:	blmi	11f4abc <fchmod@plt+0x11f2a34>
    88a8:	stmibvs	sp, {r0, r7, r9, sl, lr}^
    88ac:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
    88b0:			; <UNDEFINED> instruction: 0x4692447b
    88b4:	and	r2, r4, r7, lsl #14
    88b8:	svccc	0x0014f854
    88bc:	movtlt	r3, #46340	; 0xb504
    88c0:	adcsmi	r6, lr, #6750208	; 0x670000
    88c4:			; <UNDEFINED> instruction: 0xf8d8d1f8
    88c8:	ldrmi	r1, [r8], -r0
    88cc:			; <UNDEFINED> instruction: 0xf7f94632
    88d0:	stmdacs	r0, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    88d4:	stmdavs	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}
    88d8:	eorvs	r1, sl, sl, asr ip
    88dc:	cmple	ip, r0, lsl #22
    88e0:	andeq	pc, r8, r8, lsl #2
    88e4:			; <UNDEFINED> instruction: 0xf0049003
    88e8:			; <UNDEFINED> instruction: 0xf8d8f9d7
    88ec:			; <UNDEFINED> instruction: 0xf8d82018
    88f0:	stmdals	r3, {r2, ip}
    88f4:	blx	fe74490c <fchmod@plt+0xfe742884>
    88f8:			; <UNDEFINED> instruction: 0xf0049803
    88fc:	strls	pc, [r0], #-2731	; 0xfffff555
    8900:			; <UNDEFINED> instruction: 0xf8d8464a
    8904:	stmiavs	r4!, {r4, ip, sp}
    8908:	ldrdeq	lr, [r0, -sl]
    890c:	andlt	r4, r4, r0, lsr #15
    8910:			; <UNDEFINED> instruction: 0x87f0e8bd
    8914:	stclle	14, cr2, [ip, #-4]
    8918:	ldrdcc	pc, [r4], -sl
    891c:	cmplt	r4, #220, 22	; 0x37000
    8920:	ldrdvc	pc, [r0], -r8
    8924:	ldrmi	lr, [ip], -r0
    8928:	ldrtmi	r6, [r2], -r5, ror #16
    892c:			; <UNDEFINED> instruction: 0x46284639
    8930:	b	fe64691c <fchmod@plt+0xfe644894>
    8934:	strtmi	fp, [r8], -r0, lsr #18
    8938:	b	1c46924 <fchmod@plt+0x1c4489c>
    893c:	andsle	r4, sp, r6, lsl #5
    8940:	blcs	229d4 <fchmod@plt+0x2094c>
    8944:	andcs	sp, ip, pc, ror #3
    8948:			; <UNDEFINED> instruction: 0xf99cf7ff
    894c:			; <UNDEFINED> instruction: 0x1014f8d8
    8950:			; <UNDEFINED> instruction: 0xf8d84605
    8954:			; <UNDEFINED> instruction: 0xf7ff0000
    8958:			; <UNDEFINED> instruction: 0xf8d8fa49
    895c:	rsbvs	r1, r8, r8, lsl r0
    8960:	ldrdeq	pc, [r4], -r8
    8964:	blx	10c6968 <fchmod@plt+0x10c48e0>
    8968:	eorvs	r2, fp, r0, lsl #6
    896c:	eorvs	r6, r5, r8, lsr #1
    8970:	pop	{r2, ip, sp, pc}
    8974:			; <UNDEFINED> instruction: 0xf10387f0
    8978:			; <UNDEFINED> instruction: 0xe7e4043c
    897c:	andcs	r4, r5, #294912	; 0x48000
    8980:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    8984:			; <UNDEFINED> instruction: 0xf7f94478
    8988:			; <UNDEFINED> instruction: 0xf8d8e968
    898c:			; <UNDEFINED> instruction: 0xf8d83000
    8990:			; <UNDEFINED> instruction: 0x46012014
    8994:			; <UNDEFINED> instruction: 0xf0004648
    8998:	stmdbmi	sp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    899c:	stmdami	sp, {r0, r2, r9, sp}
    89a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    89a4:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89a8:	strmi	r6, [r1], -r2, lsr #16
    89ac:			; <UNDEFINED> instruction: 0xf0004648
    89b0:	stmdbmi	r9, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    89b4:	stmdami	r9, {r0, r2, r9, sp}
    89b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    89bc:	svclt	0x0000e7e3
    89c0:	andeq	sp, r1, r0, lsl r1
    89c4:	andeq	r9, r0, ip, lsl #17
    89c8:	andeq	r9, r0, lr, lsl #16
    89cc:	andeq	r9, r0, r4, lsr #28
    89d0:	andeq	r9, r0, r4, lsr #15
    89d4:	andeq	r9, r0, r6, lsl #28
    89d8:	andeq	r9, r0, ip, lsr #15
    89dc:	andeq	r9, r0, lr, ror #27
    89e0:			; <UNDEFINED> instruction: 0x4606b570
    89e4:			; <UNDEFINED> instruction: 0x46142034
    89e8:			; <UNDEFINED> instruction: 0xf7fe460d
    89ec:	movwcs	pc, #4085	; 0xff5	; <UNPREDICTABLE>
    89f0:	movwcc	lr, #10688	; 0x29c0
    89f4:	streq	r6, [r3, r3, lsl #2]!
    89f8:			; <UNDEFINED> instruction: 0xf004bf48
    89fc:	addvs	r0, r6, #67108864	; 0x4000000
    8a00:	mvnmi	fp, #344	; 0x158
    8a04:	movweq	pc, #12739	; 0x31c3	; <UNPREDICTABLE>
    8a08:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    8a0c:	andvs	r6, r3, r4, asr #32
    8a10:	stmib	r0, {r8, r9, sp}^
    8a14:	stmib	r0, {r0, r1, r3, r8, r9, ip, lr}^
    8a18:	ldcllt	3, cr3, [r0, #-20]!	; 0xffffffec
    8a1c:	strbeq	fp, [sl, #1392]	; 0x570
    8a20:			; <UNDEFINED> instruction: 0x460d4e18
    8a24:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    8a28:	stmdavc	r3, {r1, r8, sl, ip, lr, pc}
    8a2c:	andsle	r2, r7, sp, lsr #22
    8a30:	strtmi	r2, [r0], -r0, lsl #2
    8a34:	ldmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a38:	strmi	r1, [r1], -r3, asr #24
    8a3c:			; <UNDEFINED> instruction: 0xf045d018
    8a40:	strtmi	r0, [r0], -r0, lsl #5
    8a44:			; <UNDEFINED> instruction: 0xffccf7ff
    8a48:	andcs	r4, r1, #960	; 0x3c0
    8a4c:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    8a50:	msreq	CPSR_fs, #0, 2
    8a54:	ldmdbpl	r0!, {r2, r9, sl, lr}^
    8a58:			; <UNDEFINED> instruction: 0xf82cf7fe
    8a5c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    8a60:	stmdbcs	r0, {r0, r6, fp, ip, sp, lr}
    8a64:	strtmi	sp, [sl], -r4, ror #3
    8a68:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8a6c:	svclt	0x00b8f7ff
    8a70:	andcs	r4, r5, #98304	; 0x18000
    8a74:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    8a78:			; <UNDEFINED> instruction: 0xf7f94478
    8a7c:	strtmi	lr, [r1], -lr, ror #17
    8a80:	mrc2	7, 5, pc, cr6, cr13, {7}
    8a84:	andeq	sp, r1, lr, lsl #7
    8a88:	andeq	r0, r0, r4, lsr r2
    8a8c:	andeq	r9, r0, sl, asr #14
    8a90:	andeq	r9, r0, r0, lsr sp
    8a94:			; <UNDEFINED> instruction: 0x4604b5f0
    8a98:	adclt	r4, r9, pc, lsr sp
    8a9c:	bge	31b7a0 <fchmod@plt+0x319718>
    8aa0:	bvs	ff859c9c <fchmod@plt+0xff857c14>
    8aa4:	stmiapl	fp!, {r0, r1, sp}^
    8aa8:			; <UNDEFINED> instruction: 0x9327681b
    8aac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8ab0:	stmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ab4:	suble	r3, pc, r1
    8ab8:			; <UNDEFINED> instruction: 0xf4039b10
    8abc:			; <UNDEFINED> instruction: 0xf5b34370
    8ac0:	eorle	r5, r3, r0, lsl #31
    8ac4:			; <UNDEFINED> instruction: 0x0118e9dd
    8ac8:			; <UNDEFINED> instruction: 0xf1712801
    8acc:	ble	3896d4 <fchmod@plt+0x38764c>
    8ad0:	rsbvs	r2, r3, #0, 6
    8ad4:	eorvs	r4, r3, #24, 12	; 0x1800000
    8ad8:	blmi	c1b3a4 <fchmod@plt+0xc1931c>
    8adc:	mvnvs	r4, sl, ror r4
    8ae0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ae4:	subsmi	r9, sl, r7, lsr #22
    8ae8:	eorlt	sp, r9, r4, lsr r1
    8aec:			; <UNDEFINED> instruction: 0xf7febdf0
    8af0:	bls	6488c4 <fchmod@plt+0x64683c>
    8af4:	eorvs	r4, r0, #1048576	; 0x100000
    8af8:			; <UNDEFINED> instruction: 0xf7fe6ae0
    8afc:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    8b00:	bvs	83f7d8 <fchmod@plt+0x83d750>
    8b04:	strmi	r9, [r3], #-2840	; 0xfffff4e8
    8b08:	strb	r6, [r5, r3, ror #4]!
    8b0c:	blge	251314 <fchmod@plt+0x24f28c>
    8b10:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    8b14:	stcge	3, cr9, [r6, #-16]
    8b18:	ldrmi	r2, [r1], -r1, lsl #6
    8b1c:	movwpl	lr, #2509	; 0x9cd
    8b20:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    8b24:	stmib	sp, {r2, r8, r9, sp}^
    8b28:	bvs	ff822738 <fchmod@plt+0xff8206b0>
    8b2c:	andcs	lr, r6, #3358720	; 0x334000
    8b30:			; <UNDEFINED> instruction: 0xf7fb9208
    8b34:	stmdacs	r0, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
    8b38:			; <UNDEFINED> instruction: 0xf1714606
    8b3c:	blle	7c9744 <fchmod@plt+0x7c76bc>
    8b40:			; <UNDEFINED> instruction: 0xf0044628
    8b44:	strtmi	pc, [r8], -r7, lsl #19
    8b48:			; <UNDEFINED> instruction: 0xf9d6f004
    8b4c:	stmib	r4, {r1, r2, sl, lr}^
    8b50:	strb	r0, [r1, r8, lsl #12]
    8b54:	stm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b58:	andcs	r4, r5, #294912	; 0x48000
    8b5c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    8b60:			; <UNDEFINED> instruction: 0xf7f94478
    8b64:	bvs	fe882d54 <fchmod@plt+0xfe880ccc>
    8b68:	mcr2	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    8b6c:	andcs	r4, r5, #245760	; 0x3c000
    8b70:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    8b74:			; <UNDEFINED> instruction: 0xf7f94478
    8b78:	bvs	fe882d40 <fchmod@plt+0xfe880cb8>
    8b7c:	mrc2	7, 1, pc, cr8, cr13, {7}
    8b80:	andcs	r4, r5, #12, 18	; 0x30000
    8b84:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    8b88:			; <UNDEFINED> instruction: 0xf7f94478
    8b8c:	bvs	fe882d2c <fchmod@plt+0xfe880ca4>
    8b90:			; <UNDEFINED> instruction: 0xf7fd9a0b
    8b94:	svclt	0x0000fe0f
    8b98:	andeq	sp, r1, r4, lsl r3
    8b9c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8ba0:	ldrdeq	sp, [r1], -r8
    8ba4:	muleq	r0, sl, r6
    8ba8:	andeq	r9, r0, r8, asr #24
    8bac:	ldrdeq	r9, [r0], -r2
    8bb0:	andeq	r9, r0, r4, lsr ip
    8bb4:	muleq	r0, sl, r6
    8bb8:	andeq	r9, r0, r0, lsr #24
    8bbc:	svcmi	0x00f8e92d
    8bc0:			; <UNDEFINED> instruction: 0xf8d44604
    8bc4:	bvs	38c5c <fchmod@plt+0x36bd4>
    8bc8:	vrshl.s8	d20, d4, d16
    8bcc:	strmi	r8, [lr], -sl, lsl #2
    8bd0:			; <UNDEFINED> instruction: 0x469a4691
    8bd4:	blvs	900bf4 <fchmod@plt+0x8feb6c>
    8bd8:			; <UNDEFINED> instruction: 0xf1034560
    8bdc:			; <UNDEFINED> instruction: 0x63230301
    8be0:	rscshi	pc, pc, r0
    8be4:	eorvs	r3, r0, #1
    8be8:	stcpl	8, cr15, [r1], {16}
    8bec:	mvneq	pc, #5
    8bf0:	rscsle	r2, r0, sl, lsl #22
    8bf4:			; <UNDEFINED> instruction: 0xf0804560
    8bf8:			; <UNDEFINED> instruction: 0xf8df80f4
    8bfc:	svcmi	0x0093824c
    8c00:	ldrbtmi	r4, [pc], #-1272	; 8c08 <fchmod@plt+0x6b80>
    8c04:			; <UNDEFINED> instruction: 0xf1004560
    8c08:	ldrshtvs	r3, [r3], -pc
    8c0c:	rsc	sp, fp, ip, lsl #6
    8c10:	nopeq	{37}	; 0x25
    8c14:	blcs	6a34a4 <fchmod@plt+0x6a141c>
    8c18:	bvs	187cd04 <fchmod@plt+0x187ac7c>
    8c1c:	eorvs	r1, r3, #21248	; 0x5300
    8c20:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    8c24:	sbcshi	pc, r6, r0, lsl #1
    8c28:	strtmi	r2, [r8], -r4, lsl #2
    8c2c:			; <UNDEFINED> instruction: 0xf8b0f7fb
    8c30:	rscle	r2, sp, r0, lsl #16
    8c34:	ldmdavs	r1!, {r1, r5, r9, fp, sp, lr}
    8c38:	blcc	4f58c <fchmod@plt+0x4d504>
    8c3c:	blcs	21210 <fchmod@plt+0x1f188>
    8c40:	sbcshi	pc, r4, r0
    8c44:	blcs	b66c78 <fchmod@plt+0xb64bf0>
    8c48:	rscshi	pc, r8, r0
    8c4c:	addsmi	r6, r3, #405504	; 0x63000
    8c50:	rsc	sp, sp, lr, lsl #16
    8c54:	strtmi	r2, [r8], -r4, lsl #2
    8c58:			; <UNDEFINED> instruction: 0xf89af7fb
    8c5c:	bicslt	r4, r0, r3, lsl #13
    8c60:	ldrdcs	lr, [r8, -r4]
    8c64:	eorvs	r1, r3, #21248	; 0x5300
    8c68:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    8c6c:	rschi	pc, r0, r0, lsl #1
    8c70:	mvnle	r2, sl, lsl #26
    8c74:	andcs	r4, r5, #1933312	; 0x1d8000
    8c78:	ldrbtmi	r4, [r9], #-2166	; 0xfffff78a
    8c7c:			; <UNDEFINED> instruction: 0xf7f84478
    8c80:	ldmdavs	r3!, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8c84:			; <UNDEFINED> instruction: 0x46016972
    8c88:			; <UNDEFINED> instruction: 0xf0004620
    8c8c:	ldmdavs	r1!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    8c90:	blcc	4f5e4 <fchmod@plt+0x4d55c>
    8c94:	ldmib	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8c98:	addsmi	r3, r3, #8, 4	; 0x80000000
    8c9c:	sbchi	pc, r8, r0, lsl #1
    8ca0:			; <UNDEFINED> instruction: 0xf0002d1a
    8ca4:	ldccs	0, cr8, [sl, #-764]!	; 0xfffffd04
    8ca8:	adcshi	pc, r6, r0, asr #32
    8cac:	eorvs	r1, r1, #22784	; 0x5900
    8cb0:	stccs	8, cr7, [sl, #-116]	; 0xffffff8c
    8cb4:	addhi	pc, fp, r0
    8cb8:	strtmi	r2, [r8], -r4, lsl #2
    8cbc:			; <UNDEFINED> instruction: 0xf868f7fb
    8cc0:	andcc	lr, r8, #212, 18	; 0x350000
    8cc4:	addsmi	fp, sl, #56, 2
    8cc8:	stmdbmi	r3!, {r4, r5, r6, r7, fp, ip, lr, pc}^
    8ccc:	stmdami	r3!, {r0, r2, r9, sp}^
    8cd0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8cd4:	addsmi	lr, r3, #55312384	; 0x34c0000
    8cd8:	lfmcs	f5, 1, [sl, #-988]	; 0xfffffc24
    8cdc:	addshi	pc, r6, r0
    8ce0:	rsbsvs	r3, r3, r1, lsl #22
    8ce4:			; <UNDEFINED> instruction: 0xf1bbe030
    8ce8:	andle	r0, pc, r0, lsl #30
    8cec:	andcs	r6, r5, #6488064	; 0x630000
    8cf0:			; <UNDEFINED> instruction: 0xf140059b
    8cf4:	strbmi	r8, [r1], -r6, lsl #1
    8cf8:			; <UNDEFINED> instruction: 0xf7f84638
    8cfc:	ldmdbvs	r2!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    8d00:			; <UNDEFINED> instruction: 0x46016833
    8d04:			; <UNDEFINED> instruction: 0xf0004620
    8d08:	bvs	18c848c <fchmod@plt+0x18c6404>
    8d0c:	blvs	8e3598 <fchmod@plt+0x8e1510>
    8d10:			; <UNDEFINED> instruction: 0xf1034291
    8d14:			; <UNDEFINED> instruction: 0x63230301
    8d18:	sfmne	f5, 3, [fp], {46}	; 0x2e
    8d1c:	addsmi	r6, sl, #805306370	; 0x30000002
    8d20:	stmdble	sl!, {r0, r2, r3, fp, ip, sp, lr}
    8d24:	eorle	r2, r8, sl, lsl #26
    8d28:	strtmi	r2, [r8], -r4, lsl #2
    8d2c:			; <UNDEFINED> instruction: 0xf830f7fb
    8d30:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    8d34:	ldmib	r4, {r0, r1, r4, r6, ip, lr, pc}^
    8d38:	sfmcc	f5, 4, [r1, #-32]	; 0xffffffe0
    8d3c:	adcmi	r6, sl, #1342177282	; 0x50000002
    8d40:			; <UNDEFINED> instruction: 0x1c6bd90c
    8d44:	stmdavc	sp!, {r0, r1, r5, r9, sp, lr}
    8d48:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    8d4c:	sbcle	r2, sl, sl, lsl #22
    8d50:	svceq	0x0000f1bb
    8d54:	bvs	97d17c <fchmod@plt+0x97b0f4>
    8d58:	ldmle	r2!, {r1, r3, r5, r7, r9, lr}^
    8d5c:	andcs	r4, r5, #64, 18	; 0x100000
    8d60:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
    8d64:			; <UNDEFINED> instruction: 0xe78a4478
    8d68:	tstcs	r4, r8, lsr #12
    8d6c:			; <UNDEFINED> instruction: 0xf810f7fb
    8d70:	bvs	18a360c <fchmod@plt+0x18a1584>
    8d74:	strb	r4, [r2, r3, lsl #13]!
    8d78:	ldmdavs	r1!, {r0, r1, r3, r9, sl, lr}^
    8d7c:			; <UNDEFINED> instruction: 0x1e531a5a
    8d80:	stmdblt	fp!, {r0, r1, r4, r5, r7, r8, sp, lr}
    8d84:	ldmibvs	r3!, {r2, r3, sp, lr, pc}
    8d88:			; <UNDEFINED> instruction: 0x61b33b01
    8d8c:	ldmdavs	r1!, {r0, r1, r6, r8, ip, sp, pc}^
    8d90:	tstcs	r4, fp, lsl #8
    8d94:	stceq	8, cr15, [r1], {19}
    8d98:			; <UNDEFINED> instruction: 0xfffaf7fa
    8d9c:	mvnsle	r2, r0, lsl #16
    8da0:	ldrbmi	r4, [r2], -r0, lsr #12
    8da4:			; <UNDEFINED> instruction: 0x47c84631
    8da8:			; <UNDEFINED> instruction: 0x0c08e9d4
    8dac:	andle	r4, r4, #96, 10	; 0x18000000
    8db0:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    8db4:			; <UNDEFINED> instruction: 0xf47f2b0a
    8db8:	stccs	15, cr10, [sl, #-148]	; 0xffffff6c
    8dbc:	blvs	8f89d8 <fchmod@plt+0x8f6950>
    8dc0:	andcs	r2, r1, r1
    8dc4:	svclt	0x0008181b
    8dc8:	pop	{r0, r1, r5, r8, r9, sp, lr}
    8dcc:	addmi	r8, sl, #248, 30	; 0x3e0
    8dd0:	ldrb	sp, [sl, -r7, lsl #17]!
    8dd4:			; <UNDEFINED> instruction: 0x461a6831
    8dd8:	blcc	4f74c <fchmod@plt+0x4d6c4>
    8ddc:	bvs	902a9c <fchmod@plt+0x900a14>
    8de0:	andcs	lr, r0, fp, asr #15
    8de4:	svchi	0x00f8e8bd
    8de8:	cmnvs	r3, r0, lsl #6
    8dec:	andcs	r4, r5, #491520	; 0x78000
    8df0:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    8df4:			; <UNDEFINED> instruction: 0xf7f84478
    8df8:			; <UNDEFINED> instruction: 0x4601ef30
    8dfc:			; <UNDEFINED> instruction: 0xf0004620
    8e00:	ldmdbmi	fp, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    8e04:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    8e08:			; <UNDEFINED> instruction: 0xe7384478
    8e0c:	andcs	r4, r5, #425984	; 0x68000
    8e10:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    8e14:			; <UNDEFINED> instruction: 0xe7324478
    8e18:	andcs	r4, r5, #409600	; 0x64000
    8e1c:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    8e20:			; <UNDEFINED> instruction: 0xe72c4478
    8e24:	andcs	r4, r5, #24, 18	; 0x60000
    8e28:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    8e2c:			; <UNDEFINED> instruction: 0xe7264478
    8e30:	andcs	r4, r5, #376832	; 0x5c000
    8e34:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    8e38:			; <UNDEFINED> instruction: 0xe7204478
    8e3c:	andcs	r4, r5, #360448	; 0x58000
    8e40:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    8e44:			; <UNDEFINED> instruction: 0xe71a4478
    8e48:	andeq	r9, r0, r8, lsl #15
    8e4c:	andeq	r9, r0, r6, lsr #23
    8e50:	andeq	r9, r0, r6, ror r7
    8e54:	andeq	r9, r0, ip, lsr #22
    8e58:	andeq	r9, r0, r0, lsr r6
    8e5c:	ldrdeq	r9, [r0], -r6
    8e60:	andeq	r9, r0, sl, asr #12
    8e64:	andeq	r9, r0, r4, asr #20
    8e68:	andeq	r9, r0, r6, ror r4
    8e6c:			; <UNDEFINED> instruction: 0x000099b4
    8e70:	andeq	r9, r0, r2, lsl #11
    8e74:	andeq	r9, r0, r0, lsr #19
    8e78:	andeq	r9, r0, r2, lsr r5
    8e7c:	muleq	r0, r4, r9
    8e80:			; <UNDEFINED> instruction: 0x000094b6
    8e84:	andeq	r9, r0, r8, lsl #19
    8e88:	andeq	r9, r0, lr, ror r4
    8e8c:	andeq	r9, r0, ip, ror r9
    8e90:	ldrdeq	r9, [r0], -sl
    8e94:	andeq	r9, r0, r0, ror r9
    8e98:	andeq	r9, r0, sl, lsr r4
    8e9c:	andeq	r9, r0, r4, ror #18
    8ea0:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    8ea4:			; <UNDEFINED> instruction: 0x4604061b
    8ea8:	stmibvs	r0!, {r3, sl, ip, lr, pc}^
    8eac:			; <UNDEFINED> instruction: 0xf7f8b108
    8eb0:	strtmi	lr, [r0], -r2, lsl #29
    8eb4:			; <UNDEFINED> instruction: 0x4010e8bd
    8eb8:	mrclt	7, 3, APSR_nzcv, cr10, cr8, {7}
    8ebc:			; <UNDEFINED> instruction: 0xf7fd2001
    8ec0:	bvs	ff847c3c <fchmod@plt+0xff845bb4>
    8ec4:	stmia	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ec8:	rscle	r2, lr, r0, lsl #16
    8ecc:	andcs	r4, r5, #4, 18	; 0x10000
    8ed0:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    8ed4:			; <UNDEFINED> instruction: 0xf7f84478
    8ed8:	bvs	fe8849e0 <fchmod@plt+0xfe882958>
    8edc:	stc2	7, cr15, [r8], {253}	; 0xfd
    8ee0:	andeq	r9, r0, r2, ror #10
    8ee4:	ldrdeq	r9, [r0], -r4
    8ee8:			; <UNDEFINED> instruction: 0x4694b4f0
    8eec:	cmnlt	r7, pc, lsl #16
    8ef0:	strhlt	r6, [ip, #-140]	; 0xffffff74
    8ef4:			; <UNDEFINED> instruction: 0x5603e9d4
    8ef8:	rscsvs	fp, r5, r6, lsr r3
    8efc:	smlattlt	r5, r5, r8, r6
    8f00:	stmiavs	r4!, {r1, r2, r3, r5, r8, sp, lr}
    8f04:	mvnsle	r2, r0, lsl #24
    8f08:	svccs	0x0000687f
    8f0c:			; <UNDEFINED> instruction: 0x4662d1f0
    8f10:			; <UNDEFINED> instruction: 0xf1bc2700
    8f14:	eorle	r0, r2, r0, lsl #30
    8f18:	mulsvs	r0, r4, r8
    8f1c:	ands	fp, fp, r4, ror #18
    8f20:	strbeq	pc, [r0, #262]!	; 0x106	; <UNPREDICTABLE>
    8f24:	ldrdvs	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    8f28:	strvs	lr, [r3, -r4, asr #19]
    8f2c:	tstlt	r6, lr, lsr #16
    8f30:	eorvs	r6, ip, r4, lsr r1
    8f34:	cmnlt	ip, r4, lsr #17
    8f38:	blcs	230d8 <fchmod@plt+0x21050>
    8f3c:			; <UNDEFINED> instruction: 0xf106d1f0
    8f40:			; <UNDEFINED> instruction: 0xf8d605e4
    8f44:	strb	r6, [pc, r4, ror #1]!
    8f48:	tstlt	r3, r2, ror #16
    8f4c:	rscpl	pc, r0, r2, asr #17
    8f50:			; <UNDEFINED> instruction: 0xf8c2e7d5
    8f54:	ldrb	r5, [r2, r4, ror #1]
    8f58:	bcs	230a8 <fchmod@plt+0x21020>
    8f5c:	ldfltp	f5, [r0], #880	; 0x370
    8f60:	andgt	pc, r0, r1, asr #17
    8f64:	svclt	0x00004770
    8f68:	svcmi	0x00f0e92d
    8f6c:	stc	6, cr4, [sp, #-16]!
    8f70:			; <UNDEFINED> instruction: 0xf04f8b06
    8f74:	stmdavs	r2, {r8, fp}^
    8f78:			; <UNDEFINED> instruction: 0x3740f8df
    8f7c:			; <UNDEFINED> instruction: 0xf8df0792
    8f80:	rscslt	r2, r5, r0, asr #14
    8f84:	ldrbtmi	sl, [sl], #-3336	; 0xfffff2f8
    8f88:	sqtgee	f1, f3
    8f8c:			; <UNDEFINED> instruction: 0x1734f8df
    8f90:	bcs	4447c0 <fchmod@plt+0x442738>
    8f94:	vmla.f32	s18, s18, s6
    8f98:	ldrbtmi	r5, [r9], #-2704	; 0xfffff570
    8f9c:	bvs	fe4447c4 <fchmod@plt+0xfe44273c>
    8fa0:	beq	12453dc <fchmod@plt+0x1243354>
    8fa4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    8fa8:			; <UNDEFINED> instruction: 0xf04f9373
    8fac:			; <UNDEFINED> instruction: 0xf04f0300
    8fb0:	stmib	sp, {r8, r9}^
    8fb4:	stmib	sp, {r3, r8, r9, ip, sp}^
    8fb8:	movwls	r3, #49930	; 0xc30a
    8fbc:	movwcc	lr, #22981	; 0x59c5
    8fc0:			; <UNDEFINED> instruction: 0x3704f8df
    8fc4:	svclt	0x005861ee
    8fc8:	ldrbtmi	sl, [fp], #-3357	; 0xfffff2e3
    8fcc:	stcge	15, cr11, [sp, #-288]!	; 0xfffffee0
    8fd0:	bcc	2dbec <fchmod@plt+0x2bb64>
    8fd4:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    8fd8:	svclt	0x0018ae10
    8fdc:	andls	r2, r2, #268435456	; 0x10000000
    8fe0:			; <UNDEFINED> instruction: 0xf8df447b
    8fe4:	orrvs	r2, r5, ip, ror #13
    8fe8:	bcc	444810 <fchmod@plt+0x442788>
    8fec:	blge	19a1dc <fchmod@plt+0x198154>
    8ff0:	andsge	pc, r8, sp, asr #17
    8ff4:	bcs	fe444824 <fchmod@plt+0xfe44279c>
    8ff8:	andsge	pc, r4, r0, asr #17
    8ffc:	bcc	444828 <fchmod@plt+0x4427a0>
    9000:	addscs	r6, r8, #93	; 0x5d
    9004:	mufe	f2, f0, f0
    9008:			; <UNDEFINED> instruction: 0xf7f80a90
    900c:	ldrtmi	lr, [r0], -lr, asr #30
    9010:			; <UNDEFINED> instruction: 0xf92ef001
    9014:	bcc	444880 <fchmod@plt+0x4427f8>
    9018:	bcs	444880 <fchmod@plt+0x4427f8>
    901c:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
    9020:			; <UNDEFINED> instruction: 0xf7ff1a90
    9024:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9028:	adchi	pc, r7, #0
    902c:			; <UNDEFINED> instruction: 0xf1b99b02
    9030:	svclt	0x00080f00
    9034:	blcs	11c3c <fchmod@plt+0xfbb4>
    9038:	sbcshi	pc, r8, #64	; 0x40
    903c:			; <UNDEFINED> instruction: 0x462068b3
    9040:	bcs	4448b0 <fchmod@plt+0x442828>
    9044:			; <UNDEFINED> instruction: 0xf0006859
    9048:	stmdavs	r3!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    904c:	strle	r0, [r4], #-1947	; 0xfffff865
    9050:			; <UNDEFINED> instruction: 0xf03369b3
    9054:			; <UNDEFINED> instruction: 0xf0000302
    9058:	mnfem	f0, #0.0
    905c:			; <UNDEFINED> instruction: 0xf1052a90
    9060:			; <UNDEFINED> instruction: 0x46200114
    9064:			; <UNDEFINED> instruction: 0xff9af000
    9068:			; <UNDEFINED> instruction: 0x2668f8df
    906c:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    9070:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    9074:			; <UNDEFINED> instruction: 0xff92f000
    9078:			; <UNDEFINED> instruction: 0x265cf8df
    907c:	strtmi	r6, [r0], -r9, lsr #22
    9080:			; <UNDEFINED> instruction: 0xf000447a
    9084:	stmdavs	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    9088:			; <UNDEFINED> instruction: 0xf140079f
    908c:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, pc}^
    9090:	blcs	23304 <fchmod@plt+0x2127c>
    9094:	mvnhi	pc, r0
    9098:			; <UNDEFINED> instruction: 0xf0002b01
    909c:	blcs	1294fc <fchmod@plt+0x127474>
    90a0:	stmiavs	fp!, {r0, r1, r8, ip, lr, pc}
    90a4:			; <UNDEFINED> instruction: 0xf0002b01
    90a8:	strtmi	r8, [r9], -r6, asr #5
    90ac:			; <UNDEFINED> instruction: 0xf0014650
    90b0:	stmdavs	sl!, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    90b4:	cmnlt	sl, r8, lsr #2
    90b8:	ldmdblt	r3, {r0, r1, r4, r7, fp, sp, lr}
    90bc:	ldmvs	fp, {r0, r3, sp, lr, pc}
    90c0:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    90c4:	mvnsle	r2, r0, lsl #18
    90c8:	cmpvs	r9, r9, ror #17
    90cc:	blcs	23340 <fchmod@plt+0x212b8>
    90d0:	ldmdavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    90d4:	mvnle	r2, r0, lsl #20
    90d8:	ldrdgt	pc, [r4], -r4
    90dc:			; <UNDEFINED> instruction: 0xf01c69b3
    90e0:	tstle	r9, r2, lsl #28
    90e4:	svcne	0x00996af2
    90e8:			; <UNDEFINED> instruction: 0xf0002a00
    90ec:	blcs	29974 <fchmod@plt+0x278ec>
    90f0:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    90f4:	addhi	pc, r5, #64, 4
    90f8:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    90fc:			; <UNDEFINED> instruction: 0xf0002f00
    9100:	cosne<illegal precision>	f0, f0
    9104:	vpmax.s8	d2, d0, d3
    9108:			; <UNDEFINED> instruction: 0xf8d68221
    910c:	tstlt	sl, r8, asr #1
    9110:	blcs	57d2c <fchmod@plt+0x55ca4>
    9114:	subhi	pc, ip, #0, 4
    9118:	svceq	0x0000f1be
    911c:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    9120:	blcs	631b4 <fchmod@plt+0x6112c>
    9124:	ldmibvs	r1!, {r3, r8, r9, sl, fp, ip, sp, pc}
    9128:	bicshi	pc, sp, r0
    912c:	ldmdavs	r8, {r0, r1, r4, r5, r7, fp, sp, lr}^
    9130:			; <UNDEFINED> instruction: 0xf9c4f001
    9134:	blcs	631c8 <fchmod@plt+0x61140>
    9138:	svclt	0x001c4680
    913c:	strmi	r2, [r3], -r0
    9140:	tsthi	r0, r0	; <UNPREDICTABLE>
    9144:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    9148:	strtmi	r2, [r4], r0, lsl #14
    914c:	teqlt	sl, sl, lsl #18
    9150:	strcc	r6, [r1, -ip, asr #22]
    9154:	svclt	0x00182a01
    9158:	svclt	0x000c2c01
    915c:	movwcc	r3, #4097	; 0x1001
    9160:	stmdbcs	r0, {r0, r3, r6, fp, sp, lr}
    9164:	blcs	7d934 <fchmod@plt+0x7b8ac>
    9168:	vmax.u8	q2, q0, q10
    916c:			; <UNDEFINED> instruction: 0xf0038227
    9170:	stmdacs	r0, {r0, r8, r9}
    9174:	sadd16mi	fp, r8, r4
    9178:	stmdacs	r0, {sp}
    917c:	subshi	pc, r0, #64	; 0x40
    9180:			; <UNDEFINED> instruction: 0xf0014640
    9184:	adcsmi	pc, r8, #8978432	; 0x890000
    9188:	eorhi	pc, r3, #64	; 0x40
    918c:	strbmi	r6, [r0], -r3, lsr #16
    9190:			; <UNDEFINED> instruction: 0xf0002b03
    9194:	blcs	697e8 <fchmod@plt+0x67760>
    9198:	cmphi	fp, r0	; <UNPREDICTABLE>
    919c:			; <UNDEFINED> instruction: 0xf87cf001
    91a0:	stcle	8, cr2, [r3, #-4]
    91a4:	blcs	63458 <fchmod@plt+0x613d0>
    91a8:	rsbhi	pc, r0, #64	; 0x40
    91ac:	strbmi	r6, [r0], -r3, lsr #16
    91b0:			; <UNDEFINED> instruction: 0xf0002b01
    91b4:			; <UNDEFINED> instruction: 0xf0018085
    91b8:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    91bc:	cmnle	pc, r0, asr #12
    91c0:			; <UNDEFINED> instruction: 0xf9d4f001
    91c4:	strmi	r6, [r7], -r3, asr #22
    91c8:	tstle	r3, r1, lsl #22
    91cc:	blcs	63480 <fchmod@plt+0x613f8>
    91d0:	mvnhi	pc, r0
    91d4:	ldreq	r6, [r8, r3, ror #16]
    91d8:			; <UNDEFINED> instruction: 0xf107bf4c
    91dc:			; <UNDEFINED> instruction: 0xf107086c
    91e0:	ldreq	r0, [r9], ip, lsr #16
    91e4:	addshi	pc, sp, r0, lsl #2
    91e8:	bcs	e3278 <fchmod@plt+0xe11f0>
    91ec:	addshi	pc, r9, r0
    91f0:	ldmibvs	r1!, {r1, r4, r5, r6, r9, fp, sp, lr}^
    91f4:	subsle	r2, r5, r0, lsl #20
    91f8:	stmdacs	r0, {r4, fp, ip, sp, lr}
    91fc:			; <UNDEFINED> instruction: 0x0718d052
    9200:	ldmibvs	r8!, {r0, r1, r2, r3, r6, r8, sl, ip, lr, pc}^
    9204:	suble	r2, ip, r0, lsl #16
    9208:	stmdacs	r0, {fp, ip, sp, lr}
    920c:	stmdbcs	r6, {r0, r3, r6, ip, lr, pc}
    9210:	ldmdbvs	sl!, {r1, ip, lr, pc}^
    9214:	suble	r2, r9, r6, lsl #20
    9218:	stmdavs	sl!, {r0, r6, r9, sl, lr}
    921c:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    9220:			; <UNDEFINED> instruction: 0xf1054638
    9224:			; <UNDEFINED> instruction: 0xf7ff0b40
    9228:			; <UNDEFINED> instruction: 0x46c4fe5f
    922c:	strbmi	r4, [r6], r8, lsr #13
    9230:	ldfeqd	f7, [r0], {12}
    9234:			; <UNDEFINED> instruction: 0x000fe8be
    9238:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    923c:			; <UNDEFINED> instruction: 0xf84c45de
    9240:			; <UNDEFINED> instruction: 0xf84c0c10
    9244:			; <UNDEFINED> instruction: 0xf84c1c0c
    9248:			; <UNDEFINED> instruction: 0xf84c2c08
    924c:	mvnle	r3, r4, lsl #24
    9250:			; <UNDEFINED> instruction: 0xf0136863
    9254:			; <UNDEFINED> instruction: 0xf0000802
    9258:			; <UNDEFINED> instruction: 0x06db8094
    925c:			; <UNDEFINED> instruction: 0xf8d6bf5c
    9260:			; <UNDEFINED> instruction: 0xf8c730b8
    9264:	blls	d552c <fchmod@plt+0xd34a4>
    9268:	andsvs	fp, pc, r3, lsl #2
    926c:			; <UNDEFINED> instruction: 0xf1096a22
    9270:	bvs	18cb67c <fchmod@plt+0x18c95f4>
    9274:			; <UNDEFINED> instruction: 0xf4ff429a
    9278:	stmdage	sl, {r2, r6, r7, r9, sl, fp, sp, pc}
    927c:	cdp2	0, 4, cr15, cr4, cr3, {0}
    9280:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9284:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    928c:	blls	1ce32fc <fchmod@plt+0x1ce1274>
    9290:			; <UNDEFINED> instruction: 0xf040405a
    9294:			; <UNDEFINED> instruction: 0x46488211
    9298:	ldc	0, cr11, [sp], #468	; 0x1d4
    929c:	pop	{r1, r2, r8, r9, fp, pc}
    92a0:	ldrshvs	r8, [sl, #240]!	; 0xf0
    92a4:	adcsle	r2, r7, r6, lsl #18
    92a8:	ldrtle	r0, [r2], #1818	; 0x71a
    92ac:	ldmibvs	r3!, {r0, r3, r4, r5, r6, r8, sp, lr}^
    92b0:	svclt	0x00182b05
    92b4:			; <UNDEFINED> instruction: 0xd1af6863
    92b8:	stmdavs	r3!, {r1, r4, r5, r9, fp, sp, lr}^
    92bc:			; <UNDEFINED> instruction: 0xe7ab61ba
    92c0:			; <UNDEFINED> instruction: 0xf00168e9
    92c4:	strmi	pc, [r7], -r3, lsr #19
    92c8:			; <UNDEFINED> instruction: 0xf8dfe784
    92cc:	andcs	r1, r5, #20, 8	; 0x14000000
    92d0:	ldreq	pc, [r0], #-2271	; 0xfffff721
    92d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    92d8:	ldc	7, cr15, [lr], #992	; 0x3e0
    92dc:	strcs	pc, [r8], #-2271	; 0xfffff721
    92e0:			; <UNDEFINED> instruction: 0x4601447a
    92e4:			; <UNDEFINED> instruction: 0xf0004620
    92e8:	stmiavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    92ec:	stmdblt	r3!, {r0, r1, r3, r4, r7, fp, sp, lr}
    92f0:			; <UNDEFINED> instruction: 0xf7fa2001
    92f4:	stmvs	r3, {r0, r2, r5, fp, ip, sp, lr, pc}
    92f8:	blcs	616a0 <fchmod@plt+0x5f618>
    92fc:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    9300:	blcs	635b4 <fchmod@plt+0x6152c>
    9304:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    9308:	andcs	r4, r5, #248, 18	; 0x3e0000
    930c:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
    9310:			; <UNDEFINED> instruction: 0xf7f84478
    9314:	bmi	ffe045a4 <fchmod@plt+0xffe0251c>
    9318:			; <UNDEFINED> instruction: 0x4601447a
    931c:			; <UNDEFINED> instruction: 0xf0004620
    9320:			; <UNDEFINED> instruction: 0xf108fabb
    9324:	ldrbmi	r0, [r8], -ip, lsr #22
    9328:	cdp2	0, 9, cr15, cr6, cr3, {0}
    932c:			; <UNDEFINED> instruction: 0xf0402800
    9330:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, pc}^
    9334:	ldmibvs	r1!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    9338:			; <UNDEFINED> instruction: 0xf0002900
    933c:	stmdavs	r3!, {r3, r5, r7, pc}
    9340:			; <UNDEFINED> instruction: 0xf43f2b01
    9344:			; <UNDEFINED> instruction: 0xf00caef3
    9348:	b	170c358 <fchmod@plt+0x170a2d0>
    934c:			; <UNDEFINED> instruction: 0xf47f0301
    9350:	ldmdbvs	r1!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    9354:	movwmi	r6, #47411	; 0xb933
    9358:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    935c:			; <UNDEFINED> instruction: 0xf0004628
    9360:	strbt	pc, [r3], r7, lsr #30	; <UNPREDICTABLE>
    9364:			; <UNDEFINED> instruction: 0x460369b0
    9368:			; <UNDEFINED> instruction: 0xf43f2800
    936c:	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    9370:	svclt	0x00182801
    9374:	svclt	0x000b2b01
    9378:	andcs	r2, r0, r1
    937c:	movwcs	r2, #4864	; 0x1300
    9380:	ldmdbvs	r1!, {r5, r6, r7, r9, sl, sp, lr, pc}
    9384:			; <UNDEFINED> instruction: 0xf0004638
    9388:	uadd16mi	pc, r1, r1	; <UNPREDICTABLE>
    938c:			; <UNDEFINED> instruction: 0xf0004638
    9390:	ldmibvs	r1!, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    9394:			; <UNDEFINED> instruction: 0xf0004638
    9398:	bge	6c8ec4 <fchmod@plt+0x6c6e3c>
    939c:	msreq	CPSR_, #-1073741823	; 0xc0000001
    93a0:	ldrd	pc, [r8], #134	; 0x86
    93a4:			; <UNDEFINED> instruction: 0xf107ca07
    93a8:	stm	r3, {r2, r4, r5, r7, sl, fp}
    93ac:	ldmib	sp, {r0, r1, r2}^
    93b0:			; <UNDEFINED> instruction: 0xf8c7013f
    93b4:			; <UNDEFINED> instruction: 0xf8c780b0
    93b8:	strmi	lr, [r3], -r0, asr #1
    93bc:	andeq	lr, r3, ip, lsl #17
    93c0:	ldrb	fp, [r0, -r8, lsr #18]
    93c4:	ldmvs	fp, {r0, r1, r2, r3, r4, sp, lr}^
    93c8:			; <UNDEFINED> instruction: 0xf43f2b00
    93cc:	ldmdavs	r8, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    93d0:	rscsle	r4, r7, r0, asr r5
    93d4:			; <UNDEFINED> instruction: 0xf0012103
    93d8:	strtmi	pc, [r9], -r3, asr #22
    93dc:	strmi	r2, [r4], -r3, lsl #4
    93e0:			; <UNDEFINED> instruction: 0xf0014650
    93e4:	blmi	ff148058 <fchmod@plt+0xff145fd0>
    93e8:	mvnne	pc, r0, asr #4
    93ec:			; <UNDEFINED> instruction: 0xf103447b
    93f0:	blmi	ff089c48 <fchmod@plt+0xff087bc0>
    93f4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    93f8:	stmiami	r1, {lr}^
    93fc:			; <UNDEFINED> instruction: 0xf7fd4478
    9400:	blcs	18784c <fchmod@plt+0x1857c4>
    9404:	msrhi	CPSR_sx, r0
    9408:	ldrdcs	pc, [r8], #134	; 0x86
    940c:			; <UNDEFINED> instruction: 0xf47f2a00
    9410:	blcs	1b4e14 <fchmod@plt+0x1b2d8c>
    9414:	msrhi	CPSR_s, r0
    9418:	smlsdeq	r3, lr, sl, lr
    941c:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
    9420:	blcs	242d4 <fchmod@plt+0x2224c>
    9424:	ldmibmi	r7!, {r0, r1, r4, r5, ip, lr, pc}
    9428:	ldmmi	r7!, {r0, r2, r9, sp}
    942c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9430:	ldc	7, cr15, [r2], {248}	; 0xf8
    9434:	ldrbmi	r9, [r0], -r4
    9438:	blx	1a45446 <fchmod@plt+0x1a433be>
    943c:	strmi	r9, [r2], -r4, lsl #18
    9440:			; <UNDEFINED> instruction: 0xf0004620
    9444:			; <UNDEFINED> instruction: 0xf8d4fa41
    9448:			; <UNDEFINED> instruction: 0x63afc004
    944c:	cdpeq	0, 0, cr15, cr2, cr12, {0}
    9450:	ldmibvs	r3!, {r1, r5, r6, r9, sl, sp, lr, pc}
    9454:			; <UNDEFINED> instruction: 0xf47f2b00
    9458:			; <UNDEFINED> instruction: 0xf000aea1
    945c:	ssat	pc, #6, sp, lsl #30	; <UNPREDICTABLE>
    9460:	blcs	a3b34 <fchmod@plt+0xa1aac>
    9464:	svcge	0x0041f67f
    9468:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    946c:			; <UNDEFINED> instruction: 0xf47f2b00
    9470:	stmibmi	r6!, {r0, r1, r4, r9, sl, fp, sp, pc}
    9474:	stmiami	r6!, {r0, r2, r9, sp}
    9478:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    947c:	bl	ffb47464 <fchmod@plt+0xffb453dc>
    9480:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
    9484:	strtmi	r4, [r0], -r1, lsl #12
    9488:	blx	7c5490 <fchmod@plt+0x7c3408>
    948c:	ldmdbvs	r1!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    9490:	cmnle	fp, r0, lsl #18
    9494:	blcc	a3968 <fchmod@plt+0xa18e0>
    9498:	ldmdble	sp, {r1, r8, r9, fp, sp}
    949c:	blcs	63530 <fchmod@plt+0x614a8>
    94a0:	svcge	0x0051f47f
    94a4:	blcs	63978 <fchmod@plt+0x618f0>
    94a8:	tstcs	r0, r8, lsl pc
    94ac:			; <UNDEFINED> instruction: 0xf8d4d026
    94b0:			; <UNDEFINED> instruction: 0xf01cc004
    94b4:			; <UNDEFINED> instruction: 0xf43f0f02
    94b8:	ldrt	sl, [r7], -sp, asr #30
    94bc:	cdp2	0, 14, cr15, cr12, cr0, {0}
    94c0:	strbmi	r2, [r0], -r1, lsl #16
    94c4:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    94c8:	blcs	6377c <fchmod@plt+0x616f4>
    94cc:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
    94d0:			; <UNDEFINED> instruction: 0xf84cf001
    94d4:	ldrbt	r4, [sp], -r7, lsl #12
    94d8:			; <UNDEFINED> instruction: 0xf0004650
    94dc:	stmdavs	r3!, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    94e0:	blcs	63bac <fchmod@plt+0x61b24>
    94e4:	stmdbcs	r0, {r0, r1, r2, r4, r8, ip, lr, pc}
    94e8:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    94ec:	stmdbcs	r0, {r0, r4, r5, r6, r8, fp, sp, lr}
    94f0:	ldmdbvs	r3!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    94f4:	svclt	0x00182b01
    94f8:	bicsle	r2, r8, r0, lsl #2
    94fc:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    9500:	svclt	0x001c2b01
    9504:	ldrdgt	pc, [r4], -r4
    9508:	bicsle	r2, r2, r0, lsl #2
    950c:	ldrbmi	r2, [r0], -r0, lsl #2
    9510:	cdp2	0, 4, cr15, cr12, cr0, {0}
    9514:			; <UNDEFINED> instruction: 0xf8d469b1
    9518:	ldr	ip, [r4, -r4]
    951c:	eoreq	pc, ip, r5, lsl #2
    9520:			; <UNDEFINED> instruction: 0xf0034659
    9524:	stmdacs	r0, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    9528:	svcge	0x0003f6bf
    952c:	stmdbcs	r1, {r0, r3, r5, r6, r8, sl, sp, lr, pc}
    9530:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    9534:	stclge	6, cr15, [r2, #252]!	; 0xfc
    9538:	eoreq	pc, ip, #1073741825	; 0x40000001
    953c:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9540:	stm	r8, {r0, r1, r2, r9, fp, lr, pc}
    9544:	svccs	0x00000007
    9548:	svcge	0x005ef43f
    954c:	andcs	r4, r5, #1867776	; 0x1c8000
    9550:	ldrbtmi	r4, [r9], #-2162	; 0xfffff78e
    9554:			; <UNDEFINED> instruction: 0xf7f84478
    9558:	andls	lr, r2, r0, lsl #23
    955c:			; <UNDEFINED> instruction: 0xf0014650
    9560:	stmdbls	r2, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    9564:	strtmi	r4, [r0], -r2, lsl #12
    9568:			; <UNDEFINED> instruction: 0xf996f000
    956c:	blcs	63600 <fchmod@plt+0x61578>
    9570:	tstcs	r0, r8, lsl pc
    9574:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    9578:	stmdage	sl, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    957c:	stc2l	0, cr15, [r4], {3}
    9580:			; <UNDEFINED> instruction: 0xf1b99b02
    9584:	svclt	0x00180f00
    9588:	blcs	12190 <fchmod@plt+0x10108>
    958c:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    9590:	andcs	r4, r5, #1622016	; 0x18c000
    9594:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
    9598:			; <UNDEFINED> instruction: 0xf7f84478
    959c:	bvs	fe88431c <fchmod@plt+0xfe882294>
    95a0:			; <UNDEFINED> instruction: 0xf908f7fd
    95a4:	strbmi	r6, [r0], -r9, ror #17
    95a8:			; <UNDEFINED> instruction: 0xf830f001
    95ac:	ldr	r4, [r1], -r7, lsl #12
    95b0:	andcs	r4, r5, #1523712	; 0x174000
    95b4:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
    95b8:			; <UNDEFINED> instruction: 0xe7cc4478
    95bc:	andcs	r4, r5, #92, 18	; 0x170000
    95c0:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
    95c4:			; <UNDEFINED> instruction: 0xf7f84478
    95c8:	strmi	lr, [r1], -r8, asr #22
    95cc:			; <UNDEFINED> instruction: 0xf0004620
    95d0:			; <UNDEFINED> instruction: 0xf8d8f963
    95d4:	vst4.8	{d16-d19}, [pc], r4
    95d8:	blmi	15e5cbc <fchmod@plt+0x15e3c34>
    95dc:	andls	r4, r0, r7, asr sl
    95e0:	ldmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    95e4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    95e8:			; <UNDEFINED> instruction: 0xf81cf7fd
    95ec:	andcs	r4, r5, #1392640	; 0x154000
    95f0:	ldrbtmi	r4, [r9], #-2133	; 0xfffff7ab
    95f4:			; <UNDEFINED> instruction: 0xf7f84478
    95f8:			; <UNDEFINED> instruction: 0x4601eb30
    95fc:			; <UNDEFINED> instruction: 0xf0004620
    9600:	ldmdbmi	r2, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
    9604:	ldmdami	r2, {r0, r2, r9, sp}^
    9608:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    960c:	bl	9475f4 <fchmod@plt+0x94556c>
    9610:	bmi	145c358 <fchmod@plt+0x145a2d0>
    9614:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9618:	strtmi	r4, [r0], -r1, lsl #12
    961c:			; <UNDEFINED> instruction: 0xf93cf000
    9620:	andcs	r4, r5, #1277952	; 0x138000
    9624:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
    9628:			; <UNDEFINED> instruction: 0xf7f84478
    962c:			; <UNDEFINED> instruction: 0x4601eb16
    9630:			; <UNDEFINED> instruction: 0xf0004620
    9634:	stmdbmi	fp, {r0, r4, r5, r8, fp, ip, sp, lr, pc}^
    9638:	stmdami	fp, {r0, r2, r9, sp}^
    963c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9640:	bl	2c7628 <fchmod@plt+0x2c55a0>
    9644:	bmi	129c370 <fchmod@plt+0x129a2e8>
    9648:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    964c:	strtmi	r4, [r0], -r1, lsl #12
    9650:			; <UNDEFINED> instruction: 0xf922f000
    9654:	ldrmi	r4, [sl], -r7, asr #18
    9658:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    965c:			; <UNDEFINED> instruction: 0xe77a4478
    9660:	andcs	r4, r5, #1146880	; 0x118000
    9664:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
    9668:			; <UNDEFINED> instruction: 0xe7744478
    966c:	andcs	r4, r5, #1130496	; 0x114000
    9670:	strcs	r4, [ip], #-2117	; 0xfffff7bb
    9674:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9678:	b	ffbc7660 <fchmod@plt+0xffbc55d8>
    967c:	strtmi	r2, [r9], -r3, lsl #4
    9680:	ldrbmi	r4, [r0], -r6, lsl #12
    9684:			; <UNDEFINED> instruction: 0xf9caf001
    9688:	strmi	r2, [r7], -r1, lsl #2
    968c:	eoreq	pc, ip, r5, lsl #2
    9690:	blx	1ac5698 <fchmod@plt+0x1ac3610>
    9694:	blmi	f63950 <fchmod@plt+0xf618c8>
    9698:	blx	11af86 <fchmod@plt+0x118efe>
    969c:	strmi	pc, [r2], -r5, lsl #8
    96a0:	ldrdeq	pc, [r4], -r8
    96a4:	stmdals	r5, {r0, ip, pc}
    96a8:	ldrtmi	r5, [r0], -r5, asr #17
    96ac:	stmdbpl	ip!, {r3, r4, r5, r8, r9, fp, lr}
    96b0:	strls	r4, [r0], #-1147	; 0xfffffb85
    96b4:			; <UNDEFINED> instruction: 0xf87ef7fd
    96b8:	b	ff6c76a0 <fchmod@plt+0xff6c5618>
    96bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    96c0:			; <UNDEFINED> instruction: 0x000091b6
    96c4:	andeq	ip, r1, sl, lsl lr
    96c8:	andeq	ip, r1, sl, ror #27
    96cc:			; <UNDEFINED> instruction: 0xfffff8b9
    96d0:	andeq	r9, r0, r8, lsr #9
    96d4:	andeq	r9, r0, lr, lsr #8
    96d8:	andeq	r9, r0, ip, lsr #8
    96dc:	andeq	ip, r1, ip, lsr #22
    96e0:	andeq	r9, r0, r4, lsl #4
    96e4:	ldrdeq	r9, [r0], -r2
    96e8:	andeq	r9, r0, r8, ror #3
    96ec:	andeq	r9, r0, r6, ror #3
    96f0:	muleq	r0, r8, r4
    96f4:	andeq	r9, r0, r0, lsl r2
    96f8:	andeq	r9, r0, ip, asr #12
    96fc:	andeq	r9, r0, ip, lsl #9
    9700:	strdeq	r9, [r0], -r0
    9704:	andeq	r9, r0, r8, asr r2
    9708:	andeq	r9, r0, sl, ror r3
    970c:	andeq	r9, r0, ip, lsr r0
    9710:	andeq	r9, r0, lr, lsr #6
    9714:	andeq	r9, r0, r6, asr #32
    9718:	andeq	r9, r0, r2, ror r0
    971c:	andeq	r9, r0, r4, asr r2
    9720:	andeq	r9, r0, r2, lsr r3
    9724:	andeq	r9, r0, r0, lsl r2
    9728:	andeq	r9, r0, lr, rrx
    972c:	strdeq	r9, [r0], -r0
    9730:	strdeq	r9, [r0], -lr
    9734:	andeq	r9, r0, r4, ror #3
    9738:	ldrdeq	r9, [r0], -r0
    973c:	andeq	r9, r0, r4, asr r4
    9740:	andeq	r9, r0, r6, lsl #4
    9744:	andeq	r8, r0, sl, ror #28
    9748:			; <UNDEFINED> instruction: 0x000091b4
    974c:	andeq	r8, r0, r4, ror #30
    9750:	muleq	r0, lr, r1
    9754:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    9758:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    975c:	andeq	r9, r0, sl, lsl #2
    9760:	andeq	r9, r0, r0, lsl #3
    9764:	andeq	r8, r0, r0, lsl #30
    9768:	andeq	r9, r0, sl, ror #2
    976c:			; <UNDEFINED> instruction: 0x000099b4
    9770:	ldrdeq	r8, [r0], -lr
    9774:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    9778:	andeq	r9, r0, ip, asr #2
    977c:	andeq	r8, r0, lr, ror #31
    9780:	andeq	r9, r0, r0, asr #2
    9784:	muleq	r0, r4, r1
    9788:	andeq	r9, r0, r2, lsr r1
    978c:	andeq	r0, r0, ip, lsr #4
    9790:	andeq	r9, r0, r4, asr #3
    9794:			; <UNDEFINED> instruction: 0x4615b538
    9798:			; <UNDEFINED> instruction: 0xf940f7ff
    979c:			; <UNDEFINED> instruction: 0xf7ff4604
    97a0:			; <UNDEFINED> instruction: 0x4629f979
    97a4:			; <UNDEFINED> instruction: 0xf7ff4620
    97a8:			; <UNDEFINED> instruction: 0x4605fbdf
    97ac:			; <UNDEFINED> instruction: 0xf7ff4620
    97b0:			; <UNDEFINED> instruction: 0x4628fb77
    97b4:	svclt	0x0000bd38
    97b8:			; <UNDEFINED> instruction: 0xf5adb5f0
    97bc:	stcmi	13, cr7, [ip, #-28]!	; 0xffffffe4
    97c0:	blmi	b353dc <fchmod@plt+0xb33354>
    97c4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    97c8:	ldrtmi	r4, [r8], -lr, lsl #12
    97cc:	stmiapl	fp!, {r0, r5, r7, r9, fp, sp, lr}^
    97d0:	addvc	pc, r0, #1325400064	; 0x4f000000
    97d4:	orrls	r6, r5, #1769472	; 0x1b0000
    97d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    97dc:	stc2l	0, cr15, [r8], {1}
    97e0:	tstlt	r0, #96, 18	; 0x180000
    97e4:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    97e8:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    97ec:			; <UNDEFINED> instruction: 0xf0012201
    97f0:	vstrge.16	s31, [r5, #-42]	; 0xffffffd6	; <UNPREDICTABLE>
    97f4:	addvc	pc, r0, #1325400064	; 0x4f000000
    97f8:	strtmi	r4, [r8], -r1, lsl #12
    97fc:	ldc2	0, cr15, [r8], #4
    9800:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    9804:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9808:			; <UNDEFINED> instruction: 0xf7f84478
    980c:	blvs	9440ac <fchmod@plt+0x942024>
    9810:	addvs	pc, r0, #1325400064	; 0x4f000000
    9814:	strls	r2, [r2, #-257]	; 0xfffffeff
    9818:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    981c:	strmi	r7, [r3], -r0, lsl #8
    9820:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    9824:	bl	94780c <fchmod@plt+0x945784>
    9828:	ldmdbmi	r6, {r1, r4, sp, lr, pc}
    982c:	ldmdami	r6, {r0, r2, r9, sp}
    9830:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9834:	b	44781c <fchmod@plt+0x445794>
    9838:			; <UNDEFINED> instruction: 0xf44f6b24
    983c:	smlabbcs	r1, r0, r2, r6
    9840:	strls	r9, [r0, -r2, lsl #12]
    9844:	strmi	r9, [r3], -r1, lsl #8
    9848:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    984c:	bl	447834 <fchmod@plt+0x4457ac>
    9850:	blmi	21c094 <fchmod@plt+0x21a00c>
    9854:	stmdami	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    9858:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    985c:	blls	fe1638cc <fchmod@plt+0xfe161844>
    9860:	qaddle	r4, sl, r2
    9864:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    9868:			; <UNDEFINED> instruction: 0xf7f8bdf0
    986c:	svclt	0x0000ea02
    9870:	andeq	ip, r1, lr, ror #11
    9874:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9878:	andeq	r9, r0, r6, asr r2
    987c:	andeq	r8, r0, r0, lsr #31
    9880:	andseq	pc, r1, r2, lsl fp	; <UNPREDICTABLE>
    9884:	andeq	r9, r0, ip, ror #4
    9888:	andeq	r8, r0, r6, ror pc
    988c:	andseq	pc, r1, sl, ror #21
    9890:	andeq	ip, r1, r0, ror #10
    9894:			; <UNDEFINED> instruction: 0x0011fada
    9898:	stmdbmi	r9, {r1, r2, r3, sl, ip, sp, pc}
    989c:	addlt	fp, r2, r0, lsl #10
    98a0:	blge	dc0c8 <fchmod@plt+0xda040>
    98a4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    98a8:	blne	1479fc <fchmod@plt+0x145974>
    98ac:	andls	r6, r1, #1179648	; 0x120000
    98b0:	andeq	pc, r0, #79	; 0x4f
    98b4:			; <UNDEFINED> instruction: 0xf7ff9300
    98b8:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    98bc:			; <UNDEFINED> instruction: 0xff92f7fc
    98c0:	andeq	ip, r1, r0, lsl r5
    98c4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    98c8:	ldmdbmi	r1, {r1, r2, r3, sl, ip, sp, pc}
    98cc:	addlt	fp, r2, r0, lsl #10
    98d0:	blge	dc118 <fchmod@plt+0xda090>
    98d4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    98d8:	blne	147a2c <fchmod@plt+0x1459a4>
    98dc:	andls	r6, r1, #1179648	; 0x120000
    98e0:	andeq	pc, r0, #79	; 0x4f
    98e4:			; <UNDEFINED> instruction: 0xf7ff9300
    98e8:	stmdbls	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    98ec:	blx	ff2c58f8 <fchmod@plt+0xff2c3870>
    98f0:	blmi	21c11c <fchmod@plt+0x21a094>
    98f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    98f8:	blls	63968 <fchmod@plt+0x618e0>
    98fc:	qaddle	r4, sl, r4
    9900:			; <UNDEFINED> instruction: 0xf85db002
    9904:	andlt	lr, r3, r4, lsl #22
    9908:			; <UNDEFINED> instruction: 0xf7f84770
    990c:	svclt	0x0000e9b2
    9910:	andeq	ip, r1, r0, ror #9
    9914:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9918:	andeq	ip, r1, r0, asr #9
    991c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    9920:	ldcmi	0, cr11, [r9], {133}	; 0x85
    9924:	bmi	674548 <fchmod@plt+0x6724c0>
    9928:			; <UNDEFINED> instruction: 0xf853447c
    992c:	stmiapl	r2!, {r2, r8, r9, fp, ip}
    9930:	ldmdavs	r2, {r2, r9, sl, lr}
    9934:			; <UNDEFINED> instruction: 0xf04f9203
    9938:	movwls	r0, #4608	; 0x1200
    993c:			; <UNDEFINED> instruction: 0xff3cf7ff
    9940:	strmi	r9, [r1], -r1, lsl #20
    9944:			; <UNDEFINED> instruction: 0xf7fea802
    9948:	stmiavs	r3!, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    994c:	blcs	63ddc <fchmod@plt+0x61d54>
    9950:	tstle	r3, r2, lsl #18
    9954:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    9958:	blx	ff345964 <fchmod@plt+0xff3438dc>
    995c:			; <UNDEFINED> instruction: 0xf7f89802
    9960:	bmi	343e10 <fchmod@plt+0x341d88>
    9964:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    9968:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    996c:	subsmi	r9, sl, r3, lsl #22
    9970:	andlt	sp, r5, r8, lsl #2
    9974:			; <UNDEFINED> instruction: 0x4010e8bd
    9978:	ldrbmi	fp, [r0, -r3]!
    997c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    9980:			; <UNDEFINED> instruction: 0xff18f7fc
    9984:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9988:	andeq	ip, r1, ip, lsl #9
    998c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9990:	ldrdeq	r7, [r0], -r2
    9994:	andeq	ip, r1, lr, asr #8
    9998:	andeq	r7, r0, sl, lsr #11
    999c:			; <UNDEFINED> instruction: 0x4603b538
    99a0:	cmnlt	r8, r0, lsl #16
    99a4:	and	r4, r1, sp, lsl #12
    99a8:	cmplt	r8, r0, ror #18
    99ac:	ldrmi	r4, [ip], -r9, lsr #12
    99b0:	ldmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99b4:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    99b8:	mvnsle	r2, r0, lsl #16
    99bc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    99c0:	strtmi	r4, [r0], -r4, lsl #12
    99c4:	svclt	0x0000bd38
    99c8:			; <UNDEFINED> instruction: 0x4604b538
    99cc:	strmi	fp, [sp], -r8, asr #2
    99d0:	stmdavs	r4!, {r0, sp, lr, pc}
    99d4:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
    99d8:			; <UNDEFINED> instruction: 0xf7f84629
    99dc:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    99e0:			; <UNDEFINED> instruction: 0x4620d1f7
    99e4:	svclt	0x0000bd38
    99e8:			; <UNDEFINED> instruction: 0x4605b570
    99ec:	addlt	r7, r4, r0, lsl #16
    99f0:	teqcs	r8, r0	; <illegal shifter operand>
    99f4:			; <UNDEFINED> instruction: 0xf9ccf7fa
    99f8:	eorsle	r2, r7, r0, lsl #16
    99fc:	blmi	87a58 <fchmod@plt+0x859d0>
    9a00:	mnfmi<illegal precision>	f3, f4
    9a04:	teqcs	r8, lr, ror r4
    9a08:			; <UNDEFINED> instruction: 0xf7fa4620
    9a0c:	strtmi	pc, [r1], -r1, asr #19
    9a10:	ldrtmi	r4, [r0], -r3, lsl #12
    9a14:			; <UNDEFINED> instruction: 0xf7f8b913
    9a18:	teqlt	r0, r8, lsl #20
    9a1c:	blmi	87a78 <fchmod@plt+0x859f0>
    9a20:	mvnsle	r2, r0, lsl #24
    9a24:	andlt	r2, r4, r0
    9a28:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9a2c:	ldmdami	r6, {r0, r2, r9, sp}
    9a30:	cfldrsmi	mvf4, [r6, #-484]	; 0xfffffe1c
    9a34:			; <UNDEFINED> instruction: 0xf7f84478
    9a38:	ldrbtmi	lr, [sp], #-2320	; 0xfffff6f0
    9a3c:	strvs	pc, [r0, #1285]	; 0x505
    9a40:			; <UNDEFINED> instruction: 0x46192396
    9a44:	stmib	sp, {r0, r9, sp}^
    9a48:	andls	r4, r0, r1, lsl #12
    9a4c:			; <UNDEFINED> instruction: 0xf7f84628
    9a50:			; <UNDEFINED> instruction: 0x4628eb16
    9a54:	ldcllt	0, cr11, [r0, #-16]!
    9a58:	andcs	r4, r5, #212992	; 0x34000
    9a5c:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    9a60:	andlt	r4, r4, r8, ror r4
    9a64:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9a68:	ldmlt	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a6c:	andcs	r4, r5, #163840	; 0x28000
    9a70:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    9a74:	andlt	r4, r4, r8, ror r4
    9a78:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9a7c:	stmialt	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a80:	andeq	r9, r0, r0, ror #5
    9a84:	andeq	r6, r0, ip, asr fp
    9a88:	andeq	r8, r0, r4, ror sp
    9a8c:			; <UNDEFINED> instruction: 0x0011f8fa
    9a90:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    9a94:	andeq	r8, r0, r8, asr #26
    9a98:	andeq	r9, r0, r6, asr r0
    9a9c:	andeq	r8, r0, r4, lsr sp
    9aa0:	ldrblt	r2, [r0, #2561]!	; 0xa01
    9aa4:	addlt	r4, r5, r6, lsl #12
    9aa8:	eorsle	r4, r6, ip, lsl #12
    9aac:	andle	r2, ip, r2, lsl #20
    9ab0:	blmi	a76100 <fchmod@plt+0xa74078>
    9ab4:	stmdami	r9!, {r0, r5, r7, r8, sp}
    9ab8:	andls	r4, r0, #2063597568	; 0x7b000000
    9abc:			; <UNDEFINED> instruction: 0x461a4478
    9ac0:	andcc	r4, r8, #39936	; 0x9c00
    9ac4:			; <UNDEFINED> instruction: 0xf7fc447b
    9ac8:	stmdavs	pc, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    9acc:	ldrtmi	r4, [sl], -r5, lsr #18
    9ad0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9ad4:			; <UNDEFINED> instruction: 0xf986f003
    9ad8:	teqlt	sp, r5, ror #16
    9adc:			; <UNDEFINED> instruction: 0xf7f84628
    9ae0:			; <UNDEFINED> instruction: 0x4629e99e
    9ae4:	ldrtmi	r4, [r0], -r2, lsl #12
    9ae8:			; <UNDEFINED> instruction: 0xf9a2f003
    9aec:	orrslt	r6, r5, r5, lsr #17
    9af0:	orrlt	r7, r3, fp, lsr #16
    9af4:			; <UNDEFINED> instruction: 0x212d4630
    9af8:			; <UNDEFINED> instruction: 0xf8f6f003
    9afc:	strmi	r6, [r8], -r1, lsr #17
    9b00:			; <UNDEFINED> instruction: 0xf7f89103
    9b04:	stmdbls	r3, {r2, r3, r7, r8, fp, sp, lr, pc}
    9b08:	ldrtmi	r4, [r0], -r2, lsl #12
    9b0c:	pop	{r0, r2, ip, sp, pc}
    9b10:			; <UNDEFINED> instruction: 0xf00340f0
    9b14:	andlt	fp, r5, sp, lsl #19
    9b18:	stmdavs	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    9b1c:	bicsle	r2, r5, r0, lsl #30
    9b20:	cmnlt	r5, sp, asr #16
    9b24:			; <UNDEFINED> instruction: 0x4628213a
    9b28:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b2c:	bicle	r2, sp, r0, lsl #16
    9b30:	stmdacs	r0, {r5, r7, fp, sp, lr}
    9b34:	ldrsbcs	sp, [sl, -r2]!
    9b38:	ldmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b3c:	bicle	r2, r5, r0, lsl #16
    9b40:	stmvs	sp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    9b44:	rscle	r2, r6, r0, lsl #26
    9b48:			; <UNDEFINED> instruction: 0x4628213a
    9b4c:	stmdb	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b50:			; <UNDEFINED> instruction: 0xd1bb2800
    9b54:	svclt	0x0000e7cc
    9b58:	andeq	r9, r0, ip, lsr #4
    9b5c:	andeq	r9, r0, r4, rrx
    9b60:	andeq	r9, r0, r4, lsr r0
    9b64:	andeq	r9, r0, r2, lsr #32
    9b68:	addlt	fp, r2, r0, ror r5
    9b6c:	strmi	r4, [r5], -lr, lsl #12
    9b70:	blx	1cc5b84 <fchmod@plt+0x1cc3afc>
    9b74:	bmi	67681c <fchmod@plt+0x674794>
    9b78:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
    9b7c:	addsmi	pc, ip, r2, lsl #4
    9b80:	ldrmi	pc, [r8], #2258	; 0x8d2
    9b84:			; <UNDEFINED> instruction: 0xf1042c09
    9b88:	blx	c9f96 <fchmod@plt+0xc7f0e>
    9b8c:	svclt	0x00120004
    9b90:	ldrne	pc, [r8], #2242	; 0x8c2
    9b94:			; <UNDEFINED> instruction: 0xf8c22300
    9b98:	mulls	r1, r8, r4
    9b9c:			; <UNDEFINED> instruction: 0xf87cf003
    9ba0:	stmdals	r1, {r1, r4, r5, r9, sl, lr}
    9ba4:			; <UNDEFINED> instruction: 0xf7ff4629
    9ba8:	stmdals	r1, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9bac:			; <UNDEFINED> instruction: 0xf952f003
    9bb0:	andcs	r4, ip, #11264	; 0x2c00
    9bb4:	blx	9adaa <fchmod@plt+0x98d22>
    9bb8:			; <UNDEFINED> instruction: 0xf8d43404
    9bbc:	andlt	r0, r2, r4, lsr #9
    9bc0:	stcmi	13, cr11, [r8], {112}	; 0x70
    9bc4:	stmdami	r8, {r0, r2, r9, sp}
    9bc8:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    9bcc:			; <UNDEFINED> instruction: 0xf7f84621
    9bd0:	adcmi	lr, r0, #68, 16	; 0x440000
    9bd4:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    9bd8:			; <UNDEFINED> instruction: 0xe7f04478
    9bdc:			; <UNDEFINED> instruction: 0x0011f7ba
    9be0:	andseq	pc, r1, r0, lsl #15
    9be4:	andeq	r8, r0, r8, ror pc
    9be8:	ldrdeq	r8, [r0], -lr
    9bec:	andeq	r8, r0, r0, ror pc
    9bf0:	mvnsmi	lr, #737280	; 0xb4000
    9bf4:	bmi	feb1b458 <fchmod@plt+0xfeb193d0>
    9bf8:	blmi	feb1b418 <fchmod@plt+0xfeb19390>
    9bfc:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    9c00:	strmi	r7, [ip], -r8, lsl #16
    9c04:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9c08:			; <UNDEFINED> instruction: 0xf04f9301
    9c0c:	stmdblt	r8!, {r8, r9}
    9c10:			; <UNDEFINED> instruction: 0xf814e096
    9c14:	stmdacs	r0, {r0, r8, r9, sl, fp}
    9c18:	addshi	pc, r2, r0
    9c1c:			; <UNDEFINED> instruction: 0xf7fa2101
    9c20:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    9c24:	stmdavc	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9c28:			; <UNDEFINED> instruction: 0xf0002800
    9c2c:	strtmi	r8, [r5], -r9, lsl #1
    9c30:			; <UNDEFINED> instruction: 0xf815e002
    9c34:			; <UNDEFINED> instruction: 0xb1a80f01
    9c38:			; <UNDEFINED> instruction: 0xf7fa2101
    9c3c:	stmdacs	r0, {r0, r3, r5, r7, fp, ip, sp, lr, pc}
    9c40:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    9c44:	ldmdblt	r8, {r3, r5, r7, r9, sl, lr}
    9c48:			; <UNDEFINED> instruction: 0xf818e00c
    9c4c:	cmplt	r8, r1, lsl #30
    9c50:			; <UNDEFINED> instruction: 0xf7fa2101
    9c54:	stmdacs	r0, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    9c58:			; <UNDEFINED> instruction: 0xf898d1f7
    9c5c:	blcs	15c64 <fchmod@plt+0x13bdc>
    9c60:	addhi	pc, r5, r0, asr #32
    9c64:			; <UNDEFINED> instruction: 0x4620213a
    9c68:	ldm	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c6c:	mvnslt	r4, r0, lsl #13
    9c70:	ldm	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c74:	andcs	r2, sl, #0, 6
    9c78:	andvs	r4, r3, r9, ror #12
    9c7c:	strtmi	r4, [r0], -r1, lsl #13
    9c80:	svc	0x006cf7f7
    9c84:	adcmi	r9, r2, #0, 20
    9c88:	sbcshi	pc, ip, r0
    9c8c:	cmnle	sl, r2, asr #10
    9c90:	vmlal.s8	q9, d0, d0
    9c94:			; <UNDEFINED> instruction: 0xf8d980ef
    9c98:	stmdbcs	r2!, {ip}
    9c9c:	rscshi	pc, r6, r0
    9ca0:	mrrcne	8, 5, r7, r4, cr1
    9ca4:			; <UNDEFINED> instruction: 0xf0002900
    9ca8:	ldrsbtvs	r8, [r0], -r9
    9cac:	eorsvs	lr, r0, r0
    9cb0:	strtmi	r1, [r0], -r9, lsr #22
    9cb4:			; <UNDEFINED> instruction: 0xf89af7fe
    9cb8:	rsbsvs	r2, r0, sp, lsr #2
    9cbc:			; <UNDEFINED> instruction: 0xf7f84605
    9cc0:	stmdacs	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
    9cc4:	addshi	pc, r3, r0
    9cc8:	andcs	r4, r0, #3145728	; 0x300000
    9ccc:	blcs	87ce0 <fchmod@plt+0x85c58>
    9cd0:	bcs	27de0 <fchmod@plt+0x25d58>
    9cd4:	addshi	pc, lr, r0
    9cd8:	adcsvs	r6, r3, r5, ror r8
    9cdc:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    9ce0:	addhi	pc, ip, r0
    9ce4:	stfnee	f2, [ip], #-128	; 0xffffff80
    9ce8:			; <UNDEFINED> instruction: 0xf852f7fa
    9cec:			; <UNDEFINED> instruction: 0xf0002800
    9cf0:	stmdavc	r8!, {r0, r2, r3, r4, r7, pc}^
    9cf4:	subsle	r2, r2, r0, lsl #16
    9cf8:	ldrbtmi	r4, [sp], #-3437	; 0xfffff293
    9cfc:			; <UNDEFINED> instruction: 0xf814e003
    9d00:	stmdacs	r0, {r0, r8, r9, sl, fp}
    9d04:			; <UNDEFINED> instruction: 0x2120d04b
    9d08:			; <UNDEFINED> instruction: 0xf842f7fa
    9d0c:	mvnsle	r2, r0, lsl #16
    9d10:	tstcs	r8, r0, lsr #16
    9d14:			; <UNDEFINED> instruction: 0xf83cf7fa
    9d18:	mvnsle	r2, r0, lsl #16
    9d1c:	strtmi	r7, [r8], -r1, lsr #16
    9d20:	stm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d24:	mvnle	r2, r0, lsl #16
    9d28:	andcs	r4, r5, #1605632	; 0x188000
    9d2c:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
    9d30:			; <UNDEFINED> instruction: 0xf7f74478
    9d34:			; <UNDEFINED> instruction: 0x4601ef92
    9d38:			; <UNDEFINED> instruction: 0xf7fc4638
    9d3c:	and	pc, sl, r7, lsl pc	; <UNPREDICTABLE>
    9d40:	andcs	r4, r5, #1540096	; 0x178000
    9d44:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    9d48:			; <UNDEFINED> instruction: 0xf7f74478
    9d4c:	strmi	lr, [r1], -r6, lsl #31
    9d50:			; <UNDEFINED> instruction: 0xf7fc4638
    9d54:	bmi	1709a58 <fchmod@plt+0x17079d0>
    9d58:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    9d5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9d60:	subsmi	r9, sl, r1, lsl #22
    9d64:	addshi	pc, lr, r0, asr #32
    9d68:	pop	{r0, r1, ip, sp, pc}
    9d6c:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}^
    9d70:	ldmdami	r6, {r0, r2, r9, sp}^
    9d74:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9d78:	svc	0x006ef7f7
    9d7c:	ldrtmi	r4, [r8], -r1, lsl #12
    9d80:			; <UNDEFINED> instruction: 0xff28f7fc
    9d84:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    9d88:	ldmdami	r2, {r0, r2, r9, sp}^
    9d8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9d90:	svc	0x0062f7f7
    9d94:	ldrtmi	r4, [r8], -r1, lsl #12
    9d98:			; <UNDEFINED> instruction: 0xff1cf7fc
    9d9c:	ldmvs	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9da0:	tstlt	r0, #32, 16	; 0x200000
    9da4:	ldrbtmi	r4, [sp], #-3404	; 0xfffff2b4
    9da8:			; <UNDEFINED> instruction: 0xf814e002
    9dac:	mvnlt	r0, r1, lsl #30
    9db0:			; <UNDEFINED> instruction: 0xf7f92120
    9db4:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9db8:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9dbc:			; <UNDEFINED> instruction: 0xf7f92118
    9dc0:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9dc4:	stmdavc	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    9dc8:			; <UNDEFINED> instruction: 0xf7f84628
    9dcc:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr, pc}
    9dd0:	stmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    9dd4:	stmdami	r2, {r0, r2, r9, sp}^
    9dd8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9ddc:	svc	0x003cf7f7
    9de0:	ldrtmi	r4, [r8], -r1, lsl #12
    9de4:	mcr2	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    9de8:			; <UNDEFINED> instruction: 0x2000e7b5
    9dec:	blmi	f83cc0 <fchmod@plt+0xf81c38>
    9df0:	adcsvs	r4, r3, fp, ror r4
    9df4:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    9df8:	svcge	0x0074f47f
    9dfc:	andcs	r4, r5, #950272	; 0xe8000
    9e00:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    9e04:			; <UNDEFINED> instruction: 0xf7f74478
    9e08:	strmi	lr, [r1], -r8, lsr #30
    9e0c:			; <UNDEFINED> instruction: 0xf7fc4638
    9e10:	str	pc, [r0, r1, ror #29]!
    9e14:	andcs	r4, r5, #884736	; 0xd8000
    9e18:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
    9e1c:			; <UNDEFINED> instruction: 0xf7f74478
    9e20:			; <UNDEFINED> instruction: 0x4601ef1c
    9e24:			; <UNDEFINED> instruction: 0xf7fc4638
    9e28:			; <UNDEFINED> instruction: 0xe794fed5
    9e2c:	andcs	r4, r5, #819200	; 0xc8000
    9e30:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
    9e34:			; <UNDEFINED> instruction: 0xf7f74478
    9e38:			; <UNDEFINED> instruction: 0x4601ef10
    9e3c:			; <UNDEFINED> instruction: 0xf7fc4638
    9e40:			; <UNDEFINED> instruction: 0xe788fe95
    9e44:	andcs	r4, r5, #753664	; 0xb8000
    9e48:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    9e4c:			; <UNDEFINED> instruction: 0xf7f74478
    9e50:	strmi	lr, [r1], -r4, lsl #30
    9e54:			; <UNDEFINED> instruction: 0xf7fc4638
    9e58:			; <UNDEFINED> instruction: 0xe77cfebd
    9e5c:	andcs	r4, r5, #688128	; 0xa8000
    9e60:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    9e64:			; <UNDEFINED> instruction: 0xf7f74478
    9e68:			; <UNDEFINED> instruction: 0x4601eef8
    9e6c:			; <UNDEFINED> instruction: 0xf7fc4638
    9e70:			; <UNDEFINED> instruction: 0xe770feb1
    9e74:	andcs	r4, r5, #622592	; 0x98000
    9e78:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
    9e7c:			; <UNDEFINED> instruction: 0xf7f74478
    9e80:	strmi	lr, [r1], -ip, ror #29
    9e84:			; <UNDEFINED> instruction: 0xf7fc4638
    9e88:	strb	pc, [r4, -r5, lsr #29]!	; <UNPREDICTABLE>
    9e8c:	andcs	r4, r5, #557056	; 0x88000
    9e90:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
    9e94:			; <UNDEFINED> instruction: 0xf7f74478
    9e98:	strmi	lr, [r1], -r0, ror #29
    9e9c:			; <UNDEFINED> instruction: 0xf7fc4638
    9ea0:			; <UNDEFINED> instruction: 0xe758fe99
    9ea4:	mcr	7, 7, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    9ea8:			; <UNDEFINED> instruction: 0x0001c1b6
    9eac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9eb0:	andeq	r8, r0, sl, ror pc
    9eb4:	andeq	r8, r0, lr, asr #30
    9eb8:	andeq	r8, r0, r8, ror sl
    9ebc:	andeq	r8, r0, r6, lsl #31
    9ec0:	andeq	r8, r0, r0, ror #20
    9ec4:	andeq	ip, r1, sl, asr r0
    9ec8:	ldrdeq	r8, [r0], -ip
    9ecc:	andeq	r8, r0, r2, lsr sl
    9ed0:	andeq	r8, r0, r4, lsl #28
    9ed4:	andeq	r8, r0, sl, lsl sl
    9ed8:	strdeq	r8, [r0], -sl
    9edc:	andeq	r8, r0, ip, asr #29
    9ee0:	andeq	r8, r0, lr, asr #19
    9ee4:	andeq	r5, r0, ip, asr ip
    9ee8:	andeq	r8, r0, lr, lsr #28
    9eec:	andeq	r8, r0, r4, lsr #19
    9ef0:	strdeq	r8, [r0], -sl
    9ef4:	andeq	r8, r0, ip, lsl #19
    9ef8:	andeq	r8, r0, r6, lsl lr
    9efc:	andeq	r8, r0, r4, ror r9
    9f00:	andeq	r8, r0, sl, lsr #26
    9f04:	andeq	r8, r0, ip, asr r9
    9f08:	andeq	r8, r0, sl, lsl #27
    9f0c:	andeq	r8, r0, r4, asr #18
    9f10:	andeq	r8, r0, r6, lsr sp
    9f14:	andeq	r8, r0, ip, lsr #18
    9f18:	andeq	r8, r0, lr, lsr sp
    9f1c:	andeq	r8, r0, r4, lsl r9
    9f20:			; <UNDEFINED> instruction: 0xf100b570
    9f24:	addlt	r0, r2, r8, lsl #12
    9f28:	strmi	r4, [r4], -sp, lsl #12
    9f2c:	andls	r4, r1, #48, 12	; 0x3000000
    9f30:			; <UNDEFINED> instruction: 0xff18f7fc
    9f34:	ldrtmi	r9, [r2], -r1, lsl #18
    9f38:			; <UNDEFINED> instruction: 0xf7ff4628
    9f3c:	cmplt	r0, r9, asr lr	; <UNPREDICTABLE>
    9f40:	ldrbeq	r6, [fp], -r3, ror #16
    9f44:			; <UNDEFINED> instruction: 0xf04fbf57
    9f48:			; <UNDEFINED> instruction: 0xf04f30ff
    9f4c:	movwcs	r3, #8447	; 0x20ff
    9f50:	andlt	r6, r2, r3, lsr #1
    9f54:	svclt	0x0000bd70
    9f58:			; <UNDEFINED> instruction: 0x4604b538
    9f5c:	tstlt	r1, r5, lsl r6
    9f60:	cmnlt	r3, fp, lsl #16
    9f64:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9f68:	stmdami	r9, {r0, r2, r9, sp}
    9f6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9f70:	mrc	7, 3, APSR_nzcv, cr2, cr7, {7}
    9f74:	strmi	r4, [r1], -sl, lsr #12
    9f78:			; <UNDEFINED> instruction: 0xf7ff4620
    9f7c:	stmdbmi	r5, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    9f80:	stmdami	r5, {r0, r2, r9, sp}
    9f84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9f88:	svclt	0x0000e7f2
    9f8c:	andeq	r8, r0, r8, asr #10
    9f90:	andeq	r8, r0, sl, lsr r8
    9f94:	andeq	r8, r0, r4, asr r5
    9f98:	andeq	r8, r0, r2, lsr #16
    9f9c:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
    9fa0:	ldrmi	r4, [r6], -r5, lsl #12
    9fa4:	ldmdavc	fp, {r0, r1, r7, r8, ip, sp, pc}
    9fa8:	ldfltp	f3, [r0, #-12]!
    9fac:	andcs	r4, r5, #245760	; 0x3c000
    9fb0:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    9fb4:			; <UNDEFINED> instruction: 0xf7f74478
    9fb8:			; <UNDEFINED> instruction: 0x4632ee50
    9fbc:	strtmi	r4, [r8], -r1, lsl #12
    9fc0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9fc4:	stclt	7, cr15, [r0], {255}	; 0xff
    9fc8:	stmdami	sl, {r2, r3, r9, sl, lr}
    9fcc:	andcs	r4, r5, #163840	; 0x28000
    9fd0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    9fd4:	mcr	7, 2, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    9fd8:			; <UNDEFINED> instruction: 0x46014632
    9fdc:			; <UNDEFINED> instruction: 0xf7ff4628
    9fe0:	blmi	1c91b4 <fchmod@plt+0x1c712c>
    9fe4:	tstcc	r8, #2063597568	; 0x7b000000
    9fe8:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    9fec:	andeq	r8, r0, r6, lsr #10
    9ff0:	strdeq	r8, [r0], -r4
    9ff4:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    9ff8:	andeq	r8, r0, r2, ror #9
    9ffc:	andeq	r8, r0, r0, lsl #26
    a000:			; <UNDEFINED> instruction: 0x4604b538
    a004:	stmdavc	r2, {r6, r7, r8, ip, sp, pc}
    a008:			; <UNDEFINED> instruction: 0xf7f7b1ba
    a00c:	cdpne	15, 4, cr14, cr2, cr8, {0}
    a010:	bcs	102a4 <fchmod@plt+0xe21c>
    a014:	strcs	fp, [r0, #-4040]	; 0xfffff038
    a018:	and	sp, ip, r4, lsl #24
    a01c:	subsvc	r1, sp, sl, lsl fp
    a020:	vstrle	s4, [r8, #-0]
    a024:	stmdbne	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    a028:	rscsle	r2, r7, pc, lsr #18
    a02c:	stmdacs	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    a030:	stmdbcs	lr!, {r3, r8, r9, sl, fp, ip, sp, pc}
    a034:	mrrcne	0, 15, sp, r0, cr2
    a038:			; <UNDEFINED> instruction: 0x4610bd38
    a03c:	svclt	0x0000bd38
    a040:	and	r7, r5, r3, lsl #16
    a044:	blcs	be8158 <fchmod@plt+0xbe60d0>
    a048:	andcc	sp, r1, r6, lsl #2
    a04c:	svccc	0x0001f810
    a050:	rscsle	r2, fp, pc, lsr #22
    a054:	rscsle	r2, r5, lr, lsr #22
    a058:	svclt	0x00004770
    a05c:			; <UNDEFINED> instruction: 0x212fb510
    a060:			; <UNDEFINED> instruction: 0xf7f74604
    a064:	smlabblt	r8, r0, pc, lr	; <UNPREDICTABLE>
    a068:	ldclt	0, cr3, [r0, #-4]
    a06c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    a070:	stmdami	sl, {r1, r9, sl, lr}
    a074:	addlt	fp, r3, r0, lsl #10
    a078:	andls	r4, r1, #120, 8	; 0x78000000
    a07c:	mcr	7, 4, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a080:	strmi	r9, [r1], -r1, lsl #20
    a084:	stmdami	r6, {r4, r5, r8, ip, sp, pc}
    a088:	andlt	r4, r3, r8, ror r4
    a08c:	bl	148208 <fchmod@plt+0x146180>
    a090:	stmdalt	r4, {r0, ip, sp, lr, pc}^
    a094:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    a098:	svclt	0x0000e7f5
    a09c:	muleq	r0, r0, ip
    a0a0:	andeq	r8, r0, r8, lsl #25
    a0a4:	andeq	r8, r0, sl, ror #24
    a0a8:	mvnsmi	lr, #737280	; 0xb4000
    a0ac:	addlt	r4, r3, r0, lsl #13
    a0b0:	stmdavc	ip, {r1, r3, r5, r8, r9, ip, sp, pc}
    a0b4:			; <UNDEFINED> instruction: 0xf8dfb3ac
    a0b8:	mcrrne	0, 7, r9, pc, cr0
    a0bc:			; <UNDEFINED> instruction: 0x46064615
    a0c0:	strd	r4, [ip], -r9
    a0c4:	svceq	0x0080f014
    a0c8:	tstle	ip, r3, lsr r6
    a0cc:	stccs	13, cr3, [r0, #-4]
    a0d0:			; <UNDEFINED> instruction: 0xf803dd13
    a0d4:	ldrmi	r4, [lr], -r1, lsl #22
    a0d8:	blmi	8813c <fchmod@plt+0x860b4>
    a0dc:	ldfcsp	f3, [ip], {108}	; 0x6c
    a0e0:	stfccd	f5, [r2, #-960]	; 0xfffffc40
    a0e4:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
    a0e8:			; <UNDEFINED> instruction: 0xf803dd07
    a0ec:	rsbsvc	r4, r4, r2, lsl #22
    a0f0:			; <UNDEFINED> instruction: 0xf817461e
    a0f4:			; <UNDEFINED> instruction: 0x2c004b01
    a0f8:	movwcs	sp, #497	; 0x1f1
    a0fc:			; <UNDEFINED> instruction: 0x46407033
    a100:	pop	{r0, r1, ip, sp, pc}
    a104:	stccc	3, cr8, [r4, #-960]	; 0xfffffc40
    a108:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
    a10c:			; <UNDEFINED> instruction: 0xf04f464b
    a110:			; <UNDEFINED> instruction: 0xf04f32ff
    a114:	ldflee	f0, [r0, #4]!
    a118:	strcc	r9, [r4], -r0, lsl #8
    a11c:	mcr	7, 5, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    a120:			; <UNDEFINED> instruction: 0x4606e7da
    a124:	svclt	0x0000e7e9
    a128:	andeq	r8, r0, r0, ror #24
    a12c:	addmi	r6, sl, #32768	; 0x8000
    a130:	ldrlt	sp, [r0, #-22]	; 0xffffffea
    a134:	stmdavs	r4, {r1, r7, ip, sp, pc}
    a138:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    a13c:	movwcc	fp, #6482	; 0x1952
    a140:	rsccc	pc, r8, r4, asr #17
    a144:	blle	314d4c <fchmod@plt+0x312cc4>
    a148:	tstvs	r1, r1, lsl #6
    a14c:	sbcscc	pc, r1, r0, lsl #17
    a150:	ldclt	0, cr11, [r0, #-8]
    a154:	mvnsle	r2, r0, lsl #18
    a158:			; <UNDEFINED> instruction: 0xf8c43b01
    a15c:	ldrb	r3, [r1, r8, ror #1]!
    a160:	movwls	r4, #6000	; 0x1770
    a164:	stmdavs	r0!, {r1, r2, r3, r5, r8, sp}^
    a168:	bmi	15cd80 <fchmod@plt+0x15acf8>
    a16c:	ldrbtmi	r9, [fp], #-0
    a170:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    a174:			; <UNDEFINED> instruction: 0xf7fc4478
    a178:	svclt	0x0000fa55
    a17c:			; <UNDEFINED> instruction: 0x00008bba
    a180:	andeq	r8, r0, r2, lsl #24
    a184:	andeq	r8, r0, r8, ror #23
    a188:	tstmi	r9, #12779520	; 0xc30000
    a18c:	ldrbmi	r6, [r0, -r1, asr #1]!
    a190:	b	8e44a4 <fchmod@plt+0x8e241c>
    a194:	sbcvs	r0, r1, r1, lsl #2
    a198:	svclt	0x00004770
    a19c:	sbcvs	r2, r3, r0, lsl #6
    a1a0:	svclt	0x00004770
    a1a4:	sbcvs	r6, r3, fp, asr #17
    a1a8:	svclt	0x00004770
    a1ac:	ldrbmi	r6, [r0, -r1, lsl #1]!
    a1b0:			; <UNDEFINED> instruction: 0x4604b538
    a1b4:	eorcc	r2, ip, r0, lsl #10
    a1b8:	eorvs	r7, r5, r5, lsr #2
    a1bc:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    a1c0:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    a1c4:	stmib	r4, {r0, r2, r5, r9, sp, lr}^
    a1c8:			; <UNDEFINED> instruction: 0xf0025509
    a1cc:	stmib	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    a1d0:	cfldr32lt	mvfx5, [r8, #-56]!	; 0xffffffc8
    a1d4:			; <UNDEFINED> instruction: 0x4604b538
    a1d8:	movwcs	r2, #25856	; 0x6500
    a1dc:			; <UNDEFINED> instruction: 0xf8403020
    a1e0:			; <UNDEFINED> instruction: 0x61253c0c
    a1e4:	sbcspl	pc, r1, r4, lsl #17
    a1e8:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    a1ec:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    a1f0:			; <UNDEFINED> instruction: 0xff2cf002
    a1f4:	movwcs	r2, #512	; 0x200
    a1f8:	subseq	pc, r8, r4, lsl #2
    a1fc:	teqcs	r2, #196, 18	; 0x310000
    a200:	sbcspl	pc, r0, r4, lsl #17
    a204:	sbcpl	pc, r4, r4, asr #17
    a208:	adcspl	pc, r0, r4, asr #17
    a20c:	adcpl	pc, ip, r4, asr #17
    a210:	strpl	lr, [sp, #-2500]!	; 0xfffff63c
    a214:	strpl	lr, [pc, #-2500]!	; 9858 <fchmod@plt+0x77d0>
    a218:	eorspl	pc, r0, r4, lsl #17
    a21c:	stmib	r4, {r0, r2, r5, r6, r7, r9, sp, lr}^
    a220:	stmib	r4, {r0, r1, r2, r3, r8, sl, ip, lr}^
    a224:	strbtvs	r5, [r5], #1297	; 0x511
    a228:	ldrpl	lr, [r4, #-2500]	; 0xfffff63c
    a22c:			; <UNDEFINED> instruction: 0xff0ef002
    a230:	addseq	pc, r8, r4, lsl #2
    a234:	ldrpl	lr, [r9, #-2500]	; 0xfffff63c
    a238:	rsbspl	pc, r0, r4, lsl #17
    a23c:	stmib	r4, {r0, r2, r5, r6, r7, r9, sl, sp, lr}^
    a240:	stmib	r4, {r0, r1, r2, r3, r4, r8, sl, ip, lr}^
    a244:			; <UNDEFINED> instruction: 0xf8c45521
    a248:	stmib	r4, {r2, r3, r7, ip, lr}^
    a24c:			; <UNDEFINED> instruction: 0xf0025524
    a250:			; <UNDEFINED> instruction: 0x4628fefd
    a254:	strpl	lr, [r9, #-2500]!	; 0xfffff63c
    a258:			; <UNDEFINED> instruction: 0xf872f7f9
    a25c:	strmi	r6, [r3], -r5, ror #6
    a260:			; <UNDEFINED> instruction: 0x63a34628
    a264:			; <UNDEFINED> instruction: 0xf86cf7f9
    a268:	andspl	lr, sp, r4, asr #19
    a26c:	svclt	0x0000bd38
    a270:			; <UNDEFINED> instruction: 0x4604b538
    a274:	andcc	r2, r8, r0, lsl #10
    a278:	stmib	r4, {r0, r2, r5, r6, sp, lr}^
    a27c:			; <UNDEFINED> instruction: 0xf7ff5538
    a280:			; <UNDEFINED> instruction: 0xf8c4ffa9
    a284:	stmib	r4, {r3, r5, r6, r7, ip, lr}^
    a288:	cfldr32lt	mvfx4, [r8, #-8]!
    a28c:	stmib	r1, {r0, r1, r6, r7, fp, sp, lr}^
    a290:	sbcvs	r0, r1, r0, lsl #6
    a294:	svclt	0x00004770
    a298:	ldrdeq	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    a29c:	svclt	0x00004770
    a2a0:	msreq	CPSR_fs, #0, 2
    a2a4:	strlt	r4, [r0, #-665]	; 0xfffffd67
    a2a8:	eorsle	fp, r3, r3, lsl #1
    a2ac:	tstlt	fp, fp, lsl #16
    a2b0:	andlt	r2, r3, r1
    a2b4:	blx	148432 <fchmod@plt+0x1463aa>
    a2b8:	tstlt	r3, fp, asr #18
    a2bc:	blcs	28330 <fchmod@plt+0x262a8>
    a2c0:	stmibvs	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a2c4:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    a2c8:	mvnsle	r2, r0, lsl #22
    a2cc:	tstlt	r3, fp, asr #20
    a2d0:	blcs	28344 <fchmod@plt+0x262bc>
    a2d4:	bvs	fe2fea8c <fchmod@plt+0xfe2fca04>
    a2d8:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    a2dc:	mvnle	r2, r0, lsl #22
    a2e0:	tstlt	r3, fp, lsl #20
    a2e4:	blcs	28358 <fchmod@plt+0x262d0>
    a2e8:	stmibvs	fp, {r1, r5, r6, r7, r8, ip, lr, pc}^
    a2ec:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    a2f0:	bicsle	r2, sp, r0, lsl #22
    a2f4:	eoreq	pc, ip, r1, lsl #2
    a2f8:			; <UNDEFINED> instruction: 0xf0029101
    a2fc:	stmdbls	r1, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    a300:	bicsle	r2, r5, r0, lsl #16
    a304:	blcs	25138 <fchmod@plt+0x230b0>
    a308:	blvs	ff23ea58 <fchmod@plt+0xff23c9d0>
    a30c:	svclt	0x00183800
    a310:	strb	r2, [lr, r1]
    a314:	blcs	24528 <fchmod@plt+0x224a0>
    a318:	stmiavs	r3, {r1, r3, r6, r7, r8, ip, lr, pc}^
    a31c:	blcs	2e728 <fchmod@plt+0x2c6a0>
    a320:	stmdbvs	r3, {r1, r2, r6, r7, r8, ip, lr, pc}
    a324:	bicle	r2, r3, r0, lsl #22
    a328:			; <UNDEFINED> instruction: 0xf0023020
    a32c:	stmdbls	r1, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    a330:	adcsle	r2, fp, r0, lsl #16
    a334:	svclt	0x0000e7bc
    a338:	mvnsmi	lr, #737280	; 0xb4000
    a33c:	ldmdavs	r3, {r2, r4, r9, sl, lr}
    a340:	strmi	r4, [pc], -r6, lsl #12
    a344:	movwcs	fp, #787	; 0x313
    a348:	svcne	0x0004f852
    a34c:	addseq	r3, r8, r1, lsl #6
    a350:	mvnsle	r2, r0, lsl #18
    a354:			; <UNDEFINED> instruction: 0xf7fd6033
    a358:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    a35c:	rsbsvs	r4, r0, r5, lsl #12
    a360:			; <UNDEFINED> instruction: 0xf64fb193
    a364:			; <UNDEFINED> instruction: 0xf6cf79fc
    a368:	bl	fea68b6c <fchmod@plt+0xfea66ae4>
    a36c:	strcc	r0, [r4], #-2308	; 0xfffff6fc
    a370:	ldmdavs	r5!, {sp, lr, pc}^
    a374:	bl	25bbdc <fchmod@plt+0x259b54>
    a378:	ldrmi	r0, [r8, r4, lsl #16]!
    a37c:	blcc	1484d4 <fchmod@plt+0x14644c>
    a380:	andeq	pc, r8, r5, asr #16
    a384:	mvnsle	r2, r0, lsl #22
    a388:	mvnshi	lr, #12386304	; 0xbd0000
    a38c:			; <UNDEFINED> instruction: 0xe7e14618
    a390:	addlt	fp, r2, r0, ror r5
    a394:			; <UNDEFINED> instruction: 0xf0004605
    a398:	strcs	pc, [r0], #-2461	; 0xfffff663
    a39c:	addeq	r6, r0, r8, lsr #32
    a3a0:	blx	6c839e <fchmod@plt+0x6c6316>
    a3a4:			; <UNDEFINED> instruction: 0xf0006068
    a3a8:			; <UNDEFINED> instruction: 0x4606f99b
    a3ac:	stmdavs	fp!, {r0, r1, sp, lr, pc}^
    a3b0:	eoreq	pc, r4, r3, asr #16
    a3b4:	ldrtmi	r3, [r0], -r1, lsl #8
    a3b8:			; <UNDEFINED> instruction: 0xf9c0f000
    a3bc:	mvnsle	r2, r0, lsl #16
    a3c0:			; <UNDEFINED> instruction: 0xf0004630
    a3c4:	stmdavs	fp!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    a3c8:	smlatble	r1, r3, r2, r4
    a3cc:	ldcllt	0, cr11, [r0, #-8]!
    a3d0:	cmpcs	sp, r5, lsl #20
    a3d4:	movwls	r4, #6149	; 0x1805
    a3d8:	blmi	15b5c8 <fchmod@plt+0x159540>
    a3dc:	strls	r4, [r0], #-1144	; 0xfffffb88
    a3e0:			; <UNDEFINED> instruction: 0xf7fc447b
    a3e4:	svclt	0x0000f91f
    a3e8:	andeq	r8, r0, r0, lsl #20
    a3ec:	ldrdeq	r8, [r0], -ip
    a3f0:	andeq	r8, r0, r4, lsr #19
    a3f4:	blcs	24408 <fchmod@plt+0x22380>
    a3f8:	push	{r1, r4, r8, sl, fp, ip, lr, pc}
    a3fc:			; <UNDEFINED> instruction: 0x460541f0
    a400:	ldrmi	r4, [r7], -r8, lsl #13
    a404:	stmdavs	lr!, {sl, sp}^
    a408:			; <UNDEFINED> instruction: 0x4628463a
    a40c:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    a410:	tstlt	r9, r1, lsl #8
    a414:	stmdavs	fp!, {r6, r7, r8, r9, sl, lr}
    a418:	lfmle	f4, 2, [r4], #652	; 0x28c
    a41c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a420:	svclt	0x00004770
    a424:	andcs	r4, r4, #11534336	; 0xb00000
    a428:	stmdavs	r0, {r0, fp, sp, lr}^
    a42c:	ldclt	7, cr15, [lr, #988]!	; 0x3dc
    a430:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    a434:	andvs	r4, r5, r4, lsl #12
    a438:			; <UNDEFINED> instruction: 0xf7f76840
    a43c:	strhtvs	lr, [r5], #-188	; 0xffffff44
    a440:	svclt	0x0000bd38
    a444:			; <UNDEFINED> instruction: 0xf8d0b430
    a448:	orrlt	r5, r5, r4, asr #1
    a44c:			; <UNDEFINED> instruction: 0xf103686b
    a450:	ldmvs	fp, {r3, sl}
    a454:	and	fp, r7, r3, lsl r9
    a458:			; <UNDEFINED> instruction: 0xb12b460c
    a45c:			; <UNDEFINED> instruction: 0x4619685a
    a460:	addmi	r6, r2, #1769472	; 0x1b0000
    a464:	strdvs	sp, [r3], -r8	; <UNPREDICTABLE>
    a468:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    a46c:	movwcs	sp, #494	; 0x1ee
    a470:	sbccc	pc, r4, r0, asr #17
    a474:			; <UNDEFINED> instruction: 0x4770bc30
    a478:			; <UNDEFINED> instruction: 0xf100b5f8
    a47c:	strmi	r0, [r6], -r4, asr #9
    a480:	tstlt	r2, pc, lsl #12
    a484:	stmdavs	r3!, {r2, r4, r9, sl, lr}
    a488:	ldrmi	fp, [sl], -r3, lsr #2
    a48c:	blcs	24500 <fchmod@plt+0x22478>
    a490:			; <UNDEFINED> instruction: 0x4614d1fb
    a494:			; <UNDEFINED> instruction: 0xf7fd2008
    a498:	movwcs	pc, #3061	; 0xbf5	; <UNPREDICTABLE>
    a49c:	subvs	r4, r7, r5, lsl #12
    a4a0:	andcs	r6, r8, fp, lsr #32
    a4a4:			; <UNDEFINED> instruction: 0xf7fd6025
    a4a8:	stmdavs	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    a4ac:			; <UNDEFINED> instruction: 0x46036891
    a4b0:	andsvs	r6, r9, r6, asr #32
    a4b4:	addsvs	r4, r3, r8, lsr #12
    a4b8:	svclt	0x0000bdf8
    a4bc:			; <UNDEFINED> instruction: 0xf7fdb570
    a4c0:	stmdavc	r4, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}
    a4c4:	strmi	r4, [r5], -r6, lsl #12
    a4c8:	tstcs	r8, ip, asr r1
    a4cc:			; <UNDEFINED> instruction: 0xf7f94620
    a4d0:	tstlt	r8, pc, asr ip	; <UNPREDICTABLE>
    a4d4:	strteq	pc, [r0], #-68	; 0xffffffbc
    a4d8:			; <UNDEFINED> instruction: 0xf815702c
    a4dc:	stccs	15, cr4, [r0], {1}
    a4e0:			; <UNDEFINED> instruction: 0x4630d1f3
    a4e4:			; <UNDEFINED> instruction: 0xf0004d1f
    a4e8:			; <UNDEFINED> instruction: 0xf248feb3
    a4ec:	vrsra.s8	q8, <illegal reg q8.5>, #8
    a4f0:			; <UNDEFINED> instruction: 0xf64f0307
    a4f4:	ldrbtmi	r7, [sp], #-497	; 0xfffffe0f
    a4f8:	andcc	pc, r0, #166912	; 0x28c00
    a4fc:	blx	4d44e <fchmod@plt+0x4b3c6>
    a500:			; <UNDEFINED> instruction: 0xf8550312
    a504:	bl	15a598 <fchmod@plt+0x158510>
    a508:	ldmdblt	ip, {r0, r1, r7, r8, sl}
    a50c:	strtmi	lr, [r5], -lr
    a510:	cmplt	ip, r4, lsr #16
    a514:	ldrtmi	r6, [r1], -r0, ror #16
    a518:	bl	ff7c84fc <fchmod@plt+0xff7c6474>
    a51c:	mvnsle	r2, r0, lsl #16
    a520:			; <UNDEFINED> instruction: 0xf7f74630
    a524:	stmdavs	ip!, {r3, r6, r8, r9, fp, sp, lr, pc}
    a528:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    a52c:			; <UNDEFINED> instruction: 0xf7fd20f0
    a530:	strmi	pc, [r4], -r9, lsr #23
    a534:	mrc2	7, 4, pc, cr12, cr15, {7}
    a538:			; <UNDEFINED> instruction: 0xf7fd4630
    a53c:	blmi	2c9518 <fchmod@plt+0x2c7490>
    a540:			; <UNDEFINED> instruction: 0x4602447b
    a544:	andcs	r6, r0, #98	; 0x62
    a548:	ldmib	r3, {r1, r5, sp, lr}^
    a54c:	ldrtmi	r1, [r0], -r0, lsl #4
    a550:	tstcc	r1, ip, lsr #32
    a554:	stmib	r3, {r0, r9, ip, sp}^
    a558:			; <UNDEFINED> instruction: 0xf7f71200
    a55c:	strtmi	lr, [r0], -ip, lsr #22
    a560:	svclt	0x0000bd70
    a564:	andseq	pc, r1, sl, asr r3	; <UNPREDICTABLE>
    a568:	andseq	pc, r1, r8, lsl #6
    a56c:	addlt	fp, r2, r0, lsl r5
    a570:			; <UNDEFINED> instruction: 0xf7ff4604
    a574:			; <UNDEFINED> instruction: 0xb170fe91
    a578:	svclt	0x00182801
    a57c:	mrsle	r2, (UNDEF: 8)
    a580:			; <UNDEFINED> instruction: 0xf10469a3
    a584:	stmdblt	r3!, {r3}
    a588:			; <UNDEFINED> instruction: 0xb1b86840
    a58c:	blcs	249a0 <fchmod@plt+0x22918>
    a590:	strdlt	sp, [r2], -sl
    a594:			; <UNDEFINED> instruction: 0xf104bd10
    a598:	strmi	r0, [r3], -r8
    a59c:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    a5a0:	bcs	58db8 <fchmod@plt+0x56d30>
    a5a4:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, lr, pc}^
    a5a8:	rscsle	r2, r2, r0, lsl #22
    a5ac:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    a5b0:	bcs	58dc8 <fchmod@plt+0x56d40>
    a5b4:			; <UNDEFINED> instruction: 0x4618d8f7
    a5b8:	ldclt	0, cr11, [r0, #-8]
    a5bc:	orrcs	r6, r4, r0, ror #16
    a5c0:	bmi	15d1d8 <fchmod@plt+0x15b150>
    a5c4:	ldrbtmi	r9, [fp], #-0
    a5c8:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    a5cc:			; <UNDEFINED> instruction: 0xf7fc4478
    a5d0:	svclt	0x0000f829
    a5d4:	andeq	r8, r0, lr, lsr #16
    a5d8:	andeq	r8, r0, r6, ror r9
    a5dc:	andeq	r8, r0, r8, asr r8
    a5e0:			; <UNDEFINED> instruction: 0xf7ffb510
    a5e4:	strmi	pc, [r4], -fp, ror #30
    a5e8:			; <UNDEFINED> instruction: 0xffc0f7ff
    a5ec:	ldfltd	f3, [r0, #-0]
    a5f0:	andcs	r4, r5, #4, 18	; 0x10000
    a5f4:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    a5f8:			; <UNDEFINED> instruction: 0xf7f74478
    a5fc:	stmdavs	r1!, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    a600:			; <UNDEFINED> instruction: 0xf8d8f7fc
    a604:	andeq	r8, r0, lr, asr #16
    a608:			; <UNDEFINED> instruction: 0x000081b0
    a60c:	mvnsmi	lr, sp, lsr #18
    a610:	stmvs	fp, {r0, r5, r6, r8, r9, ip, sp, pc}
    a614:	blcs	1be54 <fchmod@plt+0x19dcc>
    a618:	stcvs	0, cr13, [r3], {50}	; 0x32
    a61c:	streq	pc, [r8, #-256]	; 0xffffff00
    a620:	ldmvs	sl, {r7, r9, sl, lr}
    a624:	stmiavs	r2, {r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    a628:	strvs	fp, [r1], #-2378	; 0xfffff6b6
    a62c:	addne	pc, r0, r0, asr #17
    a630:	pop	{r3, r5, r9, sl, lr}
    a634:	stmdavs	ip!, {r4, r5, r6, r7, r8, pc}^
    a638:	blvs	fe8f6ad0 <fchmod@plt+0xfe8f4a48>
    a63c:	addsmi	r4, lr, #38797312	; 0x2500000
    a640:	udf	#23833	; 0x5d19
    a644:			; <UNDEFINED> instruction: 0xf7fd20d8
    a648:			; <UNDEFINED> instruction: 0x4607fb1d
    a64c:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
    a650:	stmib	r7, {r4, r9, fp, lr}^
    a654:	ldrbtmi	r8, [sl], #-1024	; 0xfffffc00
    a658:			; <UNDEFINED> instruction: 0x67be63be
    a65c:	rsbvs	r6, pc, r3, asr r8	; <UNPREDICTABLE>
    a660:	movwcc	r4, #5693	; 0x163d
    a664:	subsvs	r4, r3, r8, lsr #12
    a668:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a66c:			; <UNDEFINED> instruction: 0x21b34a0a
    a670:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
    a674:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    a678:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    a67c:			; <UNDEFINED> instruction: 0xffd2f7fb
    a680:			; <UNDEFINED> instruction: 0x21b54a08
    a684:	stmdami	r9, {r3, r8, r9, fp, lr}
    a688:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    a68c:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    a690:			; <UNDEFINED> instruction: 0xffc8f7fb
    a694:			; <UNDEFINED> instruction: 0x0011f1f2
    a698:	andeq	r8, r0, ip, asr #17
    a69c:	andeq	r8, r0, r2, lsl r8
    a6a0:	andeq	r8, r0, sl, lsr #15
    a6a4:			; <UNDEFINED> instruction: 0x000088b8
    a6a8:	andeq	r8, r0, r6, lsl r8
    a6ac:	muleq	r0, r6, r7
    a6b0:	addlt	fp, r3, r0, lsl #10
    a6b4:			; <UNDEFINED> instruction: 0xf7ff9101
    a6b8:	stmdbls	r1, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    a6bc:			; <UNDEFINED> instruction: 0xf85db003
    a6c0:			; <UNDEFINED> instruction: 0xf7ffeb04
    a6c4:	svclt	0x0000bfa3
    a6c8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    a6cc:			; <UNDEFINED> instruction: 0x47706818
    a6d0:	andseq	pc, r1, lr, ror r1	; <UNPREDICTABLE>
    a6d4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    a6d8:			; <UNDEFINED> instruction: 0x47706858
    a6dc:	andseq	pc, r1, r2, ror r1	; <UNPREDICTABLE>
    a6e0:	andcs	fp, r8, r8, lsl #10
    a6e4:			; <UNDEFINED> instruction: 0xf978f7fd
    a6e8:	stmib	r0, {r9, sp}^
    a6ec:	sfmlt	f2, 4, [r8, #-0]
    a6f0:	stmdavs	r4, {r4, r5, sl, ip, sp, pc}
    a6f4:	stmdavs	r3, {r2, r7, r8, fp, ip, sp, pc}^
    a6f8:	ldrbvc	pc, [r0, #1615]!	; 0x64f	; <UNPREDICTABLE>
    a6fc:	addseq	r4, sl, lr, lsl #18
    a700:	bcc	11b8ec <fchmod@plt+0x119864>
    a704:	adcmi	r4, fp, #285212672	; 0x11000000
    a708:			; <UNDEFINED> instruction: 0xf851dc0b
    a70c:	cmplt	sl, r4, lsl #30
    a710:	streq	pc, [r8], #-258	; 0xfffffefe
    a714:	subvs	r3, r3, r1, lsl #6
    a718:	stmdavs	r3!, {r2, r5, fp, sp, lr}
    a71c:	movwcc	fp, #33083	; 0x813b
    a720:	strtmi	r6, [r0], -r3
    a724:			; <UNDEFINED> instruction: 0x4770bc30
    a728:	subvs	r3, r3, r1, lsl #6
    a72c:	andvs	lr, r3, fp, ror #15
    a730:	ldclt	6, cr4, [r0], #-128	; 0xffffff80
    a734:	svclt	0x00004770
    a738:	andseq	pc, r1, r0, asr r1	; <UNPREDICTABLE>
    a73c:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    a740:	stmdavs	r3, {r0, r2, r7, r8, fp, ip, sp, pc}^
    a744:	ldrbtvc	pc, [r0], #1615	; 0x64f	; <UNPREDICTABLE>
    a748:	addseq	r4, sl, pc, lsl #18
    a74c:	bcc	11b938 <fchmod@plt+0x1198b0>
    a750:	adcmi	r4, r3, #285212672	; 0x11000000
    a754:			; <UNDEFINED> instruction: 0xf851dc09
    a758:	cmplt	sl, r4, lsl #30
    a75c:	streq	pc, [r8, #-258]	; 0xfffffefe
    a760:	subvs	r3, r3, r1, lsl #6
    a764:	teqlt	r3, fp, ror #16
    a768:	strtmi	r6, [r8], -r3
    a76c:			; <UNDEFINED> instruction: 0x4770bc30
    a770:	subvs	r3, r3, r1, lsl #6
    a774:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a778:	blcs	247ec <fchmod@plt+0x22764>
    a77c:	movwcc	sp, #33012	; 0x80f4
    a780:	strtmi	r6, [r8], -r3
    a784:			; <UNDEFINED> instruction: 0x4770bc30
    a788:	andseq	pc, r1, r4, lsl #2
    a78c:	blt	448770 <fchmod@plt+0x4466e8>
    a790:			; <UNDEFINED> instruction: 0xf7f8b510
    a794:	strcs	pc, [r0], #-3605	; 0xfffff1eb
    a798:	blx	fe1c8796 <fchmod@plt+0xfe1c670e>
    a79c:	stmdami	r9, {r3, r8, r9, fp, lr}
    a7a0:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    a7a4:	rsbscc	pc, pc, #12582912	; 0xc00000
    a7a8:	blcc	11b990 <fchmod@plt+0x119908>
    a7ac:	rsbsvc	pc, r0, #8388608	; 0x800000
    a7b0:	strmi	lr, [r0], #-2496	; 0xfffff640
    a7b4:	svcne	0x0004f843
    a7b8:			; <UNDEFINED> instruction: 0xd1fb4293
    a7bc:	svclt	0x0000bd10
    a7c0:	andseq	pc, r1, lr, lsr #1
    a7c4:	andseq	pc, r1, r0, lsr #1
    a7c8:	svcmi	0x00f0e92d
    a7cc:	mcrrmi	6, 0, r4, ip, cr7
    a7d0:	blhi	c5c8c <fchmod@plt+0xc3c04>
    a7d4:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    a7d8:	addseq	fp, fp, r5, lsl #1
    a7dc:			; <UNDEFINED> instruction: 0xf7fd1c58
    a7e0:	stmdavs	r2!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    a7e4:	svclt	0x00a22a00
    a7e8:	bl	12bf0 <fchmod@plt+0x10b68>
    a7ec:	svcne	0x00030282
    a7f0:	blle	dc1f8 <fchmod@plt+0xda170>
    a7f4:	svcne	0x0004f843
    a7f8:			; <UNDEFINED> instruction: 0xd1fb429a
    a7fc:	stclmi	3, cr2, [r1, #-0]
    a800:			; <UNDEFINED> instruction: 0x469a461e
    a804:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    a808:			; <UNDEFINED> instruction: 0xf5059302
    a80c:	blmi	f98e10 <fchmod@plt+0xf96d88>
    a810:			; <UNDEFINED> instruction: 0xf8df3d04
    a814:			; <UNDEFINED> instruction: 0xf509b0f8
    a818:	ldrbtmi	r7, [fp], #-2416	; 0xfffff690
    a81c:	mcr	4, 0, r4, cr8, cr11, {7}
    a820:			; <UNDEFINED> instruction: 0xf8553a10
    a824:	bcs	1643c <fchmod@plt+0x143b4>
    a828:	strcs	sp, [r0], #-90	; 0xffffffa6
    a82c:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    a830:	mvnsle	r2, r0, lsl #20
    a834:	tstcs	r1, r3, asr r6
    a838:			; <UNDEFINED> instruction: 0x4638465a
    a83c:	strmi	r9, [lr], #-1024	; 0xfffffc00
    a840:	bl	14c8824 <fchmod@plt+0x14c679c>
    a844:	bl	215850 <fchmod@plt+0x2137c8>
    a848:	svclt	0x001e0184
    a84c:	movwcc	r9, #6915	; 0x1b03
    a850:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    a854:			; <UNDEFINED> instruction: 0xf10a45a9
    a858:			; <UNDEFINED> instruction: 0xf1020a01
    a85c:	andvs	r0, sl, r1, lsl #4
    a860:	blmi	afefe4 <fchmod@plt+0xafcf5c>
    a864:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    a868:	svclt	0x00c82c00
    a86c:	orreq	lr, r4, #8, 22	; 0x2000
    a870:	sub	sp, r2, r2, lsl #24
    a874:	andle	r3, r3, r1, lsl #24
    a878:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    a87c:	rscsle	r2, r9, r0, lsl #20
    a880:			; <UNDEFINED> instruction: 0x9090f8df
    a884:	streq	lr, [r4, #2824]	; 0xb08
    a888:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    a88c:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    a890:	strbmi	r4, [sl], -r3, lsr #12
    a894:	tstcs	r1, r1, lsl #24
    a898:			; <UNDEFINED> instruction: 0x96004638
    a89c:	bl	948880 <fchmod@plt+0x9467f8>
    a8a0:	mvnsle	r1, r3, ror #24
    a8a4:	bmi	71c204 <fchmod@plt+0x71a17c>
    a8a8:	blls	92cb4 <fchmod@plt+0x90c2c>
    a8ac:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    a8b0:	bl	6c8894 <fchmod@plt+0x6c680c>
    a8b4:	bmi	6714c8 <fchmod@plt+0x66f440>
    a8b8:	ldrtmi	r2, [r8], -r1, lsl #2
    a8bc:	movwls	r4, #1146	; 0x47a
    a8c0:			; <UNDEFINED> instruction: 0xf7f74633
    a8c4:	ldmdbmi	r6, {r1, r4, r8, r9, fp, sp, lr, pc}
    a8c8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    a8cc:			; <UNDEFINED> instruction: 0xf98ef7fd
    a8d0:	andlt	r4, r5, r0, asr #12
    a8d4:	blhi	c5bd0 <fchmod@plt+0xc3b48>
    a8d8:	svcmi	0x00f0e8bd
    a8dc:	stmdblt	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8e0:	tstcs	r1, r2, lsl #24
    a8e4:	ldrbmi	r9, [r3], -r0, lsl #4
    a8e8:	bcs	446150 <fchmod@plt+0x4440c8>
    a8ec:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    a8f0:			; <UNDEFINED> instruction: 0xf7f79402
    a8f4:			; <UNDEFINED> instruction: 0x4641eafa
    a8f8:	blle	ff5447ac <fchmod@plt+0xff542724>
    a8fc:	svclt	0x0000e7c0
    a900:	andseq	pc, r1, r4, ror r0	; <UNPREDICTABLE>
    a904:	andseq	pc, r1, sl, asr #32
    a908:	muleq	r0, lr, r6
    a90c:	muleq	r0, ip, r6
    a910:	andseq	lr, r1, r4, ror #31
    a914:	andeq	r8, r0, lr, lsl #13
    a918:	andeq	r8, r0, r6, lsr #12
    a91c:	andeq	r8, r0, r4, lsr r6
    a920:	andeq	r7, r0, r6, lsr #7
    a924:	ldrblt	r6, [r0, #-2057]!	; 0xfffff7f7
    a928:	stmdavs	r9, {r1, r7, ip, sp, pc}^
    a92c:	ldrmi	r4, [r6], -r4, lsl #12
    a930:			; <UNDEFINED> instruction: 0x4608461d
    a934:			; <UNDEFINED> instruction: 0xf7f79101
    a938:	stmdbls	r1, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
    a93c:	strtmi	r4, [r0], -r2, lsl #12
    a940:	blx	1dc6950 <fchmod@plt+0x1dc48c8>
    a944:	stmvs	fp, {r0, r4, r5, r6, r7, fp, sp, lr}
    a948:	stmdble	r6, {r0, r8, r9, fp, sp}
    a94c:	ldmvs	r2!, {r1, r8, sl, fp, sp}
    a950:	stccs	0, cr13, [r3, #-44]	; 0xffffffd4
    a954:	stccs	0, cr13, [r1, #-48]	; 0xffffffd0
    a958:	strtmi	sp, [r0], -r5
    a95c:	pop	{r1, ip, sp, pc}
    a960:			; <UNDEFINED> instruction: 0xf0024070
    a964:	bcs	79348 <fchmod@plt+0x772c0>
    a968:	blcc	13e978 <fchmod@plt+0x13c8f0>
    a96c:	ldmible	r4!, {r0, r8, r9, fp, sp}^
    a970:			; <UNDEFINED> instruction: 0xf7f84620
    a974:			; <UNDEFINED> instruction: 0x4620fd33
    a978:	pop	{r1, ip, sp, pc}
    a97c:			; <UNDEFINED> instruction: 0xf0024070
    a980:	svclt	0x0000ba69
    a984:	strdlt	fp, [r3], r0
    a988:	stmdavs	r2, {r0, r1, r2, r3, r6, r7, fp, sp, lr}
    a98c:	ldmdavs	r6, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
    a990:	ldmdble	r7, {r0, r8, r9, fp, sp}
    a994:	ldrtmi	r4, [r0], -r4, lsl #12
    a998:			; <UNDEFINED> instruction: 0xf7f7460d
    a99c:	strmi	lr, [r6], -r0, asr #20
    a9a0:			; <UNDEFINED> instruction: 0xf7f76878
    a9a4:	ldrtmi	lr, [r0], #-2620	; 0xfffff5c4
    a9a8:			; <UNDEFINED> instruction: 0xf7fd3002
    a9ac:	stmiavs	fp!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
    a9b0:	strcs	r6, [r0, #-2081]	; 0xfffff7df
    a9b4:	ldmdavs	fp, {r0, r2, r9, fp, lr}^
    a9b8:	ldrbtmi	r6, [sl], #-2121	; 0xfffff7b7
    a9bc:	strmi	r9, [r6], -r0, lsl #10
    a9c0:	blx	17469ca <fchmod@plt+0x1744942>
    a9c4:	andlt	r4, r3, r0, lsr r6
    a9c8:	svclt	0x0000bdf0
    a9cc:	andeq	r6, r0, lr, lsl #26
    a9d0:			; <UNDEFINED> instruction: 0x4603b410
    a9d4:	stmiavs	r0!, {r2, r3, r6, r7, fp, sp, lr}
    a9d8:	stmdble	r6, {r0, fp, sp}
    a9dc:	stmvs	ip, {r1, r9, fp, sp}
    a9e0:	bcs	fea10 <fchmod@plt+0xfc988>
    a9e4:	bcs	7ea18 <fchmod@plt+0x7c990>
    a9e8:	ldmdavs	fp, {r2, ip, lr, pc}
    a9ec:			; <UNDEFINED> instruction: 0xf85d6858
    a9f0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    a9f4:	andle	r2, r2, r1, lsl #24
    a9f8:	stmdacs	r1, {r2, fp, ip, sp}
    a9fc:	stmdbvs	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    aa00:	mvnsle	r2, r0, lsl #16
    aa04:	blmi	148b80 <fchmod@plt+0x146af8>
    aa08:			; <UNDEFINED> instruction: 0xf7ff4618
    aa0c:	svclt	0x0000bfbb
    aa10:			; <UNDEFINED> instruction: 0xf100460a
    aa14:			; <UNDEFINED> instruction: 0xf7ff012c
    aa18:	svclt	0x0000bfdb
    aa1c:			; <UNDEFINED> instruction: 0x4603b510
    aa20:	addlt	r6, r2, ip, asr #17
    aa24:	stmdacs	r1, {r5, r7, fp, sp, lr}
    aa28:	bcs	c0e48 <fchmod@plt+0xbedc0>
    aa2c:	andle	r6, r9, ip, lsl #17
    aa30:	andle	r2, sl, r3, lsl #20
    aa34:	andle	r2, r3, r1, lsl #20
    aa38:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}^
    aa3c:	ldclt	0, cr11, [r0, #-8]
    aa40:	andle	r2, r2, r1, lsl #24
    aa44:	stmdacs	r1, {r2, fp, ip, sp}
    aa48:	stmdbvs	r8, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    aa4c:	mvnsle	r2, r0, lsl #16
    aa50:	tstls	r1, r8, lsl r6
    aa54:			; <UNDEFINED> instruction: 0xff96f7ff
    aa58:	tstvs	r8, r1, lsl #18
    aa5c:	svclt	0x0000e7ee
    aa60:			; <UNDEFINED> instruction: 0xf100460a
    aa64:			; <UNDEFINED> instruction: 0xf7ff012c
    aa68:	svclt	0x0000bfd9
    aa6c:			; <UNDEFINED> instruction: 0x4615b538
    aa70:	cmplt	r4, ip, asr #18
    aa74:	strtmi	r4, [r0], -r8, lsl #18
    aa78:			; <UNDEFINED> instruction: 0xf7f74479
    aa7c:			; <UNDEFINED> instruction: 0x4603e876
    aa80:	eorvs	r4, fp, r0, lsr #12
    aa84:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    aa88:	stmdami	r5, {r0, r2, r9, sp}
    aa8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    aa90:	stmia	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa94:	strb	r4, [sp, r4, lsl #12]!
    aa98:	andeq	r5, r0, r4, ror #1
    aa9c:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    aaa0:	andeq	r7, r0, sl, lsl sp
    aaa4:	stmvs	r2, {r1, r8, r9, fp, lr}
    aaa8:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    aaac:	svclt	0x00004770
    aab0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    aab4:	stmdbvs	r2, {r1, r8, r9, fp, lr}
    aab8:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    aabc:	svclt	0x00004770
    aac0:	ldrdeq	r8, [r0], -r0
    aac4:	stmiavs	r2, {r1, r8, r9, fp, lr}^
    aac8:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    aacc:	svclt	0x00004770
    aad0:	andeq	r8, r0, ip, asr #11
    aad4:	movwcs	r6, #51328	; 0xc880
    aad8:	bmi	11ceec <fchmod@plt+0x11ae64>
    aadc:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    aae0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    aae4:			; <UNDEFINED> instruction: 0x477058d0
    aae8:	ldrdeq	fp, [r1], -r4
    aaec:	andeq	r0, r0, r4, ror #3
    aaf0:	movwcs	r6, #51392	; 0xc8c0
    aaf4:	bmi	11cf08 <fchmod@plt+0x11ae80>
    aaf8:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    aafc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ab00:			; <UNDEFINED> instruction: 0x477058d0
    ab04:			; <UNDEFINED> instruction: 0x0001b2b8
    ab08:	andeq	r0, r0, r0, asr #4
    ab0c:	movwcs	r6, #51456	; 0xc900
    ab10:	bmi	11cf24 <fchmod@plt+0x11ae9c>
    ab14:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    ab18:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ab1c:			; <UNDEFINED> instruction: 0x477058d0
    ab20:	muleq	r1, ip, r2
    ab24:	ldrdeq	r0, [r0], -r8
    ab28:	blmi	1a5038 <fchmod@plt+0x1a2fb0>
    ab2c:	ldrbtmi	r2, [fp], #-2565	; 0xfffff5fb
    ab30:	tstcs	ip, r6
    ab34:	blx	5cb4e <fchmod@plt+0x5aac6>
    ab38:	ldmdapl	fp, {r1, r9, ip, sp, lr, pc}
    ab3c:			; <UNDEFINED> instruction: 0x47705898
    ab40:	ldrbmi	r6, [r0, -r0, lsl #19]!
    ab44:	andeq	fp, r1, r6, lsl #5
    ab48:	andeq	r0, r0, r0, lsl r2
    ab4c:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    ab50:	stmdavs	r2!, {r0, r2, r3, fp, sp, lr}
    ab54:	ldmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}^
    ab58:			; <UNDEFINED> instruction: 0xf7f66859
    ab5c:	stmiblt	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    ab60:	blvs	fea659f0 <fchmod@plt+0xfea63968>
    ab64:	andsle	r4, r8, sl, lsl #5
    ab68:	blcs	64dbc <fchmod@plt+0x62d34>
    ab6c:	blvs	1840fcc <fchmod@plt+0x183ef44>
    ab70:	andle	r2, r2, r1, lsl #16
    ab74:	blcs	5978c <fchmod@plt+0x57704>
    ab78:	stmvs	fp, {r4, r8, fp, ip, lr, pc}
    ab7c:	stmdble	fp, {r0, r8, r9, fp, sp}
    ab80:	stmdacs	r1, {r3, r5, r6, r8, r9, fp, sp, lr}
    ab84:	blcc	13eb94 <fchmod@plt+0x13cb0c>
    ab88:	stmdble	r5, {r0, r8, r9, fp, sp}
    ab8c:	ldrhtmi	lr, [r8], -sp
    ab90:	ldmdavs	r0, {r0, r3, r6, fp, sp, lr}^
    ab94:	svclt	0x00d4f7f6
    ab98:	ldclt	0, cr2, [r8, #-4]!
    ab9c:	rscscc	pc, pc, pc, asr #32
    aba0:	svclt	0x0000bd38
    aba4:			; <UNDEFINED> instruction: 0x4605b538
    aba8:			; <UNDEFINED> instruction: 0x461469d0
    abac:	smlawbcs	r8, r0, r1, fp
    abb0:	ldmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abb4:	stfnep	f3, [r4], {96}	; 0x60
    abb8:	strtmi	r4, [r0], -r9, lsl #18
    abbc:			; <UNDEFINED> instruction: 0xf7f64479
    abc0:			; <UNDEFINED> instruction: 0x4621efd4
    abc4:	strtmi	r4, [r8], -r2, lsl #12
    abc8:	ldrhtmi	lr, [r8], -sp
    abcc:	ldmdblt	r0!, {r1, ip, sp, lr, pc}
    abd0:	msreq	CPSR_fs, r4, lsl #2
    abd4:	andcs	r4, r1, #40, 12	; 0x2800000
    abd8:	ldrhtmi	lr, [r8], -sp
    abdc:	svclt	0x0060f7fe
    abe0:	andeq	r5, r0, r4, lsl sl
    abe4:			; <UNDEFINED> instruction: 0x4604b510
    abe8:	addlt	r4, sl, r8, lsl r8
    abec:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    abf0:	stmdage	r6, {r0, r1, r6, r7, fp, ip, lr}
    abf4:	movwls	r6, #38939	; 0x981b
    abf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    abfc:	andls	r2, r1, r0, lsl #6
    ac00:	movwcc	lr, #27085	; 0x69cd
    ac04:			; <UNDEFINED> instruction: 0xf7ff9308
    ac08:	stmdals	r1, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ac0c:			; <UNDEFINED> instruction: 0xf922f002
    ac10:	bge	f1038 <fchmod@plt+0xeefb0>
    ac14:			; <UNDEFINED> instruction: 0xf7fe4620
    ac18:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ac1c:	bmi	381848 <fchmod@plt+0x37f7c0>
    ac20:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    ac24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac28:	subsmi	r9, sl, r9, lsl #22
    ac2c:	andlt	sp, sl, ip, lsl #2
    ac30:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    ac34:	stmdami	r9, {r0, r2, r9, sp}
    ac38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ac3c:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac40:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
    ac44:	ldc2	7, cr15, [r6, #1004]!	; 0x3ec
    ac48:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac4c:	andeq	fp, r1, r6, asr #3
    ac50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ac54:	muleq	r1, r2, r1
    ac58:	andeq	r8, r0, r0, ror #8
    ac5c:	andeq	r7, r0, lr, ror #22
    ac60:			; <UNDEFINED> instruction: 0xf7ffb508
    ac64:	blmi	c9458 <fchmod@plt+0xc73d0>
    ac68:	andsvs	r4, r8, fp, ror r4
    ac6c:	svclt	0x0000bd08
    ac70:	andseq	lr, r5, ip, lsr #23
    ac74:	bmi	19d890 <fchmod@plt+0x19b808>
    ac78:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ac7c:	tstlt	r0, r8, lsl r8
    ac80:	stmdbmi	r4, {r4, r5, r6, r8, r9, sl, lr}
    ac84:	ldmdavs	r0, {r1, r4, r6, fp, ip, lr}
    ac88:			; <UNDEFINED> instruction: 0x47706018
    ac8c:	mulseq	r5, ip, fp
    ac90:	andeq	fp, r1, sl, lsr r1
    ac94:	andeq	r0, r0, r8, lsr r2
    ac98:			; <UNDEFINED> instruction: 0xf7ffb508
    ac9c:	blmi	20ac28 <fchmod@plt+0x208ba0>
    aca0:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    aca4:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    aca8:			; <UNDEFINED> instruction: 0xf8bef000
    acac:	mrc2	7, 0, pc, cr4, cr11, {7}
    acb0:			; <UNDEFINED> instruction: 0x4008e8bd
    acb4:			; <UNDEFINED> instruction: 0xf7f72012
    acb8:	svclt	0x0000b98d
    acbc:	andeq	fp, r1, r2, lsl r1
    acc0:	andeq	r0, r0, r8, lsr #4
    acc4:			; <UNDEFINED> instruction: 0xf7fb2001
    acc8:	svclt	0x0000bc85
    accc:			; <UNDEFINED> instruction: 0x4604b538
    acd0:	subvs	r2, r2, r0, lsl #6
    acd4:	andcs	r6, r1, r1
    acd8:	movwcc	lr, #10692	; 0x29c4
    acdc:			; <UNDEFINED> instruction: 0xf7f7460d
    ace0:			; <UNDEFINED> instruction: 0x462ae99a
    ace4:	svclt	0x00142800
    ace8:	movwcs	r2, #769	; 0x301
    acec:	andle	r7, r6, r3, lsr #8
    acf0:	andcs	r4, r1, r6, lsl #18
    acf4:	ldrhtmi	lr, [r8], -sp
    acf8:			; <UNDEFINED> instruction: 0xf7f74479
    acfc:	stmdbmi	r4, {r0, r1, r3, r4, r6, r7, fp, ip, sp, pc}
    ad00:	pop	{r0, sp}
    ad04:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
    ad08:	ldmlt	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad0c:	andeq	r8, r0, r0, asr #7
    ad10:	andeq	r7, r0, r6, ror #4
    ad14:			; <UNDEFINED> instruction: 0xb32b7c03
    ad18:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
    ad1c:	strmi	r3, [r4], -r1, lsl #6
    ad20:	blx	12eba <fchmod@plt+0x10e32>
    ad24:	adcvs	pc, r3, r3
    ad28:			; <UNDEFINED> instruction: 0xf0046861
    ad2c:	stmiavs	r3!, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
    ad30:	ble	59b744 <fchmod@plt+0x5996bc>
    ad34:	bicmi	pc, sp, #76, 12	; 0x4c00000
    ad38:	addsne	pc, r9, #76546048	; 0x4900000
    ad3c:	bicmi	pc, ip, #204, 12	; 0xcc00000
    ad40:	addsne	pc, r9, #202375168	; 0xc100000
    ad44:	movwcs	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    ad48:	svccc	0x0033f1b3
    ad4c:	stmdbmi	r6, {r0, r3, r9, ip, lr, pc}
    ad50:	rscvs	r4, r0, r3, lsl #12
    ad54:	stmdavs	r2!, {r0, sp}
    ad58:	pop	{r0, r3, r4, r5, r6, sl, lr}
    ad5c:			; <UNDEFINED> instruction: 0xf7f74010
    ad60:	ldclt	8, cr11, [r0, #-676]	; 0xfffffd5c
    ad64:	svclt	0x00004770
    ad68:	andeq	r8, r0, r4, ror #6
    ad6c:	stmdblt	r3, {r0, r1, sl, fp, ip, sp, lr}
    ad70:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
    ad74:	andcs	r6, r1, r2, lsl #16
    ad78:			; <UNDEFINED> instruction: 0xf7f74479
    ad7c:	svclt	0x0000b89b
    ad80:	strdeq	r7, [r0], -r4
    ad84:	bmi	79da00 <fchmod@plt+0x79b978>
    ad88:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    ad8c:			; <UNDEFINED> instruction: 0x468043f0
    ad90:	umulllt	r5, r9, fp, r8
    ad94:	ldcmi	8, cr4, [ip], {27}
    ad98:			; <UNDEFINED> instruction: 0xf8d34478
    ad9c:			; <UNDEFINED> instruction: 0xf0029000
    ada0:	ldrbtmi	pc, [ip], #-3735	; 0xfffff169	; <UNPREDICTABLE>
    ada4:			; <UNDEFINED> instruction: 0xf7ff9007
    ada8:	strmi	pc, [r5], -r5, ror #30
    adac:			; <UNDEFINED> instruction: 0xf0024620
    adb0:	strmi	pc, [r6], -pc, lsl #29
    adb4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    adb8:	cdp2	0, 8, cr15, cr10, cr2, {0}
    adbc:	andcs	r4, r5, #20, 18	; 0x50000
    adc0:			; <UNDEFINED> instruction: 0x46074479
    adc4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    adc8:	svc	0x0046f7f6
    adcc:	strtmi	r4, [r0], -r2, lsl #12
    add0:			; <UNDEFINED> instruction: 0xf0024614
    add4:	blls	20a7d0 <fchmod@plt+0x208748>
    add8:			; <UNDEFINED> instruction: 0xf8cd2101
    addc:	strls	r8, [r3], #-20	; 0xffffffec
    ade0:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    ade4:	strmi	r5, [r2], -r0, lsl #12
    ade8:	bmi	2ef600 <fchmod@plt+0x2ed578>
    adec:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    adf0:	ldmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    adf4:	pop	{r0, r3, ip, sp, pc}
    adf8:	svclt	0x000083f0
    adfc:	andeq	fp, r1, ip, lsr #32
    ae00:	andeq	r0, r0, r0, lsl #4
    ae04:	andeq	r6, r0, ip, lsr #20
    ae08:	andeq	r6, r0, sl, lsr #20
    ae0c:	andeq	r8, r0, lr, lsl #6
    ae10:	andeq	r8, r0, ip, lsl #6
    ae14:	andeq	r7, r0, r2, ror #19
    ae18:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    ae1c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ae20:			; <UNDEFINED> instruction: 0x47706018
    ae24:	andeq	fp, r1, r2, asr r2
    ae28:			; <UNDEFINED> instruction: 0x4604b510
    ae2c:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae30:	ldm	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae34:	movwcs	fp, #312	; 0x138
    ae38:	ldrmi	r4, [r9], -r0, lsr #12
    ae3c:	pop	{r1, r9, sp}
    ae40:			; <UNDEFINED> instruction: 0xf7f74010
    ae44:	bmi	178ee8 <fchmod@plt+0x176e60>
    ae48:	ldrmi	r4, [r9], -r3, lsl #12
    ae4c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    ae50:			; <UNDEFINED> instruction: 0x4010e8bd
    ae54:			; <UNDEFINED> instruction: 0xf7f76812
    ae58:	svclt	0x0000b81d
    ae5c:	andeq	fp, r1, r2, lsr #4
    ae60:	blmi	11d674 <fchmod@plt+0x11b5ec>
    ae64:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    ae68:	andsvs	r6, r9, r0, lsl r0
    ae6c:	svclt	0x00004770
    ae70:	andeq	fp, r1, r0, lsl r2
    ae74:			; <UNDEFINED> instruction: 0x0015e9b2
    ae78:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ae7c:			; <UNDEFINED> instruction: 0x47706858
    ae80:	mulseq	r5, lr, r9
    ae84:			; <UNDEFINED> instruction: 0x4603b530
    ae88:	addlt	r4, r3, r5, lsl ip
    ae8c:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ae90:	ldcmi	6, cr4, [r5, #-40]	; 0xffffffd8
    ae94:	ldrbtmi	r4, [ip], #1148	; 0x47c
    ae98:	stmdavs	r3!, {r0, r3, r4, r9, sl, lr}^
    ae9c:			; <UNDEFINED> instruction: 0xf85c4668
    aea0:	movwcc	r5, #4101	; 0x1005
    aea4:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    aea8:	streq	pc, [r0, #-79]	; 0xffffffb1
    aeac:	strcs	r6, [r0, #-99]	; 0xffffff9d
    aeb0:			; <UNDEFINED> instruction: 0xf7fc9500
    aeb4:	blmi	38a5a0 <fchmod@plt+0x388518>
    aeb8:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
    aebc:	ldmdavs	fp, {fp, ip, pc}
    aec0:	stmdals	r0, {r3, r4, r7, r8, r9, sl, lr}
    aec4:	mrc	7, 3, APSR_nzcv, cr6, cr6, {7}
    aec8:	blmi	1dd6f4 <fchmod@plt+0x1db66c>
    aecc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aed0:	blls	64f40 <fchmod@plt+0x62eb8>
    aed4:	qaddle	r4, sl, r1
    aed8:	ldclt	0, cr11, [r0, #-12]!
    aedc:	mcr	7, 6, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    aee0:	andseq	lr, r5, r4, lsl #19
    aee4:	andeq	sl, r1, lr, lsl pc
    aee8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    aeec:			; <UNDEFINED> instruction: 0x0001b1ba
    aef0:	andeq	sl, r1, r8, ror #29
    aef4:	bmi	3f7f38 <fchmod@plt+0x3f5eb0>
    aef8:	addlt	fp, r3, r0, lsl #10
    aefc:	blmi	3b5314 <fchmod@plt+0x3b328c>
    af00:			; <UNDEFINED> instruction: 0xf851447a
    af04:	ldmpl	r3, {r2, r8, r9, fp}^
    af08:	movwls	r6, #6171	; 0x181b
    af0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af10:			; <UNDEFINED> instruction: 0xf7ff9100
    af14:	bmi	28adf8 <fchmod@plt+0x288d70>
    af18:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    af1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    af20:	subsmi	r9, sl, r1, lsl #22
    af24:	andlt	sp, r3, r4, lsl #2
    af28:	bl	1490a4 <fchmod@plt+0x14701c>
    af2c:	ldrbmi	fp, [r0, -r4]!
    af30:	mrc	7, 4, APSR_nzcv, cr14, cr6, {7}
    af34:			; <UNDEFINED> instruction: 0x0001aeb4
    af38:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    af3c:	muleq	r1, sl, lr
    af40:	ldrlt	fp, [r0, #-1039]!	; 0xfffffbf1
    af44:	stcmi	0, cr11, [r0], #-556	; 0xfffffdd4
    af48:	blmi	835788 <fchmod@plt+0x833700>
    af4c:	ldrbtmi	sl, [ip], #-2055	; 0xfffff7f9
    af50:	blne	1490a0 <fchmod@plt+0x147018>
    af54:	ldcmi	8, cr5, [lr], {227}	; 0xe3
    af58:	movwls	r6, #38939	; 0x981b
    af5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af60:	movwcs	r9, #520	; 0x208
    af64:			; <UNDEFINED> instruction: 0xf7fc9307
    af68:	blmi	6ca4ec <fchmod@plt+0x6c8464>
    af6c:	ldmdami	sl, {r2, r3, r4, r5, r6, sl, lr}
    af70:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    af74:			; <UNDEFINED> instruction: 0xf002681d
    af78:	andls	pc, r5, fp, lsr #27
    af7c:	mrc2	7, 3, pc, cr10, cr15, {7}
    af80:	ldmdami	r6, {r2, r9, sl, lr}
    af84:			; <UNDEFINED> instruction: 0xf0024478
    af88:	bls	20a61c <fchmod@plt+0x208594>
    af8c:	strls	r9, [r0], #-2821	; 0xfffff4fb
    af90:	stmib	sp, {r0, r9, sl, lr}^
    af94:	bmi	48f7a0 <fchmod@plt+0x48d718>
    af98:	strtmi	r2, [r8], -r1, lsl #2
    af9c:			; <UNDEFINED> instruction: 0xf7f6447a
    afa0:	stmdals	r7, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    afa4:	mcr	7, 0, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    afa8:	blmi	21d7e8 <fchmod@plt+0x21b760>
    afac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    afb0:	blls	265020 <fchmod@plt+0x262f98>
    afb4:	qaddle	r4, sl, r4
    afb8:	pop	{r0, r1, r3, ip, sp, pc}
    afbc:	andlt	r4, r4, r0, lsr r0
    afc0:			; <UNDEFINED> instruction: 0xf7f64770
    afc4:	svclt	0x0000ee56
    afc8:	andeq	sl, r1, r6, ror #28
    afcc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    afd0:	andeq	sl, r1, r8, asr #28
    afd4:	andeq	r0, r0, r0, lsl #4
    afd8:	andeq	r6, r0, r2, asr r8
    afdc:	andeq	r6, r0, r8, asr #16
    afe0:	andeq	r6, r0, r0, asr r8
    afe4:	andeq	sl, r1, r8, lsl #28
    afe8:			; <UNDEFINED> instruction: 0xf8dfb40f
    afec:	strlt	ip, [r0, #-120]	; 0xffffff88
    aff0:	bge	2b721c <fchmod@plt+0x2b5194>
    aff4:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    aff8:			; <UNDEFINED> instruction: 0xf852a805
    affc:			; <UNDEFINED> instruction: 0xf85c1b04
    b000:	ldmdavs	fp, {r0, r1, ip, sp}
    b004:			; <UNDEFINED> instruction: 0xf04f9307
    b008:	andls	r0, r6, #0, 6
    b00c:	stc2	7, cr15, [ip, #-1008]	; 0xfffffc10
    b010:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    b014:	ldc2l	0, cr15, [ip, #-8]
    b018:			; <UNDEFINED> instruction: 0xf7ff9003
    b01c:	strmi	pc, [r3], -fp, lsr #28
    b020:	movwls	r4, #10259	; 0x2813
    b024:			; <UNDEFINED> instruction: 0xf0024478
    b028:	stmdbls	r5, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    b02c:	andcc	lr, r2, #3620864	; 0x374000
    b030:	ldmdbmi	r0, {r0, r8, ip, pc}
    b034:	andls	r4, r0, r9, ror r4
    b038:			; <UNDEFINED> instruction: 0xf7f62001
    b03c:	stmdals	r5, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    b040:	ldc	7, cr15, [r8, #984]!	; 0x3d8
    b044:	blmi	21d87c <fchmod@plt+0x21b7f4>
    b048:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b04c:	blls	1e50bc <fchmod@plt+0x1e3034>
    b050:	qaddle	r4, sl, r4
    b054:			; <UNDEFINED> instruction: 0xf85db009
    b058:	andlt	lr, r4, r4, lsl #22
    b05c:			; <UNDEFINED> instruction: 0xf7f64770
    b060:	svclt	0x0000ee08
    b064:			; <UNDEFINED> instruction: 0x0001adbe
    b068:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b06c:			; <UNDEFINED> instruction: 0x000067b2
    b070:	andeq	r6, r0, r8, lsr #15
    b074:			; <UNDEFINED> instruction: 0x000067b8
    b078:	andeq	sl, r1, ip, ror #26
    b07c:	bmi	6780c0 <fchmod@plt+0x676038>
    b080:	strdlt	fp, [r3], r0
    b084:	vstrge	d4, [r8, #-96]	; 0xffffffa0
    b088:	mcrls	4, 0, r4, cr9, cr10, {3}
    b08c:	blvc	1491e8 <fchmod@plt+0x147160>
    b090:	strcc	r5, [r4, #-2259]	; 0xfffff72d
    b094:	movwls	r6, #6171	; 0x181b
    b098:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b09c:	cmnlt	lr, r0, lsl #10
    b0a0:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
    b0a4:	mrc	7, 5, APSR_nzcv, cr10, cr6, {7}
    b0a8:			; <UNDEFINED> instruction: 0x46044631
    b0ac:	ldrtmi	r4, [r8], -r2, lsl #12
    b0b0:			; <UNDEFINED> instruction: 0xf7f64427
    b0b4:			; <UNDEFINED> instruction: 0xf855eda0
    b0b8:	strls	r6, [r0, #-3076]	; 0xfffff3fc
    b0bc:	mvnle	r2, r0, lsl #28
    b0c0:	movwcs	r4, #2570	; 0xa0a
    b0c4:	blmi	2271b8 <fchmod@plt+0x225130>
    b0c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b0cc:	blls	6513c <fchmod@plt+0x630b4>
    b0d0:	qaddle	r4, sl, r5
    b0d4:	andlt	r4, r3, r8, lsr r6
    b0d8:	ldrhtmi	lr, [r0], #141	; 0x8d
    b0dc:	ldrbmi	fp, [r0, -r4]!
    b0e0:	stcl	7, cr15, [r6, #984]	; 0x3d8
    b0e4:	andeq	sl, r1, ip, lsr #26
    b0e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b0ec:	andeq	sl, r1, ip, ror #25
    b0f0:			; <UNDEFINED> instruction: 0x460db570
    b0f4:			; <UNDEFINED> instruction: 0xf7f64606
    b0f8:			; <UNDEFINED> instruction: 0x4604ee92
    b0fc:			; <UNDEFINED> instruction: 0xf7f64628
    b100:	addmi	lr, r4, #2272	; 0x8e0
    b104:	andcs	fp, r0, r8, lsr pc
    b108:	bne	83fd2c <fchmod@plt+0x83dca4>
    b10c:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    b110:	ldc	7, cr15, [r8, #-984]	; 0xfffffc28
    b114:			; <UNDEFINED> instruction: 0xf080fab0
    b118:			; <UNDEFINED> instruction: 0xbd700940
    b11c:			; <UNDEFINED> instruction: 0xf8dfb40f
    b120:	strlt	ip, [r0, #-68]	; 0xffffffbc
    b124:	bge	1b7340 <fchmod@plt+0x1b52b8>
    b128:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    b12c:			; <UNDEFINED> instruction: 0xf852a802
    b130:			; <UNDEFINED> instruction: 0xf85c1b04
    b134:	ldmdavs	fp, {r0, r1, ip, sp}
    b138:			; <UNDEFINED> instruction: 0xf04f9303
    b13c:	andls	r0, r1, #0, 6
    b140:	ldc2l	7, cr15, [r2], #-1008	; 0xfffffc10
    b144:	blmi	21d970 <fchmod@plt+0x21b8e8>
    b148:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    b14c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b150:	subsmi	r9, sl, r3, lsl #22
    b154:	andlt	sp, r5, r4, lsl #2
    b158:	bl	1492d4 <fchmod@plt+0x14724c>
    b15c:	ldrbmi	fp, [r0, -r4]!
    b160:	stc	7, cr15, [r6, #984]	; 0x3d8
    b164:	andeq	sl, r1, sl, lsl #25
    b168:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b16c:	andeq	sl, r1, ip, ror #24
    b170:			; <UNDEFINED> instruction: 0x4605b470
    b174:	ands	fp, fp, sl, lsr r9
    b178:	strtmi	r2, [r8], -r1, lsl #22
    b17c:			; <UNDEFINED> instruction: 0xf811d916
    b180:			; <UNDEFINED> instruction: 0xf8003b01
    b184:	stmdavc	ip, {r0, r8, r9, fp, ip, sp}
    b188:	lognedp	f3, #4.0
    b18c:	strmi	r2, [r5], -r5, lsr #24
    b190:	svclt	0x001c461e
    b194:			; <UNDEFINED> instruction: 0x46324613
    b198:	bcs	bf958 <fchmod@plt+0xbd8d0>
    b19c:	andeq	pc, r2, #-2147483608	; 0x80000028
    b1a0:	blcs	815cc <fchmod@plt+0x7f544>
    b1a4:	blmi	891c0 <fchmod@plt+0x87138>
    b1a8:	stmiale	r8!, {r3, r5, r9, sl, lr}^
    b1ac:	eorvc	r2, fp, r0, lsl #6
    b1b0:	ldcllt	6, cr4, [r0], #-160	; 0xffffff60
    b1b4:			; <UNDEFINED> instruction: 0x46054770
    b1b8:	eorvc	r2, fp, r0, lsl #6
    b1bc:	svclt	0x0000e7f8
    b1c0:	mvnsmi	lr, sp, lsr #18
    b1c4:			; <UNDEFINED> instruction: 0xf7f64605
    b1c8:	subeq	lr, r0, sl, lsr #28
    b1cc:	stc2	7, cr15, [r4], {252}	; 0xfc
    b1d0:	strmi	r7, [r7], -fp, lsr #16
    b1d4:	mvnslt	r4, r6, lsl #12
    b1d8:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    b1dc:	strtmi	lr, [r3], -r7
    b1e0:			; <UNDEFINED> instruction: 0x461e4634
    b1e4:	blcc	89240 <fchmod@plt+0x871b8>
    b1e8:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    b1ec:	ldrmi	fp, [r8], -r3, lsr #3
    b1f0:			; <UNDEFINED> instruction: 0xf7f82120
    b1f4:	ldclne	13, cr15, [r4], #-820	; 0xfffffccc
    b1f8:	mvnsle	r2, r0, lsl #16
    b1fc:	tstcs	r8, r8, lsr #16
    b200:	stc2l	7, cr15, [r6, #992]	; 0x3e0
    b204:	stmdblt	r0!, {r0, r1, r5, r9, sl, lr}^
    b208:	blhi	c9228 <fchmod@plt+0xc71a0>
    b20c:	blcc	89268 <fchmod@plt+0x871e0>
    b210:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    b214:	mvnle	r2, r0, lsl #22
    b218:	ldrtmi	r2, [r8], -r0, lsl #6
    b21c:	pop	{r0, r1, r4, r5, ip, sp, lr}
    b220:			; <UNDEFINED> instruction: 0x463481f0
    b224:	bfi	r4, lr, #12, #18
    b228:			; <UNDEFINED> instruction: 0x4604b538
    b22c:	stccs	8, cr7, [r7, #-20]!	; 0xffffffec
    b230:	stccs	15, cr11, [r2, #-96]!	; 0xffffffa0
    b234:			; <UNDEFINED> instruction: 0xf7f6d109
    b238:	stmdacc	r1, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    b23c:	adcmi	r5, fp, #8960	; 0x2300
    b240:	movwcs	fp, #3843	; 0xf03
    b244:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    b248:	strtmi	r2, [r0], -r0, lsl #8
    b24c:	svclt	0x0000bd38
    b250:	strmi	r7, [r2], -r3, lsl #16
    b254:	sbcpl	pc, r5, r9, asr #12
    b258:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
    b25c:	vsra.s64	d17, d3, #56
    b260:	vmov.i32	d17, #12	; 0x0000000c
    b264:	subsmi	r1, r8, r0, lsl #2
    b268:	svccc	0x0001f812
    b26c:			; <UNDEFINED> instruction: 0xf000fb01
    b270:	mvnsle	r2, r0, lsl #22
    b274:	vqshl.s8	q10, q8, #0
    b278:			; <UNDEFINED> instruction: 0x4770101c
    b27c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b280:	ldcmi	0, cr11, [pc], {132}	; 0x84
    b284:			; <UNDEFINED> instruction: 0xf8df2602
    b288:	strcs	r9, [r3, #-124]	; 0xffffff84
    b28c:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b290:	svcmi	0x001e447c
    b294:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    b298:			; <UNDEFINED> instruction: 0x4621447f
    b29c:	strtmi	r2, [r8], -r0, lsl #4
    b2a0:			; <UNDEFINED> instruction: 0xf7f6348c
    b2a4:	stmdblt	r0, {r1, r4, r5, r8, sl, fp, sp, lr, pc}^
    b2a8:			; <UNDEFINED> instruction: 0xf04f2e01
    b2ac:			; <UNDEFINED> instruction: 0xf04f0502
    b2b0:	mvnsle	r0, r1, lsl #12
    b2b4:	pop	{r2, ip, sp, pc}
    b2b8:	blmi	56d280 <fchmod@plt+0x56b1f8>
    b2bc:	andcs	r4, r5, #76546048	; 0x4900000
    b2c0:	ldmpl	fp!, {r6, r9, sl, lr}^
    b2c4:	ldrdge	pc, [r0], -r3
    b2c8:	stcl	7, cr15, [r6], {246}	; 0xf6
    b2cc:	strtmi	r4, [r8], -r2, lsl #12
    b2d0:			; <UNDEFINED> instruction: 0xf7f69203
    b2d4:	andls	lr, r2, lr, lsl #26
    b2d8:	ldc	7, cr15, [lr, #984]!	; 0x3d8
    b2dc:			; <UNDEFINED> instruction: 0xf7f66800
    b2e0:	ldmib	sp, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    b2e4:	strmi	r3, [r1], -r2, lsl #4
    b2e8:	tstls	r0, r0, asr r6
    b2ec:			; <UNDEFINED> instruction: 0xf7f62101
    b2f0:	blmi	246ae8 <fchmod@plt+0x244a60>
    b2f4:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b2f8:	andsvs	r3, r3, r1, lsl #6
    b2fc:	svclt	0x0000e7d4
    b300:	mulseq	r5, r0, r5
    b304:	andeq	r7, r0, r0, asr #28
    b308:	andeq	r7, r0, r2, lsl r5
    b30c:	andeq	sl, r1, ip, lsl fp
    b310:	andeq	r0, r0, r0, lsl #4
    b314:	andeq	r0, r0, r4, asr #4
    b318:	andcs	r4, r5, #13312	; 0x3400
    b31c:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    b320:	strmi	r4, [r4], -ip, lsl #26
    b324:	addlt	r4, r5, ip, lsl #18
    b328:	ldmdbpl	fp, {r2, r3, fp, lr}^
    b32c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b330:			; <UNDEFINED> instruction: 0xf7f6681d
    b334:	mulls	r3, r2, ip
    b338:	ldc2	7, cr15, [ip], {255}	; 0xff
    b33c:	tstcs	r1, r3, lsl #20
    b340:	strmi	r9, [r3], -r0, lsl #8
    b344:			; <UNDEFINED> instruction: 0xf7f64628
    b348:	ldrdlt	lr, [r5], -r0
    b34c:	svclt	0x0000bd30
    b350:	muleq	r1, r6, sl
    b354:	andeq	r0, r0, r0, lsl #4
    b358:	andeq	r7, r0, ip, asr #27
    b35c:	andeq	r7, r0, sl, ror r4
    b360:	bmi	b1d814 <fchmod@plt+0xb1b78c>
    b364:	blmi	b1c550 <fchmod@plt+0xb1a4c8>
    b368:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    b36c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    b370:	strbtmi	r4, [sp], -sl, lsr #18
    b374:	eorls	r6, r3, #1179648	; 0x120000
    b378:	andeq	pc, r0, #79	; 0x4f
    b37c:	addcs	r4, ip, #40, 30	; 0xa0
    b380:	ldmdapl	ip, {r1, r2, r9, sl, lr}^
    b384:	tstcs	r0, pc, ror r4
    b388:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    b38c:	eorvs	r3, r3, r1, lsl #6
    b390:	stc	7, cr15, [sl, #984]	; 0x3d8
    b394:			; <UNDEFINED> instruction: 0xf7f6a801
    b398:			; <UNDEFINED> instruction: 0x4629edda
    b39c:	andcs	r4, r3, sl, lsr r6
    b3a0:	movwls	r2, #769	; 0x301
    b3a4:			; <UNDEFINED> instruction: 0x93212300
    b3a8:	stc	7, cr15, [lr], #984	; 0x3d8
    b3ac:			; <UNDEFINED> instruction: 0xf107b9d0
    b3b0:	strtmi	r0, [r9], -ip, lsl #5
    b3b4:			; <UNDEFINED> instruction: 0xf7f62002
    b3b8:	strmi	lr, [r2], -r8, lsr #25
    b3bc:	ldmdami	r9, {r3, r5, r8, r9, fp, ip, sp, pc}
    b3c0:	mvnscc	pc, pc, asr #32
    b3c4:			; <UNDEFINED> instruction: 0xf7fb4478
    b3c8:	stmdavs	r3!, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    b3cc:	blcc	5dc2c <fchmod@plt+0x5bba4>
    b3d0:	blmi	423464 <fchmod@plt+0x4213dc>
    b3d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b3d8:	blls	8e5448 <fchmod@plt+0x8e33c0>
    b3dc:	tstle	r2, sl, asr r0
    b3e0:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    b3e4:	ldmdbmi	r1, {r0, r1, r8, sl, sp}
    b3e8:	ldmdami	r1, {r0, r2, r9, sp}
    b3ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b3f0:	ldc	7, cr15, [r2], #-984	; 0xfffffc28
    b3f4:	strtmi	r4, [r8], -r4, lsl #12
    b3f8:	ldcl	7, cr15, [sl], #-984	; 0xfffffc28
    b3fc:			; <UNDEFINED> instruction: 0x46014632
    b400:			; <UNDEFINED> instruction: 0xf7fb4620
    b404:			; <UNDEFINED> instruction: 0xf7f6f9f5
    b408:	strcs	lr, [r2, #-3124]	; 0xfffff3cc
    b40c:	svclt	0x0000e7eb
    b410:	andeq	sl, r1, r0, asr sl
    b414:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b418:	andeq	sl, r1, r6, asr #20
    b41c:	andeq	r0, r0, r4, asr #4
    b420:	mulseq	r5, ip, r4
    b424:			; <UNDEFINED> instruction: 0xfffffeb5
    b428:	andeq	sl, r1, r0, ror #19
    b42c:	andeq	r7, r0, r4, lsr #26
    b430:			; <UNDEFINED> instruction: 0x000073ba
    b434:			; <UNDEFINED> instruction: 0xf7fb2001
    b438:	svclt	0x0000b8a1
    b43c:			; <UNDEFINED> instruction: 0xf7f6b510
    b440:	blmi	406a78 <fchmod@plt+0x4049f0>
    b444:	cfstrdne	mvd4, [r2], {123}	; 0x7b
    b448:	stmdacs	r0, {r0, r1, r3, ip, lr, pc}
    b44c:	stcle	6, cr4, [r6], {4}
    b450:	andcs	r4, r0, #12, 16	; 0xc0000
    b454:	ldmdapl	r8, {r2, r3, r8, fp, lr}
    b458:			; <UNDEFINED> instruction: 0xf7fb4479
    b45c:	strtmi	pc, [r0], -fp, lsr #20
    b460:	stcmi	13, cr11, [sl], {16}
    b464:	stmdbmi	sl, {r0, r2, r9, sp}
    b468:	ldmdbpl	ip, {r1, r3, fp, lr}
    b46c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b470:	movwcc	r6, #6179	; 0x1823
    b474:			; <UNDEFINED> instruction: 0xf7f66023
    b478:			; <UNDEFINED> instruction: 0xf7fbebf0
    b47c:	svclt	0x0000f9b9
    b480:	andeq	sl, r1, r0, ror r9
    b484:	andeq	r0, r0, r8, lsl #4
    b488:			; <UNDEFINED> instruction: 0xfffffebd
    b48c:	andeq	r0, r0, r4, asr #4
    b490:	ldrdeq	r7, [r0], -r8
    b494:	andeq	r7, r0, sl, lsr r3
    b498:	mvnsmi	lr, #737280	; 0xb4000
    b49c:	bmi	155ccfc <fchmod@plt+0x155ac74>
    b4a0:	blmi	15776bc <fchmod@plt+0x1575634>
    b4a4:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    b4a8:	svcmi	0x0054447a
    b4ac:	strmi	r4, [r8], r5, lsl #12
    b4b0:	ldrbtmi	r5, [pc], #-2259	; b4b8 <fchmod@plt+0x9430>
    b4b4:	movwls	r6, #14363	; 0x381b
    b4b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b4bc:			; <UNDEFINED> instruction: 0xf7f6e004
    b4c0:	stmdavs	r3, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    b4c4:	tstle	r7, r4, lsl #22
    b4c8:	strbmi	r2, [r9], -r0, lsl #4
    b4cc:			; <UNDEFINED> instruction: 0xf7f64628
    b4d0:	mcrrne	12, 3, lr, r2, cr4
    b4d4:	rscsle	r4, r2, r4, lsl #12
    b4d8:	cmnle	ip, r5, lsr #5
    b4dc:	stcls	7, cr0, [r2], {115}	; 0x73
    b4e0:	bmi	1200914 <fchmod@plt+0x11fe88c>
    b4e4:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    b4e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b4ec:	subsmi	r9, sl, r3, lsl #22
    b4f0:	strtmi	sp, [r0], -pc, ror #2
    b4f4:	pop	{r0, r2, ip, sp, pc}
    b4f8:			; <UNDEFINED> instruction: 0x07f583f0
    b4fc:	blmi	1080544 <fchmod@plt+0x107e4bc>
    b500:	ldrbeq	pc, [pc, #-20]!	; b4f4 <fchmod@plt+0x946c>	; <UNPREDICTABLE>
    b504:			; <UNDEFINED> instruction: 0xd11058ff
    b508:	strcs	pc, [r7], #-964	; 0xfffffc3c
    b50c:	rscle	r2, r8, r0, lsl #24
    b510:	strbtle	r0, [r6], #1840	; 0x730
    b514:	andcs	r4, r5, #60, 18	; 0xf0000
    b518:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    b51c:	eors	r4, sl, r8, ror r4
    b520:			; <UNDEFINED> instruction: 0xf0144b3b
    b524:	ldmpl	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, sl}^	; <UNPREDICTABLE>
    b528:	stclne	0, cr13, [fp], #-952	; 0xfffffc48
    b52c:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    b530:	vstmdble	r6!, {d2-d1}
    b534:	movweq	pc, #53669	; 0xd1a5	; <UNPREDICTABLE>
    b538:			; <UNDEFINED> instruction: 0xf383fab3
    b53c:	b	4cdab0 <fchmod@plt+0x4cba28>
    b540:	cmple	r4, r6, asr r3
    b544:	svclt	0x00480731
    b548:	strble	r4, [sl], #1580	; 0x62c
    b54c:	eorle	r2, sl, r2, lsl #26
    b550:	andcs	r4, r5, #48, 28	; 0x300
    b554:	ldrbtmi	r4, [lr], #-2352	; 0xfffff6d0
    b558:			; <UNDEFINED> instruction: 0x46304479
    b55c:	bl	1f4953c <fchmod@plt+0x1f474b4>
    b560:	strtmi	r4, [r8], -r3, lsl #12
    b564:			; <UNDEFINED> instruction: 0xf7f6461d
    b568:	strteq	lr, [r2], -r4, asr #23
    b56c:	strtle	r9, [r6], #-1
    b570:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    b574:	strbmi	r9, [r1], -r1, lsl #20
    b578:			; <UNDEFINED> instruction: 0xf04f4628
    b57c:			; <UNDEFINED> instruction: 0x47b834ff
    b580:	ldreq	lr, [r3, -pc, lsr #15]!
    b584:			; <UNDEFINED> instruction: 0xf04fbf48
    b588:	strtle	r3, [sl], #1279	; 0x4ff
    b58c:	andcs	r4, r5, #36, 18	; 0x90000
    b590:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    b594:			; <UNDEFINED> instruction: 0xf7f64478
    b598:	strtmi	lr, [r2], -r0, ror #22
    b59c:			; <UNDEFINED> instruction: 0xf04f4641
    b5a0:			; <UNDEFINED> instruction: 0x47b834ff
    b5a4:	stmdbmi	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    b5a8:	stmdami	r0!, {r0, r2, r9, sp}
    b5ac:	ldrbtcc	pc, [pc], #79	; b5b4 <fchmod@plt+0x952c>	; <UNPREDICTABLE>
    b5b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b5b4:	bl	1449594 <fchmod@plt+0x144750c>
    b5b8:	ldrmi	r4, [r8, r1, asr #12]!
    b5bc:	ldmdbmi	ip, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    b5c0:	andcs	r4, r5, #48, 12	; 0x3000000
    b5c4:			; <UNDEFINED> instruction: 0xf7f64479
    b5c8:	strmi	lr, [r3], -r8, asr #22
    b5cc:	strcs	lr, [r0], #-2002	; 0xfffff82e
    b5d0:			; <UNDEFINED> instruction: 0xf7f6e787
    b5d4:	blmi	606314 <fchmod@plt+0x60428c>
    b5d8:	ldmdbmi	r7, {r0, r2, r9, sp}
    b5dc:	ldmpl	ip!, {r0, r1, r2, r4, fp, lr}^
    b5e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b5e4:	movwcc	r6, #6179	; 0x1823
    b5e8:			; <UNDEFINED> instruction: 0xf7f66023
    b5ec:			; <UNDEFINED> instruction: 0x4641eb36
    b5f0:			; <UNDEFINED> instruction: 0xf8fef7fb
    b5f4:	andeq	sl, r1, ip, lsl #18
    b5f8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b5fc:	andeq	sl, r1, r2, lsl #18
    b600:	andeq	sl, r1, lr, asr #17
    b604:	andeq	r0, r0, r8, lsl r2
    b608:	andeq	r7, r0, r6, asr ip
    b60c:	andeq	r7, r0, ip, lsl #5
    b610:	andeq	r0, r0, r0, ror #3
    b614:	andeq	r7, r0, r2, asr r2
    b618:	andeq	r7, r0, r4, ror #24
    b61c:	ldrdeq	r4, [r0], -sl
    b620:	andeq	r7, r0, r6, ror #24
    b624:	andeq	r7, r0, r4, lsl r2
    b628:	andeq	r7, r0, ip, ror #23
    b62c:	strdeq	r7, [r0], -r6
    b630:	andeq	r7, r0, r4, lsr #24
    b634:	andeq	r0, r0, r4, asr #4
    b638:	andeq	r7, r0, r0, ror fp
    b63c:	andeq	r7, r0, r6, asr #3
    b640:	svclt	0x00004770
    b644:	svclt	0x00004770
    b648:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    b64c:	andsvs	r6, sl, sl, asr r8
    b650:	svclt	0x00004770
    b654:	andseq	lr, r5, lr, ror #5
    b658:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    b65c:	ldmvs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
    b660:	svclt	0x00004718
    b664:			; <UNDEFINED> instruction: 0x0015e2de
    b668:			; <UNDEFINED> instruction: 0x47703014
    b66c:	ldrbmi	r6, [r0, -r0, asr #16]!
    b670:	ldrdcs	pc, [r0], #128	; 0x80
    b674:	addlt	fp, r3, r0, lsr r5
    b678:			; <UNDEFINED> instruction: 0xf8d0bb82
    b67c:			; <UNDEFINED> instruction: 0xf8c040bc
    b680:	ldrhlt	r2, [r4, #-12]!
    b684:	cmplt	sp, r5, lsr #16
    b688:	andcc	lr, r3, #212, 18	; 0x350000
    b68c:	sbcsvs	fp, r3, sl, ror #3
    b690:	ldrsbtne	pc, [r4], r5	; <UNPREDICTABLE>
    b694:	teqlt	r3, r3, ror #17
    b698:	cmplt	r1, sl, lsl r1
    b69c:	stccs	8, cr6, [r0], {164}	; 0xa4
    b6a0:	strdlt	sp, [r3], -r0
    b6a4:			; <UNDEFINED> instruction: 0xf8c5bd30
    b6a8:	stmdbcs	r0, {r3, r4, r5, r7, sp}
    b6ac:	stmdbvs	fp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b6b0:	mvnsle	r2, r5, lsl #22
    b6b4:	ldrdcc	pc, [r0], #133	; 0x85
    b6b8:	tstcs	r6, fp, asr r1
    b6bc:			; <UNDEFINED> instruction: 0xf7fe4628
    b6c0:			; <UNDEFINED> instruction: 0x4628fd35
    b6c4:			; <UNDEFINED> instruction: 0xfffaf7f8
    b6c8:	ldrmi	lr, [r9], -r8, ror #15
    b6cc:	adcscc	pc, r4, r5, asr #17
    b6d0:	smlattcs	r7, r1, r7, lr
    b6d4:			; <UNDEFINED> instruction: 0xf7fe4628
    b6d8:	ldrb	pc, [r2, r9, lsr #26]!	; <UNPREDICTABLE>
    b6dc:			; <UNDEFINED> instruction: 0xf7ff2103
    b6e0:	blmi	189de4 <fchmod@plt+0x187d5c>
    b6e4:	cmncs	fp, r5, lsl #20
    b6e8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b6ec:	stmdami	r4, {ip, pc}
    b6f0:			; <UNDEFINED> instruction: 0xf7fa4478
    b6f4:	svclt	0x0000ff97
    b6f8:	andeq	r7, r0, r0, asr #22
    b6fc:	andeq	r8, r0, sl, lsr #32
    b700:	andeq	r7, r0, r8, asr fp
    b704:	svclt	0x00142900
    b708:	tstcs	r0, r2, lsl #2
    b70c:	mrclt	7, 5, APSR_nzcv, cr6, cr11, {7}
    b710:	strmi	r4, [lr], -r5, lsl #12
    b714:	stmdbmi	sl, {r0, r3, fp, lr}
    b718:	ldrbtmi	fp, [r9], #-1408	; 0xfffffa80
    b71c:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
    b720:			; <UNDEFINED> instruction: 0xf7f62205
    b724:			; <UNDEFINED> instruction: 0x4639ea9a
    b728:	strmi	r2, [r4], -r1, lsl #4
    b72c:			; <UNDEFINED> instruction: 0xf7ff4630
    b730:			; <UNDEFINED> instruction: 0x4629f975
    b734:	strtmi	r4, [r0], -r2, lsl #12
    b738:			; <UNDEFINED> instruction: 0xf83cf7fb
    b73c:	andeq	r7, r0, sl, lsl #1
    b740:	andeq	r7, r0, sl, asr #22
    b744:	stmdavc	r3, {r4, r8, sl, ip, sp, pc}
    b748:	andle	r2, r9, sp, lsr #22
    b74c:			; <UNDEFINED> instruction: 0xf0032100
    b750:	blmi	1caf04 <fchmod@plt+0x1c8e7c>
    b754:			; <UNDEFINED> instruction: 0x4010e8bd
    b758:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b75c:			; <UNDEFINED> instruction: 0x4718685b
    b760:	blcs	29874 <fchmod@plt+0x277ec>
    b764:			; <UNDEFINED> instruction: 0x4618d1f2
    b768:	svclt	0x0000e7f3
    b76c:	andseq	lr, r5, r0, ror #3
    b770:	ldrbmi	lr, [r0, sp, lsr #18]!
    b774:	vstrmi	d18, [r4, #-0]
    b778:	addlt	r4, r2, lr, lsl #12
    b77c:	smlabtcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    b780:	svclt	0x00d8447d
    b784:	ldrmi	r2, [r0], r1, lsl #2
    b788:	stmiavs	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    b78c:	strmi	r4, [r0, r1, lsl #13]!
    b790:	suble	r2, r7, r0, lsl #16
    b794:	strmi	r6, [r2], fp, ror #17
    b798:	stmdavs	r4, {r3, r4, r7, r8, r9, sl, lr}
    b79c:	stmdblt	r4!, {r0, r9, sl, lr}
    b7a0:			; <UNDEFINED> instruction: 0xf104e01d
    b7a4:	stmdbvs	r4!, {r4, r8}
    b7a8:	stmdavs	r5!, {r2, r3, r6, r7, r8, ip, sp, pc}
    b7ac:	ldrhle	r4, [r8, #37]!	; 0x25
    b7b0:	svccs	0x00019b0a
    b7b4:	mrrcle	0, 14, r6, r4, cr3
    b7b8:	stmdbvs	r3!, {r1, r2, r3, ip, lr, pc}
    b7bc:	ldmib	r4, {r0, r1, r3, sp, lr}^
    b7c0:	blcs	143dc <fchmod@plt+0x12354>
    b7c4:	cmpvs	sl, r3, asr #32
    b7c8:	bcs	25d58 <fchmod@plt+0x23cd0>
    b7cc:	orrsvs	sp, r3, r3, asr #32
    b7d0:	andcs	r4, r1, #47104	; 0xb800
    b7d4:	andsvs	r4, sl, fp, ror r4
    b7d8:	pop	{r1, ip, sp, pc}
    b7dc:	svccs	0x000087f0
    b7e0:			; <UNDEFINED> instruction: 0x201cdbfa
    b7e4:			; <UNDEFINED> instruction: 0xf7fc4d2a
    b7e8:	blls	2ca124 <fchmod@plt+0x2c809c>
    b7ec:			; <UNDEFINED> instruction: 0x4604447d
    b7f0:	rscvs	r4, r3, r0, asr r6
    b7f4:	stmdavs	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    b7f8:			; <UNDEFINED> instruction: 0xf8c468eb
    b7fc:	ldrmi	sl, [r8, r8]
    b800:	stmdavs	r2, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    b804:			; <UNDEFINED> instruction: 0x61224650
    b808:	bmi	89d670 <fchmod@plt+0x89b5e8>
    b80c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    b810:	cmnvs	r3, r4
    b814:			; <UNDEFINED> instruction: 0x61a36913
    b818:	cmpvs	ip, fp, lsl #6
    b81c:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    b820:	bfi	r6, ip, #2, #20
    b824:	blle	ff5d742c <fchmod@plt+0xff5d53a4>
    b828:	andcs	r4, r3, #68157440	; 0x4100000
    b82c:			; <UNDEFINED> instruction: 0xf7ff4630
    b830:	blmi	6c9c0c <fchmod@plt+0x6c7b84>
    b834:	orrsne	pc, r5, r0, asr #4
    b838:			; <UNDEFINED> instruction: 0xf103447b
    b83c:	blmi	60c094 <fchmod@plt+0x60a00c>
    b840:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b844:	ldmdami	r7, {ip, pc}
    b848:			; <UNDEFINED> instruction: 0xf7fa4478
    b84c:	ldmdbmi	r6, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b850:	sbcvs	r4, sl, r9, ror r4
    b854:	bmi	585740 <fchmod@plt+0x5836b8>
    b858:	tstvs	r3, sl, ror r4
    b85c:	ldrhvs	lr, [r4], #120	; 0x78
    b860:	ldmdbmi	r3, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b864:	ldmdami	r3, {r0, r2, r9, sp}
    b868:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b86c:	ldmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b870:	andcs	r4, r1, #68157440	; 0x4100000
    b874:	ldrtmi	r4, [r0], -r4, lsl #12
    b878:			; <UNDEFINED> instruction: 0xf8d0f7ff
    b87c:	strmi	r4, [r2], -r9, asr #12
    b880:			; <UNDEFINED> instruction: 0xf7fa4620
    b884:	svclt	0x0000ff97
    b888:	strdeq	sl, [r1], -ip
    b88c:	andeq	sl, r1, r4, lsr #17
    b890:	muleq	r1, r0, r8
    b894:	andseq	lr, r5, sl, lsr #2
    b898:	andseq	lr, r5, sl, lsl r1
    b89c:	ldrdeq	r7, [r0], -ip
    b8a0:	andeq	r7, r0, r4, lsl #21
    b8a4:	andeq	r7, r0, r0, lsl #20
    b8a8:	andseq	lr, r5, r8, ror #1
    b8ac:	andseq	lr, r5, r0, ror #1
    b8b0:	muleq	r0, r4, sl
    b8b4:	andeq	r6, r0, lr, lsr pc
    b8b8:	cfstr32mi	mvfx11, [r4], {16}
    b8bc:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    b8c0:			; <UNDEFINED> instruction: 0xf7f6b118
    b8c4:	movwcs	lr, #2854	; 0xb26
    b8c8:	ldflts	f6, [r0, #-396]	; 0xfffffe74
    b8cc:	andseq	lr, r5, ip, ror r0
    b8d0:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    b8d4:	stmdale	r0, {r2, r8, r9, fp, sp}
    b8d8:			; <UNDEFINED> instruction: 0x460dbd38
    b8dc:			; <UNDEFINED> instruction: 0x46044611
    b8e0:	ldc2l	0, cr15, [r0, #12]!
    b8e4:	blmi	479fec <fchmod@plt+0x477f64>
    b8e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b8ec:	strtmi	fp, [r0], -fp, lsl #2
    b8f0:	stccs	7, cr4, [r0, #-608]	; 0xfffffda0
    b8f4:	stmdbvs	r3!, {r4, r5, r6, r7, ip, lr, pc}
    b8f8:	stmible	sp!, {r0, r8, r9, fp, sp}^
    b8fc:	strtmi	r4, [r9], -r0, lsr #12
    b900:	ldc2l	0, cr15, [r4, #12]!
    b904:	rscle	r2, r7, r0, lsl #16
    b908:	blcs	165dbc <fchmod@plt+0x163d34>
    b90c:	strtmi	sp, [r8], -r8, lsl #16
    b910:	ldrhtmi	lr, [r8], -sp
    b914:	svclt	0x00fef7f8
    b918:			; <UNDEFINED> instruction: 0xf7f84620
    b91c:			; <UNDEFINED> instruction: 0xe7e2fffb
    b920:	strtmi	r2, [r8], -r5, lsl #2
    b924:	stc2	7, cr15, [r2], {254}	; 0xfe
    b928:	svclt	0x0000e7f1
    b92c:	muleq	r1, r4, r7
    b930:			; <UNDEFINED> instruction: 0x4604b510
    b934:	blcs	be9948 <fchmod@plt+0xbe78c0>
    b938:	stmdavc	r3!, {r0, r1, r2, r3, r8, ip, lr, pc}^
    b93c:	stfnes	f2, [r0], #188	; 0xbc
    b940:	svclt	0x0018428b
    b944:	andsle	r2, r0, r0, lsl #22
    b948:	b	1bc9928 <fchmod@plt+0x1bc78a0>
    b94c:	stmdacs	r0, {r2, r9, sl, lr}
    b950:	stmdami	r9, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    b954:	andscc	r4, r0, r8, ror r4
    b958:			; <UNDEFINED> instruction: 0xf7febd10
    b95c:	stmdblt	r0!, {r0, r2, r6, fp, ip, sp, lr, pc}
    b960:	cmpcs	pc, r0, lsr #12
    b964:	b	1849944 <fchmod@plt+0x18478bc>
    b968:	stmdami	r4, {r4, r8, ip, sp, pc}
    b96c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    b970:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    b974:	ldclt	0, cr3, [r0, #-128]	; 0xffffff80
    b978:	andeq	r9, r1, r0, lsl #27
    b97c:	andeq	r9, r1, r8, ror #26
    b980:	andeq	r9, r1, r2, ror #26
    b984:			; <UNDEFINED> instruction: 0x4605b570
    b988:			; <UNDEFINED> instruction: 0xffd2f7ff
    b98c:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    b990:	strtmi	r4, [r8], -r3, lsl #12
    b994:			; <UNDEFINED> instruction: 0xf7fc60a3
    b998:	stmiavs	r3!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    b99c:	rsbvs	r6, r0, fp, lsl r8
    b9a0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b9a4:	svclt	0x00004718
    b9a8:	andseq	sp, r5, sl, lsr #31
    b9ac:	svclt	0x0000e7ea
    b9b0:	strdlt	fp, [r5], r0
    b9b4:	ldrmi	r4, [pc], -ip, lsl #12
    b9b8:	strmi	r9, [r5], -r3, lsl #4
    b9bc:			; <UNDEFINED> instruction: 0xf7ff9e0a
    b9c0:	ldmdbmi	r1, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b9c4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    b9c8:	blcs	259fc <fchmod@plt+0x23974>
    b9cc:	strls	sp, [sl], -r9, lsl #22
    b9d0:	stmiavs	r6, {r0, r1, r3, r4, r5, r9, sl, lr}^
    b9d4:	strtmi	r4, [r8], -r1, lsr #12
    b9d8:			; <UNDEFINED> instruction: 0xb00546b4
    b9dc:	ldrhtmi	lr, [r0], #141	; 0x8d
    b9e0:	ldrmi	r4, [r1], -r0, ror #14
    b9e4:	andcs	r4, r3, #32, 12	; 0x2000000
    b9e8:			; <UNDEFINED> instruction: 0xf818f7ff
    b9ec:	vqdmulh.s<illegal width 8>	d20, d0, d7
    b9f0:	ldrbtmi	r2, [fp], #-379	; 0xfffffe85
    b9f4:	eorseq	pc, r0, #-1073741824	; 0xc0000000
    b9f8:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    b9fc:	stmdami	r5, {ip, pc}
    ba00:			; <UNDEFINED> instruction: 0xf7fa4478
    ba04:	svclt	0x0000fe0f
    ba08:			; <UNDEFINED> instruction: 0x0001a6b2
    ba0c:	andeq	r7, r0, r2, lsr #26
    ba10:	andeq	r7, r0, lr, asr #18
    ba14:	andeq	r7, r0, r8, asr #16
    ba18:			; <UNDEFINED> instruction: 0x4606b570
    ba1c:	addlt	r4, r2, r0, lsr #24
    ba20:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    ba24:			; <UNDEFINED> instruction: 0xf7f6b118
    ba28:	movwcs	lr, #2676	; 0xa74
    ba2c:	ldfmis	f6, [sp, #-396]	; 0xfffffe74
    ba30:			; <UNDEFINED> instruction: 0xf105447d
    ba34:			; <UNDEFINED> instruction: 0x46200418
    ba38:			; <UNDEFINED> instruction: 0xf92ef001
    ba3c:	strmi	r6, [r8], -r9, ror #20
    ba40:			; <UNDEFINED> instruction: 0xf7f69101
    ba44:	stmdbls	r1, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    ba48:	strtmi	r4, [r0], -r2, lsl #12
    ba4c:			; <UNDEFINED> instruction: 0xf9f0f001
    ba50:	strtmi	r2, [r0], -pc, lsr #2
    ba54:			; <UNDEFINED> instruction: 0xf948f001
    ba58:			; <UNDEFINED> instruction: 0xf7f64630
    ba5c:	ldrtmi	lr, [r1], -r0, ror #19
    ba60:	strtmi	r4, [r0], -r2, lsl #12
    ba64:			; <UNDEFINED> instruction: 0xf9e4f001
    ba68:			; <UNDEFINED> instruction: 0xf0014620
    ba6c:	stmdbmi	lr, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    ba70:	ldrbtmi	r6, [r9], #-2600	; 0xfffff5d8
    ba74:	b	fe549a54 <fchmod@plt+0xfe5479cc>
    ba78:	tstlt	r8, r8, ror #2
    ba7c:	ldcllt	0, cr11, [r0, #-8]!
    ba80:	stmib	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba84:	blcs	a5a98 <fchmod@plt+0xa3a10>
    ba88:	stmdbmi	r8, {r3, r4, r5, r6, r7, ip, lr, pc}
    ba8c:	stmdami	r8, {r0, r2, r9, sp}
    ba90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ba94:	stmia	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba98:			; <UNDEFINED> instruction: 0xf7fa6a29
    ba9c:	svclt	0x0000fea9
    baa0:	andseq	sp, r5, r8, lsl pc
    baa4:	andseq	sp, r5, r8, lsl #30
    baa8:	muleq	r0, lr, r1
    baac:	andeq	r7, r0, r8, ror #17
    bab0:	andeq	r6, r0, r6, lsl sp
    bab4:	svcmi	0x00f0e92d
    bab8:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    babc:	bmi	149d504 <fchmod@plt+0x149b47c>
    bac0:	strmi	r9, [pc], -r5, lsl #6
    bac4:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
    bac8:	ldmpl	r3, {r0, r4, r6, r9, sl, fp, lr}^
    bacc:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    bad0:	ldrcc	pc, [ip], #-2253	; 0xfffff733
    bad4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bad8:			; <UNDEFINED> instruction: 0xff9ef7ff
    badc:	bvs	c13ee4 <fchmod@plt+0xc11e5c>
    bae0:	stc2	7, cr15, [r4, #988]!	; 0x3dc
    bae4:			; <UNDEFINED> instruction: 0xf7f74605
    bae8:	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    baec:	rsble	r2, r1, r0, lsl #20
    baf0:	ldrdlt	pc, [r0, -pc]!	; <UNPREDICTABLE>
    baf4:			; <UNDEFINED> instruction: 0xf8df2301
    baf8:	stfged	f1, [r7], {32}
    bafc:	movwls	r4, #17659	; 0x44fb
    bb00:	strd	r4, [sl], -r9
    bb04:	ldrbmi	r4, [sl], -r3, lsr #12
    bb08:	smlattcs	r1, r8, r8, r6
    bb0c:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bb10:			; <UNDEFINED> instruction: 0x2014f8d9
    bb14:	movwls	r2, #17152	; 0x4300
    bb18:	bvs	cf8848 <fchmod@plt+0xcf67c0>
    bb1c:	orrvs	pc, r0, pc, asr #8
    bb20:			; <UNDEFINED> instruction: 0xf0014620
    bb24:	stmdacs	r0, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
    bb28:	andcs	sp, r1, #33792	; 0x8400
    bb2c:	ldrtmi	r4, [r8], -r1, asr #12
    bb30:			; <UNDEFINED> instruction: 0xff74f7fe
    bb34:			; <UNDEFINED> instruction: 0xf7f69003
    bb38:	stmdbls	r3, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    bb3c:	strtmi	r4, [r0], -r2, lsl #13
    bb40:			; <UNDEFINED> instruction: 0xf7f64652
    bb44:			; <UNDEFINED> instruction: 0xf5baea74
    bb48:	svclt	0x002c6f80
    bb4c:	movwcs	r2, #4864	; 0x1300
    bb50:	svclt	0x00182800
    bb54:	blcs	1475c <fchmod@plt+0x126d4>
    bb58:			; <UNDEFINED> instruction: 0xf814d0d4
    bb5c:	blcs	bd7b8c <fchmod@plt+0xbd5b04>
    bb60:	blcs	3b7c8 <fchmod@plt+0x39740>
    bb64:			; <UNDEFINED> instruction: 0xf8d9d1ce
    bb68:	bcs	13bc0 <fchmod@plt+0x11b38>
    bb6c:	blls	1802c8 <fchmod@plt+0x17e240>
    bb70:			; <UNDEFINED> instruction: 0xdc292b00
    bb74:	bllt	f278c <fchmod@plt+0xf0704>
    bb78:			; <UNDEFINED> instruction: 0xf7f74628
    bb7c:	strtmi	pc, [r8], -r5, lsr #27
    bb80:	ldc2l	7, cr15, [lr, #988]	; 0x3dc
    bb84:			; <UNDEFINED> instruction: 0xf7f74628
    bb88:			; <UNDEFINED> instruction: 0x4628fe1f
    bb8c:	mrc2	7, 3, pc, cr4, cr7, {7}
    bb90:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    bb94:			; <UNDEFINED> instruction: 0xf7f96a58
    bb98:	bmi	88a76c <fchmod@plt+0x8886e4>
    bb9c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    bba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bba4:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    bba8:	qsuble	r4, sl, fp
    bbac:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    bbb0:	svchi	0x00f0e8bd
    bbb4:	blcs	327d0 <fchmod@plt+0x30748>
    bbb8:	strtmi	sp, [r8], -r6, lsl #24
    bbbc:	stc2l	7, cr15, [r0, #988]	; 0x3dc
    bbc0:			; <UNDEFINED> instruction: 0xf7f74628
    bbc4:	ubfx	pc, r5, #27, #1
    bbc8:	strbmi	r2, [r1], -r1, lsl #4
    bbcc:	stmiavs	ip!, {r3, r4, r5, r9, sl, lr}^
    bbd0:			; <UNDEFINED> instruction: 0xff24f7fe
    bbd4:	strbcs	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    bbd8:	strmi	r2, [r3], -r1, lsl #20
    bbdc:	bmi	47fc20 <fchmod@plt+0x47db98>
    bbe0:	andls	r4, r0, #2046820352	; 0x7a000000
    bbe4:	bmi	413ff0 <fchmod@plt+0x411f68>
    bbe8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    bbec:	ldmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbf0:			; <UNDEFINED> instruction: 0xf7f74628
    bbf4:	strtmi	pc, [r8], -r9, ror #26
    bbf8:	stc2	7, cr15, [r2, #988]!	; 0x3dc
    bbfc:	bmi	305b0c <fchmod@plt+0x303a84>
    bc00:			; <UNDEFINED> instruction: 0xe7ee447a
    bc04:	ldmda	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc08:	andeq	sl, r1, lr, ror #5
    bc0c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bc10:	andseq	sp, r5, ip, ror #28
    bc14:	strdeq	r5, [r0], -r8
    bc18:	andseq	sp, r5, r8, lsr lr
    bc1c:	andseq	sp, r5, r6, lsr #27
    bc20:	andeq	sl, r1, r6, lsl r2
    bc24:	andeq	r3, r0, ip, ror #28
    bc28:	andeq	r7, r0, lr, asr #15
    bc2c:	andeq	r7, r0, ip, lsr #15
    bc30:	cfstr32mi	mvfx11, [r4], {16}
    bc34:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    bc38:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    bc3c:	adcvs	r6, r3, #6488064	; 0x630000
    bc40:	svclt	0x0000bd10
    bc44:	andseq	sp, r5, r4, lsl #26
    bc48:	blmi	e1e52c <fchmod@plt+0xe1c4a4>
    bc4c:	push	{r1, r3, r4, r5, r6, sl, lr}
    bc50:			; <UNDEFINED> instruction: 0xf2ad4ff0
    bc54:	ldmpl	r3, {r2, r4, r8, sl, fp, lr}^
    bc58:	cdpmi	13, 3, cr10, cr5, cr3, {0}
    bc5c:			; <UNDEFINED> instruction: 0xf8df4682
    bc60:	ldmdavs	fp, {r2, r4, r6, r7, ip, pc}
    bc64:	strcc	pc, [ip], #-2253	; 0xfffff733
    bc68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc6c:	ldrdhi	pc, [r8], #143	; 0x8f
    bc70:	ldrbtmi	r4, [r9], #1150	; 0x47e
    bc74:	bvs	cdd05c <fchmod@plt+0xcdafd4>
    bc78:	orrvs	pc, r0, pc, asr #8
    bc7c:			; <UNDEFINED> instruction: 0x46286972
    bc80:			; <UNDEFINED> instruction: 0xff7cf000
    bc84:	blle	1015c8c <fchmod@plt+0x1013c04>
    bc88:	strtmi	r2, [r8], -pc, lsr #2
    bc8c:	stmia	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc90:			; <UNDEFINED> instruction: 0xb3204604
    bc94:	strbmi	r4, [r8], -r1, lsl #12
    bc98:	svc	0x0054f7f5
    bc9c:	stmdblt	r8, {r8, r9, sl, sp}
    bca0:	eorvc	r2, r0, r1, lsl #14
    bca4:	strbmi	r4, [r0], -r1, lsr #12
    bca8:	svc	0x004cf7f5
    bcac:	strbtmi	fp, [fp], r8, ror #18
    bcb0:	ldrbmi	r7, [r9], -r0, lsr #32
    bcb4:			; <UNDEFINED> instruction: 0xf0034628
    bcb8:			; <UNDEFINED> instruction: 0xb1b8fb37
    bcbc:	blmi	7dd608 <fchmod@plt+0x7db580>
    bcc0:	bvs	fe69ceb4 <fchmod@plt+0xfe69ae2c>
    bcc4:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    bcc8:	usatmi	lr, #11, r5, asr #15
    bccc:	ldrbmi	r4, [r9], -r8, lsr #12
    bcd0:	blx	ac7ce6 <fchmod@plt+0xac5c5e>
    bcd4:	tstcs	r0, r0, asr r1
    bcd8:	mvnsle	r2, r0, lsl #30
    bcdc:	strbtmi	lr, [fp], lr, ror #15
    bce0:	ldrbmi	r4, [r9], -r8, lsr #12
    bce4:	blx	847cfa <fchmod@plt+0x845c72>
    bce8:	mvnle	r2, r0, lsl #16
    bcec:	andcs	r4, r5, #20, 18	; 0x50000
    bcf0:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    bcf4:			; <UNDEFINED> instruction: 0xf7f54478
    bcf8:	ldmdbmi	r3, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    bcfc:	ldrdcc	pc, [r8], -fp
    bd00:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    bd04:			; <UNDEFINED> instruction: 0xf7fa6a09
    bd08:	bmi	44b264 <fchmod@plt+0x4491dc>
    bd0c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    bd10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bd14:	strcc	pc, [ip], #-2269	; 0xfffff723
    bd18:	qaddle	r4, sl, r3
    bd1c:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    bd20:	svchi	0x00f0e8bd
    bd24:	svc	0x00a4f7f5
    bd28:	andeq	sl, r1, r8, ror #2
    bd2c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bd30:	andseq	sp, r5, r8, asr #25
    bd34:	andeq	r7, r0, sl, lsr r7
    bd38:	andeq	r7, r0, r0, lsr #15
    bd3c:	andseq	sp, r5, r8, ror ip
    bd40:	andeq	r7, r0, lr, asr #13
    bd44:			; <UNDEFINED> instruction: 0x00006ab4
    bd48:	andseq	sp, r5, r6, lsr ip
    bd4c:	andeq	sl, r1, r6, lsr #1
    bd50:			; <UNDEFINED> instruction: 0x4604b538
    bd54:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
    bd58:	cmplt	r0, r8, ror #18
    bd5c:	ldrmi	r2, [r1], -r0, lsl #4
    bd60:	stmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd64:	strtmi	fp, [r0], -r0, lsr #18
    bd68:	ldrhtmi	lr, [r8], -sp
    bd6c:	ldclt	7, cr14, [r8, #-432]!	; 0xfffffe50
    bd70:	andcs	r4, r5, #81920	; 0x14000
    bd74:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    bd78:			; <UNDEFINED> instruction: 0xf7f54478
    bd7c:	bvs	a87b3c <fchmod@plt+0xa85ab4>
    bd80:	ldc2	7, cr15, [r6, #-1000]!	; 0xfffffc18
    bd84:	andseq	sp, r5, r2, ror #23
    bd88:	andeq	r7, r0, r6, lsr #13
    bd8c:	andeq	r6, r0, r0, lsr sl
    bd90:	ldrbmi	lr, [r0, sp, lsr #18]!
    bd94:	ldrmi	r4, [r0], -r0, lsl #13
    bd98:	bls	246514 <fchmod@plt+0x24448c>
    bd9c:			; <UNDEFINED> instruction: 0x460d4614
    bda0:			; <UNDEFINED> instruction: 0xf003461f
    bda4:	ldmdblt	r0, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    bda8:			; <UNDEFINED> instruction: 0x4653b13d
    bdac:	ldrtmi	r4, [r9], -sl, asr #12
    bdb0:	strtmi	r4, [ip], r0, lsr #12
    bdb4:			; <UNDEFINED> instruction: 0x47f0e8bd
    bdb8:	pop	{r5, r6, r8, r9, sl, lr}
    bdbc:			; <UNDEFINED> instruction: 0x460687f0
    bdc0:	stmdami	r6, {r0, r2, r8, fp, lr}
    bdc4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    bdc8:			; <UNDEFINED> instruction: 0xf7f54478
    bdcc:	ldrtmi	lr, [r3], -r6, asr #30
    bdd0:	strbmi	r4, [r1], -r2, lsr #12
    bdd4:	stc2l	7, cr15, [lr], #1000	; 0x3e8
    bdd8:	andeq	r7, r0, r6, lsl #13
    bddc:	andeq	r6, r0, r0, ror #19
    bde0:	push	{r0, r4, r6, r9, fp, lr}
    bde4:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    bde8:	ldrdls	pc, [r0, #-143]	; 0xffffff71
    bdec:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    bdf0:	ldmdbmi	r0, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    bdf4:	cfldrdmi	mvd4, [r0], {249}	; 0xf9
    bdf8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    bdfc:	ldrdeq	pc, [ip], -r9	; <UNPREDICTABLE>
    be00:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    be04:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    be08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be0c:	stmia	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be10:	subsle	r2, pc, r0, lsl #16
    be14:	stmdami	r9, {r7, r9, sl, lr}^
    be18:	ldrdlt	pc, [r4, -pc]!	; <UNPREDICTABLE>
    be1c:			; <UNDEFINED> instruction: 0xf8df4643
    be20:	andcs	sl, r1, #36, 2
    be24:			; <UNDEFINED> instruction: 0xf04f5820
    be28:			; <UNDEFINED> instruction: 0xf7fa31ff
    be2c:	svcge	0x0005fe43
    be30:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    be34:			; <UNDEFINED> instruction: 0x4601e01c
    be38:			; <UNDEFINED> instruction: 0xf7f54658
    be3c:	stmdblt	r8, {r2, r7, r9, sl, fp, sp, lr, pc}
    be40:	eorvc	r2, r8, r1, lsl #12
    be44:	ldrbmi	r4, [r0], -r9, lsr #12
    be48:	mrc	7, 3, APSR_nzcv, cr12, cr5, {7}
    be4c:	strmi	fp, [r6], -r8, lsl #18
    be50:	stcge	0, cr7, [r2, #-160]	; 0xffffff60
    be54:	strtmi	r4, [r9], -r0, lsr #12
    be58:	blx	19c7e6c <fchmod@plt+0x19c5de4>
    be5c:	stmdacs	r0, {r0, r9, sl, lr}
    be60:			; <UNDEFINED> instruction: 0xf100d054
    be64:	movwcs	r0, #8748	; 0x222c
    be68:			; <UNDEFINED> instruction: 0x96004638
    be6c:	stc2	7, cr15, [r0], {255}	; 0xff
    be70:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
    be74:	vst1.16	{d20-d22}, [pc], r2
    be78:	ldrtmi	r6, [r8], -r0, lsl #3
    be7c:	cdp2	0, 7, cr15, cr14, cr0, {0}
    be80:	blle	4d5e88 <fchmod@plt+0x4d3e00>
    be84:	ldrtmi	r2, [r8], -r0, lsr #2
    be88:	svc	0x00cef7f5
    be8c:	ldmdavc	r9!, {r4, r7, r8, r9, ip, sp, pc}
    be90:			; <UNDEFINED> instruction: 0xd12f292f
    be94:	strcs	r4, [r0], -r4, lsl #12
    be98:	blvs	89eb0 <fchmod@plt+0x87e28>
    be9c:			; <UNDEFINED> instruction: 0xf7f54620
    bea0:	strmi	lr, [r5], -r4, asr #31
    bea4:	bicle	r2, r6, r0, lsl #16
    bea8:	ldrb	r4, [r2, r6, lsl #12]
    beac:			; <UNDEFINED> instruction: 0xf7fa2001
    beb0:	blmi	98ac4c <fchmod@plt+0x988bc4>
    beb4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    beb8:	bmi	923f28 <fchmod@plt+0x921ea0>
    bebc:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    bec0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bec4:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    bec8:	qsuble	r4, sl, fp
    becc:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    bed0:	svchi	0x00f0e8bd
    bed4:	svc	0x00c0f7f5
    bed8:	blcs	a5eec <fchmod@plt+0xa3e64>
    bedc:	ldmdbmi	ip, {r0, r3, r5, r6, r7, ip, lr, pc}
    bee0:	ldmdami	ip, {r0, r2, r9, sp}
    bee4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bee8:	mrc	7, 5, APSR_nzcv, cr6, cr5, {7}
    beec:	ldrdne	pc, [ip], -r9	; <UNPREDICTABLE>
    bef0:	ldc2l	7, cr15, [lr], #-1000	; 0xfffffc18
    bef4:	andcs	r4, r5, #24, 18	; 0x60000
    bef8:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    befc:			; <UNDEFINED> instruction: 0xf7f54478
    bf00:	blmi	6079b8 <fchmod@plt+0x605930>
    bf04:	bvs	ff65d0f8 <fchmod@plt+0xff65b070>
    bf08:	mrrc2	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    bf0c:	andcs	r4, r5, #344064	; 0x54000
    bf10:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    bf14:			; <UNDEFINED> instruction: 0xf7f54478
    bf18:	stmiavs	fp!, {r5, r7, r9, sl, fp, sp, lr, pc}
    bf1c:			; <UNDEFINED> instruction: 0x4621463a
    bf20:	mcrr2	7, 15, pc, r8, cr10	; <UNPREDICTABLE>
    bf24:	mcr	7, 5, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    bf28:	andeq	r9, r1, lr, asr #31
    bf2c:	andseq	sp, r5, r4, asr #22
    bf30:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bf34:	andeq	r6, r0, r6, lsl lr
    bf38:			; <UNDEFINED> instruction: 0x00019fb4
    bf3c:	andeq	r0, r0, r0, lsr #4
    bf40:	andeq	r7, r0, ip, ror r5
    bf44:	andeq	r7, r0, r2, ror #11
    bf48:	andeq	sl, r1, r2, asr #3
    bf4c:	strdeq	r9, [r1], -r6
    bf50:	andeq	r7, r0, r4, asr #11
    bf54:	andeq	r6, r0, r2, asr #17
    bf58:	ldrdeq	r7, [r0], -sl
    bf5c:	andeq	r6, r0, ip, lsr #17
    bf60:	andseq	sp, r5, r4, lsr sl
    bf64:	andeq	r7, r0, lr, ror #11
    bf68:	muleq	r0, r4, r8
    bf6c:	svclt	0x00004770
    bf70:	svclt	0x00004770
    bf74:	stmdale	r0, {r1, fp, sp}
    bf78:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    bf7c:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    bf80:	blx	ffbc7f94 <fchmod@plt+0xffbc5f0c>
    bf84:			; <UNDEFINED> instruction: 0x4008e8bd
    bf88:	bllt	47f9c <fchmod@plt+0x45f14>
    bf8c:			; <UNDEFINED> instruction: 0xfffff6ef
    bf90:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    bf94:	blcs	26008 <fchmod@plt+0x23f80>
    bf98:	push	{r2, r3, r6, r8, sl, fp, ip, lr, pc}
    bf9c:	strdlt	r4, [r4], r0
    bfa0:	ldrbtmi	r4, [ip], #-3119	; 0xfffff3d1
    bfa4:	stmiavs	r3!, {r0, r2, r5, r6, r7, r9, fp, sp, lr}^
    bfa8:	blcs	1d850 <fchmod@plt+0x1b7c8>
    bfac:	tstcs	r0, r3, asr #32
    bfb0:	blx	f49f96 <fchmod@plt+0xf47f0e>
    bfb4:			; <UNDEFINED> instruction: 0xf7f74605
    bfb8:	stmiavs	r4!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    bfbc:			; <UNDEFINED> instruction: 0xf8dfb314
    bfc0:	svcmi	0x002980a4
    bfc4:	ldrbtmi	r4, [pc], #-1272	; bfcc <fchmod@plt+0x9f44>
    bfc8:			; <UNDEFINED> instruction: 0x3010f8d8
    bfcc:	stmiavs	lr!, {r5, r7, fp, sp, lr}^
    bfd0:	andcs	r4, r1, #152, 14	; 0x2600000
    bfd4:	andls	r6, r3, r1, ror #16
    bfd8:			; <UNDEFINED> instruction: 0xf7fe6820
    bfdc:	stmiavs	r2!, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    bfe0:	bcs	72bf4 <fchmod@plt+0x70b6c>
    bfe4:	ldrtmi	fp, [sl], -r8, lsl #30
    bfe8:	bmi	83fff4 <fchmod@plt+0x83df6c>
    bfec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bff0:	mrscs	r0, R9_usr
    bff4:			; <UNDEFINED> instruction: 0x46304a1e
    bff8:			; <UNDEFINED> instruction: 0xf7f5447a
    bffc:	stmdbvs	r4!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    c000:	mvnle	r2, r0, lsl #24
    c004:			; <UNDEFINED> instruction: 0xf7f74628
    c008:			; <UNDEFINED> instruction: 0x4628fb5f
    c00c:	blx	fe649ff2 <fchmod@plt+0xfe647f6a>
    c010:			; <UNDEFINED> instruction: 0xf7f74628
    c014:			; <UNDEFINED> instruction: 0x4628fbd9
    c018:	stc2	7, cr15, [lr], #-988	; 0xfffffc24
    c01c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    c020:			; <UNDEFINED> instruction: 0xf7f96a58
    c024:	blmi	54a2e0 <fchmod@plt+0x548258>
    c028:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    c02c:	andlt	r6, r4, sl, lsl r0
    c030:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c034:			; <UNDEFINED> instruction: 0xf7f54770
    c038:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
    c03c:			; <UNDEFINED> instruction: 0xf7f5d0ee
    c040:	stmdavs	r3, {r2, r3, r8, r9, sl, fp, sp, lr, pc}
    c044:	rscle	r2, r9, r2, lsl #22
    c048:	andcs	r4, r5, #12, 18	; 0x30000
    c04c:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    c050:			; <UNDEFINED> instruction: 0xf7f54478
    c054:	strtmi	lr, [r9], -r2, lsl #28
    c058:	blx	ff2ca04a <fchmod@plt+0xff2c7fc2>
    c05c:	andeq	sl, r1, r6, ror #1
    c060:	mulseq	r5, r6, r9
    c064:	strheq	sl, [r1], -r8
    c068:	andeq	r7, r0, r6, ror #7
    c06c:	andeq	r3, r0, r0, ror #20
    c070:	andeq	r7, r0, ip, ror #10
    c074:	andseq	sp, r5, sl, lsl r9
    c078:	andeq	sl, r1, lr, asr #32
    c07c:	andeq	r4, r0, r6, lsl #14
    c080:	andeq	r6, r0, r8, asr r7
    c084:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    c088:	blcs	260fc <fchmod@plt+0x24074>
    c08c:	ldrbmi	sp, [r0, -r0, lsl #22]!
    c090:	svclt	0x0000e6a6
    c094:	strdeq	r9, [r1], -r2
    c098:	mvnsmi	lr, sp, lsr #18
    c09c:			; <UNDEFINED> instruction: 0xf8dfb082
    c0a0:	strmi	r8, [pc], -r0, asr #32
    c0a4:	ldrbtmi	r4, [r8], #1542	; 0x606
    c0a8:	ldrdcc	pc, [ip], -r8
    c0ac:	stmdavs	r4, {r3, r4, r7, r8, r9, sl, lr}
    c0b0:	stmiavs	r3!, {r2, r4, r7, r8, ip, sp, pc}^
    c0b4:	stmdavs	r5!, {r4, r5, r9, sl, lr}
    c0b8:			; <UNDEFINED> instruction: 0xf8d82b01
    c0bc:	svclt	0x00143010
    c0c0:	tstcs	r0, r9, lsr r6
    c0c4:	ldrmi	r9, [r8, r1, lsl #2]
    c0c8:	strmi	r9, [r2], -r1, lsl #18
    c0cc:			; <UNDEFINED> instruction: 0xf7ff4628
    c0d0:	stmdbvs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    c0d4:	mvnle	r2, r0, lsl #24
    c0d8:	pop	{r1, ip, sp, pc}
    c0dc:	svclt	0x000081f0
    c0e0:	ldrdeq	r9, [r1], -r6
    c0e4:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    c0e8:			; <UNDEFINED> instruction: 0x460c447b
    c0ec:	ldmvs	fp, {r0, r8, sp}
    c0f0:			; <UNDEFINED> instruction: 0xb1204798
    c0f4:	pop	{r0, r5, r9, sl, lr}
    c0f8:			; <UNDEFINED> instruction: 0xf7ff4010
    c0fc:	ldclt	15, cr11, [r0, #-820]	; 0xfffffccc
    c100:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    c104:	addlt	fp, r2, r0, ror r5
    c108:			; <UNDEFINED> instruction: 0xf7fb460d
    c10c:			; <UNDEFINED> instruction: 0x2600fc7d
    c110:	andls	r4, r1, r4, lsl #12
    c114:	andsvc	lr, lr, r2
    c118:			; <UNDEFINED> instruction: 0xffe4f7ff
    c11c:	strtmi	r2, [r0], -pc, lsr #2
    c120:	svc	0x0020f7f5
    c124:	strmi	r4, [r3], -r9, lsr #12
    c128:	blcs	1d9b0 <fchmod@plt+0x1b928>
    c12c:	strdlt	sp, [r2], -r3
    c130:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c134:	ldclt	7, cr15, [ip, #-980]!	; 0xfffffc2c
    c138:	tstcs	r1, r9, lsl #20
    c13c:	ldrbtmi	fp, [sl], #-1336	; 0xfffffac8
    c140:	strmi	r4, [r4], -r8, lsl #22
    c144:	ldrbtmi	r6, [fp], #-2069	; 0xfffff7eb
    c148:	ldmvs	fp, {r3, r5, r9, sl, lr}
    c14c:			; <UNDEFINED> instruction: 0xb1104798
    c150:			; <UNDEFINED> instruction: 0xf7ff4621
    c154:	strtmi	pc, [r1], -r1, lsr #31
    c158:	pop	{r3, r5, r9, sl, lr}
    c15c:			; <UNDEFINED> instruction: 0xe7d14038
    c160:			; <UNDEFINED> instruction: 0x0015d7fa
    c164:	andeq	r9, r1, r6, lsr pc
    c168:			; <UNDEFINED> instruction: 0x460cb538
    c16c:			; <UNDEFINED> instruction: 0xf7ff4605
    c170:	blmi	14bfc4 <fchmod@plt+0x149f3c>
    c174:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    c178:			; <UNDEFINED> instruction: 0x4798691b
    c17c:	pop	{r0, r5, r9, sl, lr}
    c180:			; <UNDEFINED> instruction: 0xe7bf4038
    c184:	andeq	r9, r1, r6, lsl #30
    c188:	addlt	fp, r2, r0, lsl r5
    c18c:			; <UNDEFINED> instruction: 0xf04f461c
    c190:	strls	r3, [r0], #-1023	; 0xfffffc01
    c194:	stc2	7, cr15, [ip], {255}	; 0xff
    c198:	ldclt	0, cr11, [r0, #-8]
    c19c:	addlt	fp, r2, r0, lsl r5
    c1a0:	movwcs	r4, #5660	; 0x161c
    c1a4:			; <UNDEFINED> instruction: 0xf7ff9400
    c1a8:	andlt	pc, r2, r3, lsl #24
    c1ac:	svclt	0x0000bd10
    c1b0:			; <UNDEFINED> instruction: 0x460cb570
    c1b4:	ldrmi	r4, [sp], -r8, lsl #28
    c1b8:	blx	ff94a1be <fchmod@plt+0xff948136>
    c1bc:	ldrbtmi	r2, [lr], #-3329	; 0xfffff2ff
    c1c0:	qadd16mi	fp, r0, r4
    c1c4:	ldmvs	r3!, {sp}
    c1c8:			; <UNDEFINED> instruction: 0x4798685b
    c1cc:	pop	{r0, r1, r4, r5, r7, fp, sp, lr}
    c1d0:	ldmvs	fp, {r4, r5, r6, lr}
    c1d4:	svclt	0x00004718
    c1d8:	andseq	sp, r5, sl, ror r7
    c1dc:	svcmi	0x00f0e92d
    c1e0:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    c1e4:	strmi	r8, [fp], r2, lsl #22
    c1e8:			; <UNDEFINED> instruction: 0x46804b73
    c1ec:			; <UNDEFINED> instruction: 0xee084973
    c1f0:	bmi	1cd6c38 <fchmod@plt+0x1cd4bb0>
    c1f4:	ldrbtmi	fp, [r9], #-199	; 0xffffff39
    c1f8:	cfldrdmi	mvd4, [r2], #-488	; 0xfffffe18
    c1fc:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    c200:	movtls	r6, #22555	; 0x581b
    c204:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c208:	movwls	r9, #15186	; 0x3b52
    c20c:	mcr	7, 6, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    c210:			; <UNDEFINED> instruction: 0xf0002800
    c214:	strmi	r8, [r1], ip, lsr #1
    c218:	strbmi	r4, [fp], -fp, ror #16
    c21c:			; <UNDEFINED> instruction: 0xf04f2201
    c220:	mcr	1, 0, r3, cr8, cr15, {7}
    c224:	stmdapl	r0!, {r4, r9, fp, ip, sp, pc}
    c228:			; <UNDEFINED> instruction: 0xf7faaf05
    c22c:	strbmi	pc, [r3], -r3, asr #24	; <UNPREDICTABLE>
    c230:	vst1.16	{d20-d22}, [pc], sl
    c234:	ldrtmi	r7, [r8], -r0, lsl #3
    c238:	stc2	0, cr15, [r0]
    c23c:	blle	1ed3a5c <fchmod@plt+0x1ed19d4>
    c240:			; <UNDEFINED> instruction: 0x462c463d
    c244:	smlatbcs	r2, fp, r6, r4
    c248:	bleq	8a2a4 <fchmod@plt+0x8821c>
    c24c:	stc2	7, cr15, [r0, #988]!	; 0x3dc
    c250:	mvnsle	r2, r0, lsl #16
    c254:	blcs	8ea2e8 <fchmod@plt+0x8e8260>
    c258:	ldmibne	sp!, {r0, r3, r5, r6, r7, ip, lr, pc}
    c25c:	andle	r4, ip, #172, 4	; 0xc000000a
    c260:	and	r4, r1, lr, lsr #12
    c264:	ldrhle	r4, [r4], #-83	; 0xffffffad
    c268:	stceq	8, cr15, [r1], {22}
    c26c:	ldrtmi	r2, [r5], -r2, lsl #2
    c270:			; <UNDEFINED> instruction: 0xf7f73e01
    c274:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    c278:	adcmi	sp, ip, #244, 2	; 0x3d
    c27c:	movwcs	sp, #215	; 0xd7
    c280:	stmdavc	r0!, {r0, r1, r3, r5, ip, sp, lr}
    c284:			; <UNDEFINED> instruction: 0xf0002800
    c288:	strtmi	r8, [r5], -fp, lsl #1
    c28c:			; <UNDEFINED> instruction: 0xf815e004
    c290:	stmdacs	r0, {r0, r8, r9, sl, fp}
    c294:	addhi	pc, r4, r0
    c298:			; <UNDEFINED> instruction: 0xf7f72102
    c29c:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    c2a0:	stmdavc	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    c2a4:	rsbsle	r2, fp, r0, lsl #22
    c2a8:			; <UNDEFINED> instruction: 0xf8052300
    c2ac:	stmdavc	r8!, {r0, r8, r9, fp, ip, sp}
    c2b0:	strtmi	r2, [lr], -r2, lsl #2
    c2b4:			; <UNDEFINED> instruction: 0xf7f73501
    c2b8:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    c2bc:	stmdbmi	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    c2c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c2c4:	ldc	7, cr15, [lr], #-980	; 0xfffffc2c
    c2c8:	stmdbmi	r1, {r3, r5, r8, r9, ip, sp, pc}^
    c2cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c2d0:	ldc	7, cr15, [r8], #-980	; 0xfffffc2c
    c2d4:	ldmdbmi	pc!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    c2d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c2dc:	ldc	7, cr15, [r2], #-980	; 0xfffffc2c
    c2e0:	ldmdbmi	sp!, {r3, r5, r8, r9, ip, sp, pc}
    c2e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c2e8:	stc	7, cr15, [ip], #-980	; 0xfffffc2c
    c2ec:	ldmdbmi	fp!, {r3, r5, r8, ip, sp, pc}
    c2f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c2f4:	stc	7, cr15, [r6], #-980	; 0xfffffc2c
    c2f8:	blls	fb0c0 <fchmod@plt+0xf9038>
    c2fc:	tstcs	r0, r2, lsr r6
    c300:	mrsls	r9, SP_irq
    c304:	mrc	6, 0, r4, cr8, cr3, {2}
    c308:			; <UNDEFINED> instruction: 0x46401a90
    c30c:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    c310:	ldrbmi	lr, [sp], -sp, lsl #15
    c314:	blls	1061e0 <fchmod@plt+0x104158>
    c318:	tstcs	r0, r2, lsr r6
    c31c:	mrsls	r9, SP_irq
    c320:	mrc	6, 0, r4, cr8, cr3, {2}
    c324:			; <UNDEFINED> instruction: 0x46401a10
    c328:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    c32c:	blls	106130 <fchmod@plt+0x1040a8>
    c330:	tstcs	r1, r2, lsr r6
    c334:	ldrb	r9, [r2, r0, lsl #6]!
    c338:			; <UNDEFINED> instruction: 0xf7fa2001
    c33c:	bmi	a4a7c0 <fchmod@plt+0xa48738>
    c340:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    c344:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c348:	subsmi	r9, sl, r5, asr #22
    c34c:	sublt	sp, r7, r1, lsr r1
    c350:	blhi	c764c <fchmod@plt+0xc55c4>
    c354:	svchi	0x00f0e8bd
    c358:	strtmi	r4, [r0], -r2, lsr #18
    c35c:			; <UNDEFINED> instruction: 0xf7f54479
    c360:	ldmiblt	r8, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    c364:	ldrtmi	r9, [r2], -r3, lsl #22
    c368:	movwls	r2, #257	; 0x101
    c36c:			; <UNDEFINED> instruction: 0xf7f5e7c9
    c370:	stmdavs	r3, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    c374:	rscle	r2, r2, r2, lsl #22
    c378:	andcs	r4, r5, #442368	; 0x6c000
    c37c:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    c380:			; <UNDEFINED> instruction: 0xf7f54478
    c384:	strbmi	lr, [r1], -sl, ror #24
    c388:	blx	cca378 <fchmod@plt+0xcc82f0>
    c38c:	andcs	r4, r5, #24, 18	; 0x60000
    c390:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    c394:			; <UNDEFINED> instruction: 0xf7f54478
    c398:	strtmi	lr, [r1], -r0, ror #24
    c39c:	blx	2ca38c <fchmod@plt+0x2c8304>
    c3a0:	andcs	r4, r5, #344064	; 0x54000
    c3a4:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    c3a8:			; <UNDEFINED> instruction: 0xf7f54478
    c3ac:			; <UNDEFINED> instruction: 0xf7faec56
    c3b0:			; <UNDEFINED> instruction: 0xf7f5fa01
    c3b4:	svclt	0x0000ec5e
    c3b8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c3bc:	andeq	r6, r0, sl, lsl sl
    c3c0:			; <UNDEFINED> instruction: 0x00019bbc
    c3c4:			; <UNDEFINED> instruction: 0x00019bb6
    c3c8:	andeq	r0, r0, r0, lsr #4
    c3cc:	ldrdeq	r7, [r0], -sl
    c3d0:	ldrdeq	r7, [r0], -sl
    c3d4:	ldrdeq	r7, [r0], -lr
    c3d8:	andeq	r7, r0, r6, ror #5
    c3dc:	andeq	r7, r0, r6, ror #5
    c3e0:	andeq	r9, r1, r2, ror sl
    c3e4:	andeq	r7, r0, ip, lsl #5
    c3e8:	strdeq	r7, [r0], -r2
    c3ec:	andeq	r6, r0, r8, lsr #8
    c3f0:	andeq	r7, r0, sl, ror #4
    c3f4:	andeq	r6, r0, r4, lsl r4
    c3f8:	andeq	r7, r0, lr, lsl #5
    c3fc:	andeq	r6, r0, r0, lsl #8
    c400:			; <UNDEFINED> instruction: 0x4606b570
    c404:	addlt	r4, r2, r6, asr #24
    c408:	bvs	181d600 <fchmod@plt+0x181b578>
    c40c:	bl	ff4ca3e8 <fchmod@plt+0xff4c8360>
    c410:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    c414:	stc2	7, cr15, [r8, #-988]	; 0xfffffc24
    c418:	bvs	ff81dc34 <fchmod@plt+0xff81bbac>
    c41c:			; <UNDEFINED> instruction: 0xf7f56265
    c420:	bmi	1087350 <fchmod@plt+0x10852c8>
    c424:	stmdami	r1, {r0, r3, r5, r9, sl, lr}^
    c428:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    c42c:	mrc2	7, 3, pc, cr6, cr14, {7}
    c430:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    c434:			; <UNDEFINED> instruction: 0xf10362e0
    c438:			; <UNDEFINED> instruction: 0xf0000030
    c43c:	blmi	f8ac28 <fchmod@plt+0xf88ba0>
    c440:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c444:	ble	5704c <fchmod@plt+0x54fc4>
    c448:	stc2l	7, cr15, [sl], {255}	; 0xff
    c44c:	stmdble	r4!, {r1, r9, sl, fp, sp}
    c450:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    c454:	blcs	265c8 <fchmod@plt+0x24540>
    c458:	strcs	fp, [r3], #-3852	; 0xfffff0f4
    c45c:			; <UNDEFINED> instruction: 0x46202413
    c460:			; <UNDEFINED> instruction: 0xf8c8f000
    c464:	tstle	r0, r3, asr #24
    c468:	vpadd.i8	d20, d0, d20
    c46c:	ldrbtmi	r1, [fp], #-493	; 0xfffffe13
    c470:			; <UNDEFINED> instruction: 0x46286a5d
    c474:	stc	7, cr15, [r8, #-980]	; 0xfffffc2c
    c478:			; <UNDEFINED> instruction: 0xf7f5b358
    c47c:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    c480:	cmple	r3, r1, lsl fp
    c484:			; <UNDEFINED> instruction: 0xf0004620
    c488:	stclne	8, cr15, [r3], {181}	; 0xb5
    c48c:	ldmdale	r1!, {r0, r2, r8, r9, fp, sp}
    c490:			; <UNDEFINED> instruction: 0xf003e8df
    c494:	andcc	r1, r7, r7, lsl #4
    c498:	andcs	r1, r1, fp, lsl r4
    c49c:			; <UNDEFINED> instruction: 0xf8aaf000
    c4a0:	blmi	a06474 <fchmod@plt+0xa043ec>
    c4a4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c4a8:			; <UNDEFINED> instruction: 0x4630b133
    c4ac:	mullt	r2, r8, r7
    c4b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c4b4:	blt	ffac84bc <fchmod@plt+0xffac6434>
    c4b8:	ldcllt	0, cr11, [r0, #-8]!
    c4bc:			; <UNDEFINED> instruction: 0xf9f0f000
    c4c0:	pop	{r1, ip, sp, pc}
    c4c4:			; <UNDEFINED> instruction: 0xf0004070
    c4c8:	blmi	7bb054 <fchmod@plt+0x7b8fcc>
    c4cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c4d0:	strmi	lr, [r2], -fp, ror #15
    c4d4:	strtmi	r4, [r8], -r1, lsl #12
    c4d8:	ldc	7, cr15, [r2], #980	; 0x3d4
    c4dc:	sbcsle	r2, r1, r0, lsl #16
    c4e0:	andcs	r4, r5, #409600	; 0x64000
    c4e4:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    c4e8:			; <UNDEFINED> instruction: 0xf7f54478
    c4ec:			; <UNDEFINED> instruction: 0x4629ebb6
    c4f0:			; <UNDEFINED> instruction: 0xf97ef7fa
    c4f4:	vpmin.s8	d20, d0, d6
    c4f8:	blmi	5989bc <fchmod@plt+0x596934>
    c4fc:	ldrbtmi	r9, [sl], #-0
    c500:	subcc	r4, ip, #1376256	; 0x150000
    c504:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    c508:			; <UNDEFINED> instruction: 0xf88cf7fa
    c50c:	andcs	r4, r5, #311296	; 0x4c000
    c510:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    c514:			; <UNDEFINED> instruction: 0xf7f54478
    c518:	strtmi	lr, [r9], -r0, lsr #23
    c51c:			; <UNDEFINED> instruction: 0xf968f7fa
    c520:	andseq	sp, r5, r0, lsr r5
    c524:	muleq	r0, sl, r2
    c528:	andeq	r7, r0, r0, asr #4
    c52c:	muleq	r0, r2, r6
    c530:	andeq	r9, r1, r2, lsr #5
    c534:	andeq	r9, r1, r8, lsr ip
    c538:	andeq	r9, r1, sl, lsr #24
    c53c:	andseq	sp, r5, sl, asr #9
    c540:	ldrdeq	r9, [r1], -r8
    c544:			; <UNDEFINED> instruction: 0x00019bb0
    c548:			; <UNDEFINED> instruction: 0x000071be
    c54c:	andeq	r6, r0, r0, asr #5
    c550:	andeq	r7, r0, r6, lsl r2
    c554:	andeq	r7, r0, r0, ror #3
    c558:	andeq	r6, r0, r2, asr #26
    c55c:	andeq	r7, r0, lr, asr r1
    c560:	muleq	r0, r4, r2
    c564:			; <UNDEFINED> instruction: 0x4604b430
    c568:	stcmi	12, cr12, [r3, #-60]	; 0xffffffc4
    c56c:	stmdavs	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}
    c570:	eorvs	ip, ip, pc, lsl #10
    c574:			; <UNDEFINED> instruction: 0x4770bc30
    c578:	andeq	r9, r1, r0, lsl fp
    c57c:			; <UNDEFINED> instruction: 0x460eb570
    c580:	ldrmi	r4, [r5], -r4, lsl #12
    c584:	blx	fe24858e <fchmod@plt+0xfe246506>
    c588:			; <UNDEFINED> instruction: 0xf7f54630
    c58c:	ldrtmi	lr, [r1], -r8, asr #24
    c590:	strtmi	r4, [r0], -r2, lsl #12
    c594:	mcrr2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    c598:			; <UNDEFINED> instruction: 0x212f4620
    c59c:	blx	fe9485a6 <fchmod@plt+0xfe94651e>
    c5a0:			; <UNDEFINED> instruction: 0xf7f54628
    c5a4:			; <UNDEFINED> instruction: 0x4629ec3c
    c5a8:	strtmi	r4, [r0], -r2, lsl #12
    c5ac:	mcrr2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    c5b0:	pop	{r5, r9, sl, lr}
    c5b4:			; <UNDEFINED> instruction: 0xf0004070
    c5b8:	svclt	0x0000bc4d
    c5bc:	strmi	r4, [ip], -r6, lsl #12
    c5c0:	ldrmi	r4, [r5], -r9, lsl #16
    c5c4:	andcs	r4, r5, #147456	; 0x24000
    c5c8:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    c5cc:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    c5d0:	bl	10ca5ac <fchmod@plt+0x10c8524>
    c5d4:	blne	ade9f4 <fchmod@plt+0xadc96c>
    c5d8:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    c5dc:	ldrtmi	r3, [r2], -r1, lsl #6
    c5e0:			; <UNDEFINED> instruction: 0xf7fa6889
    c5e4:	svclt	0x0000f8e7
    c5e8:	ldrdeq	r6, [r0], -sl
    c5ec:	andeq	r7, r0, sl, lsr #3
    c5f0:	andseq	sp, r5, lr, lsl #7
    c5f4:	blmi	1cdefc4 <fchmod@plt+0x1cdcf3c>
    c5f8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    c5fc:	ldmdami	r2!, {r2, r9, sl, lr}^
    c600:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    c604:	cfldrdmi	mvd4, [r1, #-480]!	; 0xfffffe20
    c608:	tstls	fp, #1769472	; 0x1b0000
    c60c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c610:	stc2	7, cr15, [sl], {247}	; 0xf7
    c614:			; <UNDEFINED> instruction: 0xf014447d
    c618:	strmi	r0, [r1], -r2, lsl #12
    c61c:	andsle	r6, fp, r8, ror #1
    c620:	strtmi	r4, [r8], -fp, ror #30
    c624:	ldrbtmi	r4, [pc], #-2667	; c62c <fchmod@plt+0xa5a4>
    c628:			; <UNDEFINED> instruction: 0xf7ff447a
    c62c:	ldmdavs	fp!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c630:	rsbsle	r3, r4, r1, lsl #6
    c634:	andcs	r4, r5, #104, 26	; 0x1a00
    c638:	stmdami	r9!, {r3, r5, r6, r8, fp, lr}^
    c63c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    c640:	stmiavs	pc!, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    c644:	bl	24a620 <fchmod@plt+0x248598>
    c648:	ldrtmi	r2, [sl], -r1, lsl #2
    c64c:	stmdami	r5!, {r0, r1, r9, sl, lr}^
    c650:			; <UNDEFINED> instruction: 0xf7fa4478
    c654:	stmiavs	r9!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}^
    c658:	bmi	191fbec <fchmod@plt+0x191db64>
    c65c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    c660:			; <UNDEFINED> instruction: 0xf7ff4628
    c664:	stmdbvs	r8!, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c668:			; <UNDEFINED> instruction: 0xf7f5b108
    c66c:	stclmi	12, cr14, [r0, #-328]!	; 0xfffffeb8
    c670:	ldrbtmi	r4, [sp], #-2400	; 0xfffff6a0
    c674:	stmiavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    c678:	ldc	7, cr15, [r2], {245}	; 0xf5
    c67c:	stmdacs	r0, {r3, r5, r8, sp, lr}
    c680:			; <UNDEFINED> instruction: 0xf7f5d042
    c684:	stmiavs	r9!, {r2, r3, r5, sl, fp, sp, lr, pc}
    c688:	blx	ff3ca67c <fchmod@plt+0xff3c85f4>
    c68c:	ldrtmi	r6, [r8], -pc, lsr #18
    c690:	stc	7, cr15, [r4], #-980	; 0xfffffc2c
    c694:	strmi	r4, [r1], -sl, ror #12
    c698:			; <UNDEFINED> instruction: 0xf7f52003
    c69c:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    c6a0:	ldmib	sp, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    c6a4:	tstmi	r3, #12, 6	; 0x30000000
    c6a8:	streq	sp, [r3, -r1, lsl #2]!
    c6ac:	stmdblt	lr!, {r1, r2, r4, r6, r8, sl, ip, lr, pc}^
    c6b0:	svccs	0x00002502
    c6b4:	bmi	1440780 <fchmod@plt+0x143e6f8>
    c6b8:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    c6bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c6c0:	subsmi	r9, sl, fp, lsl fp
    c6c4:			; <UNDEFINED> instruction: 0x4628d15c
    c6c8:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    c6cc:	bmi	131f800 <fchmod@plt+0x131d778>
    c6d0:			; <UNDEFINED> instruction: 0xf104447c
    c6d4:	ldrbtmi	r0, [sl], #-20	; 0xffffffec
    c6d8:			; <UNDEFINED> instruction: 0xf7ff68e1
    c6dc:	bvs	84c420 <fchmod@plt+0x84a398>
    c6e0:			; <UNDEFINED> instruction: 0xf7f5b108
    c6e4:	mcrrmi	12, 1, lr, r7, cr6
    c6e8:	ldrbtmi	r4, [ip], #-2375	; 0xfffff6b9
    c6ec:	stmibvs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
    c6f0:	mrrc	7, 15, pc, r6, cr5	; <UNPREDICTABLE>
    c6f4:	stmdacs	r0, {r5, r9, sp, lr}
    c6f8:			; <UNDEFINED> instruction: 0xf7f5d058
    c6fc:	stmibvs	r1!, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    c700:	blx	fe4ca6f4 <fchmod@plt+0xfe4c866c>
    c704:	ldrb	r6, [r3, r7, lsr #18]
    c708:	bl	fe9ca6e4 <fchmod@plt+0xfe9c865c>
    c70c:	blcs	a6720 <fchmod@plt+0xa4698>
    c710:			; <UNDEFINED> instruction: 0x06e2d138
    c714:	cfsh32cs	mvfx13, mvfx0, #22
    c718:	strcs	sp, [r1, #-472]	; 0xfffffe28
    c71c:	stmiavs	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    c720:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    c724:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    c728:	bl	94a704 <fchmod@plt+0x94867c>
    c72c:	eorsvs	r4, r8, r5, lsl #12
    c730:			; <UNDEFINED> instruction: 0xf47f1c68
    c734:			; <UNDEFINED> instruction: 0xf7f5af7f
    c738:	stmdavs	r3, {r4, r7, r8, r9, fp, sp, lr, pc}
    c73c:	tstle	r1, r2, lsl #22
    c740:	ldrtle	r0, [r8], #2017	; 0x7e1
    c744:	andcs	r4, r5, #802816	; 0xc4000
    c748:	ldrbtmi	r4, [r9], #-2097	; 0xfffff7cf
    c74c:			; <UNDEFINED> instruction: 0xf7f54478
    c750:	blmi	c47168 <fchmod@plt+0xc450e0>
    c754:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    c758:			; <UNDEFINED> instruction: 0xf84af7fa
    c75c:			; <UNDEFINED> instruction: 0xf06fb966
    c760:	str	r0, [r8, r1, lsl #10]!
    c764:	streq	pc, [r2, #-111]	; 0xffffff91
    c768:	adcle	r2, r4, r0, lsl #28
    c76c:			; <UNDEFINED> instruction: 0xf06f2001
    c770:			; <UNDEFINED> instruction: 0xf7f90502
    c774:	ldr	pc, [lr, r3, lsl #30]
    c778:			; <UNDEFINED> instruction: 0xf7f92001
    c77c:			; <UNDEFINED> instruction: 0xe7eefeff
    c780:	b	1dca75c <fchmod@plt+0x1dc86d4>
    c784:	andcs	r4, r5, #36, 18	; 0x90000
    c788:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    c78c:			; <UNDEFINED> instruction: 0xf7f54478
    c790:	stmiavs	r9!, {r2, r5, r6, r9, fp, sp, lr, pc}
    c794:			; <UNDEFINED> instruction: 0xf82cf7fa
    c798:	andcs	r4, r5, #540672	; 0x84000
    c79c:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    c7a0:			; <UNDEFINED> instruction: 0xf7f54478
    c7a4:	stmiavs	r9!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    c7a8:			; <UNDEFINED> instruction: 0xf822f7fa
    c7ac:	andcs	r4, r5, #491520	; 0x78000
    c7b0:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    c7b4:			; <UNDEFINED> instruction: 0xf7f54478
    c7b8:	stmibvs	r1!, {r4, r6, r9, fp, sp, lr, pc}^
    c7bc:			; <UNDEFINED> instruction: 0xf818f7fa
    c7c0:			; <UNDEFINED> instruction: 0x000197bc
    c7c4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c7c8:	andeq	r5, r0, r8, lsr #1
    c7cc:	andseq	sp, r5, r4, asr r3
    c7d0:	andeq	r9, r1, sl, ror #20
    c7d4:	muleq	r0, ip, r1
    c7d8:	andseq	sp, r5, ip, lsr #6
    c7dc:	andeq	r7, r0, r2, asr #3
    c7e0:	andeq	r6, r0, r8, ror #2
    c7e4:	andeq	r9, r1, r0, asr #20
    c7e8:	andseq	sp, r5, ip, lsl #6
    c7ec:			; <UNDEFINED> instruction: 0x000071ba
    c7f0:			; <UNDEFINED> instruction: 0x0015d2f6
    c7f4:	muleq	r0, ip, r5
    c7f8:	strdeq	r9, [r1], -sl
    c7fc:	mulseq	r5, r8, r2
    c800:	andeq	r7, r0, lr, lsr #3
    c804:	andseq	sp, r5, lr, ror r2
    c808:			; <UNDEFINED> instruction: 0x00003fb0
    c80c:	andeq	r7, r0, r2, lsl #1
    c810:	andeq	r6, r0, ip, asr r0
    c814:	andseq	sp, r5, r4, lsl r2
    c818:	muleq	r0, sl, r0
    c81c:	andeq	r6, r0, ip, lsl r0
    c820:	strheq	r7, [r0], -r6
    c824:	andeq	r6, r0, r8
    c828:	andeq	r7, r0, r2, ror #1
    c82c:	strdeq	r5, [r0], -r4
    c830:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c834:			; <UNDEFINED> instruction: 0x47706258
    c838:	andseq	sp, r5, r6, lsr r1
    c83c:	tstcs	r1, pc, lsl #8
    c840:	addlt	fp, r3, r0, lsl #10
    c844:	ldrd	pc, [r8], #-143	; 0xffffff71
    c848:	ldmdami	r2, {r2, r8, r9, fp, sp, pc}
    c84c:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    c850:			; <UNDEFINED> instruction: 0xf85344fe
    c854:	ldrbtmi	r2, [r8], #-2820	; 0xfffff4fc
    c858:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    c85c:			; <UNDEFINED> instruction: 0xf8dc6a00
    c860:			; <UNDEFINED> instruction: 0xf8cdc000
    c864:			; <UNDEFINED> instruction: 0xf04fc004
    c868:	movwls	r0, #3072	; 0xc00
    c86c:	b	fecca848 <fchmod@plt+0xfecc87c0>
    c870:	blmi	25f0a0 <fchmod@plt+0x25d018>
    c874:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c878:	blls	668e8 <fchmod@plt+0x64860>
    c87c:	qaddle	r4, sl, r4
    c880:			; <UNDEFINED> instruction: 0xf85db003
    c884:	andlt	lr, r4, r4, lsl #22
    c888:			; <UNDEFINED> instruction: 0xf7f54770
    c88c:	svclt	0x0000e9f2
    c890:	andeq	r9, r1, r4, ror #10
    c894:	andseq	sp, r5, r2, lsl r1
    c898:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c89c:	andeq	r9, r1, r0, asr #10
    c8a0:	blmi	1c5f268 <fchmod@plt+0x1c5d1e0>
    c8a4:	push	{r1, r3, r4, r5, r6, sl, lr}
    c8a8:			; <UNDEFINED> instruction: 0xf6ad4ff0
    c8ac:	ldmpl	r3, {r2, r3, r8, sl, fp}^
    c8b0:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    c8b4:			; <UNDEFINED> instruction: 0xa1b4f8df
    c8b8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c8bc:	ldmdavs	fp, {r2, r3, r5, r6, r8, r9, sl, fp, lr}
    c8c0:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    c8c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c8c8:	vqshl.s8	q10, q13, q12
    c8cc:	ldrbtmi	r0, [pc], #-1549	; c8d4 <fchmod@plt+0xa84c>
    c8d0:	ldrdcc	pc, [r8], -sl
    c8d4:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    c8d8:			; <UNDEFINED> instruction: 0x2010f8da
    c8dc:			; <UNDEFINED> instruction: 0xf0004640
    c8e0:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    c8e4:	adchi	pc, r8, r0, asr #6
    c8e8:	muleq	r0, r8, r8
    c8ec:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    c8f0:	rscle	r2, sp, r0, lsl #16
    c8f4:	and	r4, r3, r4, asr #12
    c8f8:	svceq	0x0001f814
    c8fc:	rscle	r2, r7, r0, lsl #16
    c900:			; <UNDEFINED> instruction: 0xf7f72102
    c904:	stmdacs	r0, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
    c908:	stmdavc	r3!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c90c:	svclt	0x00182b23
    c910:	sbcsle	r2, sp, r0, lsl #22
    c914:	and	r4, r4, r3, lsr #13
    c918:	svccc	0x0001f81b
    c91c:			; <UNDEFINED> instruction: 0xf0002b00
    c920:	blcc	86cb34 <fchmod@plt+0x86aaac>
    c924:	ldmible	r7!, {r0, r2, r3, r4, r6, r8, r9, fp, sp}^
    c928:	rsbsle	r4, sp, r3, lsr #11
    c92c:			; <UNDEFINED> instruction: 0x465d4b51
    c930:	andcs	r4, r0, #32, 12	; 0x2000000
    c934:			; <UNDEFINED> instruction: 0xf805447b
    c938:	bvs	16d7544 <fchmod@plt+0x16d54bc>
    c93c:			; <UNDEFINED> instruction: 0x4798681b
    c940:	muleq	r1, fp, r8
    c944:	suble	r2, sl, r0, lsl #16
    c948:			; <UNDEFINED> instruction: 0xf7f72102
    c94c:	cmplt	r0, r1, lsr #20	; <UNPREDICTABLE>
    c950:			; <UNDEFINED> instruction: 0xf1057868
    c954:	stmdacs	r0, {r0, r8, r9, fp}
    c958:	tstcs	r2, r6, rrx
    c95c:			; <UNDEFINED> instruction: 0xf7f7465d
    c960:	stmdacs	r0, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    c964:	stmdavc	r8!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c968:	subsle	r2, ip, r0, lsl #16
    c96c:			; <UNDEFINED> instruction: 0xf7f72120
    c970:	stmdacs	r0, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
    c974:	stmdavc	r8!, {r1, r2, r3, r6, ip, lr, pc}^
    c978:	stmdblt	r0!, {r2, r3, r5, r6, sl, fp, ip}
    c97c:	stmdavc	r0!, {r0, r3, r4, r6, sp, lr, pc}^
    c980:	mvnslt	r1, r3, ror #24
    c984:			; <UNDEFINED> instruction: 0x2120461c
    c988:	blcc	8da0 <fchmod@plt+0x6d18>
    c98c:	blx	4a970 <fchmod@plt+0x488e8>
    c990:	mvnsle	r2, r0, lsl #16
    c994:	tstcs	r0, r0, lsr #16
    c998:			; <UNDEFINED> instruction: 0xf9faf7f7
    c99c:	mvnle	r2, r0, lsl #16
    c9a0:			; <UNDEFINED> instruction: 0xf1a07820
    c9a4:	sbcslt	r0, fp, #-1409286144	; 0xac000000
    c9a8:	ldmdble	lr, {r0, r1, r2, r3, r8, r9, fp, sp}
    c9ac:	svclt	0x00182800
    c9b0:	andle	r2, r4, r3, lsr #16
    c9b4:			; <UNDEFINED> instruction: 0xf7f72102
    c9b8:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    c9bc:	strtmi	sp, [r3], -sl, asr #32
    c9c0:	andcs	r4, r0, #92, 12	; 0x5c00000
    c9c4:	stmdavc	fp!, {r1, r3, r4, ip, sp, lr}
    c9c8:	bleq	c8de0 <fchmod@plt+0xc6d58>
    c9cc:	andsle	r2, r1, sp, lsr #22
    c9d0:			; <UNDEFINED> instruction: 0x46286a7b
    c9d4:			; <UNDEFINED> instruction: 0x4798685b
    c9d8:	stmdacs	r0, {r5, r7, fp, ip, sp, lr}
    c9dc:	blmi	9c10d8 <fchmod@plt+0x9bf050>
    c9e0:	bvs	16ddbd4 <fchmod@plt+0x16dbb4c>
    c9e4:			; <UNDEFINED> instruction: 0x4798689b
    c9e8:	blx	9c67b8 <fchmod@plt+0x9c4730>
    c9ec:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
    c9f0:	ldrb	sp, [pc, r5, asr #9]
    c9f4:	blcs	2aba8 <fchmod@plt+0x28b20>
    c9f8:	stmdbmi	r0!, {r1, r3, r5, r6, r7, ip, lr, pc}
    c9fc:	stmdami	r0!, {r0, r2, r9, sp}
    ca00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ca04:	stmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca08:			; <UNDEFINED> instruction: 0x46294b1e
    ca0c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    ca10:	mrc2	7, 6, pc, cr0, cr9, {7}
    ca14:	tstcs	r0, r8, lsr #16
    ca18:			; <UNDEFINED> instruction: 0xf9baf7f7
    ca1c:			; <UNDEFINED> instruction: 0xd1aa2800
    ca20:	blcs	b6aad4 <fchmod@plt+0xb68a4c>
    ca24:	strtmi	sp, [fp], r7, lsr #1
    ca28:			; <UNDEFINED> instruction: 0x4641465a
    ca2c:			; <UNDEFINED> instruction: 0xf7ff4648
    ca30:	strtmi	pc, [r3], -r5, asr #27
    ca34:	strb	r4, [r4, ip, lsr #12]
    ca38:	blmi	2df28c <fchmod@plt+0x2dd204>
    ca3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca40:			; <UNDEFINED> instruction: 0xf8dd681a
    ca44:	subsmi	r3, sl, r4, lsl #16
    ca48:	andcs	sp, r0, r9, lsl #2
    ca4c:	stceq	6, cr15, [ip, #-52]	; 0xffffffcc
    ca50:	svchi	0x00f0e8bd
    ca54:	strbmi	r4, [r1], -r2, lsr #12
    ca58:			; <UNDEFINED> instruction: 0xf7ff4648
    ca5c:			; <UNDEFINED> instruction: 0xf7f5fdaf
    ca60:	svclt	0x0000e908
    ca64:	andeq	r9, r1, r0, lsl r5
    ca68:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ca6c:	andseq	sp, r5, r0, lsr #1
    ca70:	mulseq	r5, sl, r0
    ca74:	andseq	sp, r5, r4, lsr r0
    ca78:	andseq	ip, r5, r8, lsl #31
    ca7c:	ldrdeq	r6, [r0], -r0
    ca80:	andeq	r5, r0, r6, lsr #27
    ca84:	andseq	ip, r5, ip, asr pc
    ca88:	andeq	r9, r1, r8, ror r3
    ca8c:	mcrmi	5, 1, fp, cr15, cr0, {3}
    ca90:	ldmdbvs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    ca94:	strtmi	fp, [r0], -ip, asr #2
    ca98:	ldm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    caa0:	strtmi	sp, [r0], -sl, asr #2
    caa4:	b	d4aa80 <fchmod@plt+0xd489f8>
    caa8:	stfmis	f6, [r9], #-212	; 0xffffff2c
    caac:	bvs	99dca4 <fchmod@plt+0x99bc1c>
    cab0:			; <UNDEFINED> instruction: 0x4630b196
    cab4:	stm	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cab8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    cabc:			; <UNDEFINED> instruction: 0x4630d132
    cac0:	b	9caa9c <fchmod@plt+0x9c8a14>
    cac4:	bllt	625360 <fchmod@plt+0x6232d8>
    cac8:	stmibvs	r0!, {r0, r5, r7, fp, sp, lr}^
    cacc:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cad0:	stmiavs	r0!, {r5, r7, r8, fp, ip, sp, pc}^
    cad4:	blx	154aabe <fchmod@plt+0x1548a36>
    cad8:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    cadc:			; <UNDEFINED> instruction: 0xf7f568e0
    cae0:	blmi	786c90 <fchmod@plt+0x784c08>
    cae4:	rscvs	r2, r2, r0, lsl #4
    cae8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    caec:	ble	1d540 <fchmod@plt+0x1b4b8>
    caf0:	pop	{r4, r5, r6, r8, sl, fp, ip, sp, pc}
    caf4:	andcs	r4, r1, r0, ror r0
    caf8:	stcllt	7, cr15, [r0, #-996]	; 0xfffffc1c
    cafc:	andcs	r4, r5, #376832	; 0x5c000
    cb00:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    cb04:			; <UNDEFINED> instruction: 0xf7f54478
    cb08:	stmiavs	r1!, {r3, r5, r7, fp, sp, lr, pc}
    cb0c:	mrc2	7, 3, pc, cr0, cr9, {7}
    cb10:	andcs	r4, r5, #20, 18	; 0x50000
    cb14:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    cb18:			; <UNDEFINED> instruction: 0xf7f54478
    cb1c:	stmibvs	r1!, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
    cb20:	mcr2	7, 3, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    cb24:	andcs	r4, r5, #278528	; 0x44000
    cb28:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    cb2c:			; <UNDEFINED> instruction: 0xf7f54478
    cb30:	stmibvs	r1!, {r2, r4, r7, fp, sp, lr, pc}^
    cb34:	mrc2	7, 2, pc, cr12, cr9, {7}
    cb38:	andcs	r4, r5, #229376	; 0x38000
    cb3c:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    cb40:			; <UNDEFINED> instruction: 0xf7f54478
    cb44:	ldmvs	r1!, {r1, r3, r7, fp, sp, lr, pc}
    cb48:	mrc2	7, 2, pc, cr2, cr9, {7}
    cb4c:			; <UNDEFINED> instruction: 0x0015ced8
    cb50:			; <UNDEFINED> instruction: 0x0015cebc
    cb54:	andseq	ip, r5, lr, lsl #29
    cb58:	andeq	r9, r1, r8, lsr #11
    cb5c:	andeq	r6, r0, sl, lsr #29
    cb60:	andeq	r5, r0, r4, lsr #25
    cb64:	andeq	r6, r0, r2, ror #28
    cb68:	muleq	r0, r0, ip
    cb6c:	andeq	r6, r0, sl, lsl lr
    cb70:	andeq	r5, r0, ip, ror ip
    cb74:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    cb78:	andeq	r5, r0, r8, ror #24
    cb7c:			; <UNDEFINED> instruction: 0x461eb570
    cb80:	ldrmi	r4, [r5], -r4, lsl #12
    cb84:	ldmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb88:			; <UNDEFINED> instruction: 0x4620b158
    cb8c:	stmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb90:	stmdacc	r1, {r6, r7, r8, ip, sp, pc}
    cb94:	blcs	2a3c28 <fchmod@plt+0x2a1ba0>
    cb98:	movwcs	fp, #3844	; 0xf04
    cb9c:	tstle	r7, r3, lsr #8
    cba0:			; <UNDEFINED> instruction: 0x4628bd70
    cba4:	ldmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cba8:			; <UNDEFINED> instruction: 0xf04fb9b0
    cbac:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    cbb0:	andcs	r4, r5, #229376	; 0x38000
    cbb4:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    cbb8:			; <UNDEFINED> instruction: 0xf7f54478
    cbbc:	ldrtmi	lr, [r1], -lr, asr #16
    cbc0:	ldc2l	7, cr15, [r8, #996]!	; 0x3e4
    cbc4:	andcs	r4, r5, #180224	; 0x2c000
    cbc8:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    cbcc:			; <UNDEFINED> instruction: 0xf7f54478
    cbd0:	ldrtmi	lr, [r1], -r4, asr #16
    cbd4:	stc2l	7, cr15, [lr, #996]!	; 0x3e4
    cbd8:	andcs	r4, r5, #8, 18	; 0x20000
    cbdc:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    cbe0:			; <UNDEFINED> instruction: 0xf7f54478
    cbe4:			; <UNDEFINED> instruction: 0x4631e83a
    cbe8:	mcr2	7, 0, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    cbec:	andeq	r6, r0, r2, ror lr
    cbf0:	strdeq	r5, [r0], -r0
    cbf4:	andeq	r6, r0, r2, lsr lr
    cbf8:	ldrdeq	r5, [r0], -ip
    cbfc:	andeq	r6, r0, r6, lsl #28
    cc00:	andeq	r5, r0, r8, asr #23
    cc04:			; <UNDEFINED> instruction: 0x461cb510
    cc08:			; <UNDEFINED> instruction: 0xffb8f7ff
    cc0c:	blle	16c14 <fchmod@plt+0x14b8c>
    cc10:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    cc14:	stmdami	r5, {r0, r2, r9, sp}
    cc18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    cc1c:	ldmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc20:			; <UNDEFINED> instruction: 0xf7f94621
    cc24:	svclt	0x0000fdc7
    cc28:	andeq	r6, r0, r0, asr #28
    cc2c:	andeq	r5, r0, lr, lsl #23
    cc30:	stmdavs	r6, {r4, r5, r6, sl, ip, sp, pc}
    cc34:	movwcs	fp, #350	; 0x15e
    cc38:	stclpl	8, cr6, [r5], #528	; 0x210
    cc3c:	svclt	0x0008428d
    cc40:			; <UNDEFINED> instruction: 0xf10354e2
    cc44:	svclt	0x00080301
    cc48:	addsmi	r6, lr, #393216	; 0x60000
    cc4c:	ldcllt	8, cr13, [r0], #-976	; 0xfffffc30
    cc50:	svclt	0x00004770
    cc54:			; <UNDEFINED> instruction: 0x4605b538
    cc58:			; <UNDEFINED> instruction: 0xf7fa200c
    cc5c:	movwcs	pc, #3773	; 0xebd	; <UNPREDICTABLE>
    cc60:	stmib	r0, {r2, r9, sl, lr}^
    cc64:	ldmdblt	r5, {r8, sl, ip, sp}
    cc68:	strtmi	r6, [r0], -r5, lsl #1
    cc6c:			; <UNDEFINED> instruction: 0x4628bd38
    cc70:	mrc2	7, 5, pc, cr2, cr10, {7}
    cc74:	strtmi	r6, [r0], -r0, lsr #1
    cc78:	svclt	0x0000bd38
    cc7c:	movwcs	fp, #1296	; 0x510
    cc80:	stmib	r0, {r2, r9, sl, lr}^
    cc84:	stmdblt	r9, {r8, ip, sp}
    cc88:	ldclt	0, cr6, [r0, #-516]	; 0xfffffdfc
    cc8c:			; <UNDEFINED> instruction: 0xf7fa4608
    cc90:	adcvs	pc, r0, r3, lsr #29
    cc94:	svclt	0x0000bd10
    cc98:	andvs	r2, r3, r0, lsl #6
    cc9c:	svclt	0x00004770
    cca0:	movwcs	lr, #2512	; 0x9d0
    cca4:	addsmi	fp, r3, #16, 10	; 0x4000000
    cca8:	movwle	fp, #49282	; 0xc082
    ccac:	addmi	r1, sl, #630784	; 0x9a000
    ccb0:	ldrmi	sp, [r9], #-519	; 0xfffffdf9
    ccb4:	stmvs	r0, {r2, r9, sl, lr}
    ccb8:	rsbvs	r0, r1, r9, asr #32
    ccbc:	mrc2	7, 4, pc, cr12, cr10, {7}
    ccc0:	andlt	r6, r2, r0, lsr #1
    ccc4:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    ccc8:	movwls	r2, #4503	; 0x1197
    cccc:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    ccd0:	bmi	11f8e4 <fchmod@plt+0x11d85c>
    ccd4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ccd8:	stc2	7, cr15, [r4], #996	; 0x3e4
    ccdc:	ldrdeq	r6, [r0], -r2
    cce0:	andeq	r6, r0, ip, lsr #27
    cce4:	andeq	r6, r0, sl, lsr lr
    cce8:			; <UNDEFINED> instruction: 0x4604b538
    ccec:	tstcs	r1, sp, lsl #12
    ccf0:			; <UNDEFINED> instruction: 0xffd6f7ff
    ccf4:	stmiavs	r2!, {r0, r1, r5, fp, sp, lr}
    ccf8:	eorvs	r1, r1, r9, asr ip
    ccfc:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    cd00:			; <UNDEFINED> instruction: 0x4604b570
    cd04:	ldrmi	r4, [r1], -lr, lsl #12
    cd08:			; <UNDEFINED> instruction: 0xf7ff4615
    cd0c:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cd10:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    cd14:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    cd18:	stmia	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd1c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    cd20:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    cd24:	addlt	fp, r6, r0, ror r5
    cd28:			; <UNDEFINED> instruction: 0xe09cf8df
    cd2c:			; <UNDEFINED> instruction: 0xf8df460e
    cd30:	swpcs	ip, ip, [r0]
    cd34:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    cd38:	ldrmi	r6, [r5], -r0, lsl #4
    cd3c:			; <UNDEFINED> instruction: 0xf85e9504
    cd40:			; <UNDEFINED> instruction: 0xf04fc00c
    cd44:			; <UNDEFINED> instruction: 0x460433ff
    cd48:	strmi	r2, [r8], -r1, lsl #4
    cd4c:	ldrdgt	pc, [r0], -ip
    cd50:	andsgt	pc, r4, sp, asr #17
    cd54:	stceq	0, cr15, [r0], {79}	; 0x4f
    cd58:	svc	0x0044f7f4
    cd5c:	blle	794570 <fchmod@plt+0x7924e8>
    cd60:			; <UNDEFINED> instruction: 0x46201c59
    cd64:			; <UNDEFINED> instruction: 0xf7ff9103
    cd68:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cd6c:	mvnscc	pc, #79	; 0x4f
    cd70:	stmdbls	r3, {r5, r7, fp, sp, lr}
    cd74:	strls	r4, [r1, #-1040]	; 0xfffffbf0
    cd78:	strls	r2, [r0], -r1, lsl #4
    cd7c:	svc	0x0032f7f4
    cd80:	blle	5d4594 <fchmod@plt+0x5d250c>
    cd84:	ldrmi	r6, [r3], #-2082	; 0xfffff7de
    cd88:	eorvs	r4, r3, r1, lsl sl
    cd8c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    cd90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cd94:	subsmi	r9, sl, r5, lsl #22
    cd98:	andlt	sp, r6, sl, lsl #2
    cd9c:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    cda0:	stmdami	sp, {r0, r2, r9, sp}
    cda4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    cda8:	svc	0x0056f7f4
    cdac:	stc2	7, cr15, [r0, #-996]!	; 0xfffffc1c
    cdb0:	svc	0x005ef7f4
    cdb4:	andcs	r4, r5, #147456	; 0x24000
    cdb8:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    cdbc:			; <UNDEFINED> instruction: 0xf7f44478
    cdc0:			; <UNDEFINED> instruction: 0xf7f9ef4c
    cdc4:	svclt	0x0000fd15
    cdc8:	andeq	r9, r1, r0, lsl #1
    cdcc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cdd0:	andeq	r9, r1, r6, lsr #32
    cdd4:	andeq	r6, r0, r8, lsl sp
    cdd8:	andeq	r5, r0, r2, lsl #20
    cddc:	andeq	r6, r0, r2, lsl #26
    cde0:	andeq	r5, r0, ip, ror #19
    cde4:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    cde8:	addlt	fp, r2, r0, lsl #10
    cdec:	bge	dfa2c <fchmod@plt+0xdd9a4>
    cdf0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    cdf4:	blne	14af44 <fchmod@plt+0x148ebc>
    cdf8:	movwls	r6, #6171	; 0x181b
    cdfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ce00:			; <UNDEFINED> instruction: 0xf7ff9200
    ce04:	bmi	28cc48 <fchmod@plt+0x28abc0>
    ce08:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ce0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce10:	subsmi	r9, sl, r1, lsl #22
    ce14:	andlt	sp, r2, r4, lsl #2
    ce18:	bl	14af94 <fchmod@plt+0x148f0c>
    ce1c:	ldrbmi	fp, [r0, -r3]!
    ce20:	svc	0x0026f7f4
    ce24:	andeq	r8, r1, r4, asr #31
    ce28:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ce2c:	andeq	r8, r1, sl, lsr #31
    ce30:			; <UNDEFINED> instruction: 0x4604b570
    ce34:	ldrmi	r4, [r1], -lr, lsl #12
    ce38:			; <UNDEFINED> instruction: 0xf7ff4615
    ce3c:	stmiavs	r0!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    ce40:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    ce44:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    ce48:	mrc	7, 6, APSR_nzcv, cr4, cr4, {7}
    ce4c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    ce50:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    ce54:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
    ce58:			; <UNDEFINED> instruction: 0xf7ff4604
    ce5c:	stmiavs	r2!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    ce60:	stmdavs	r3!, {r8, sp}
    ce64:	cfldrslt	mvf5, [r0, #-836]	; 0xfffffcbc
    ce68:	tstcs	r1, r0, lsl r5
    ce6c:			; <UNDEFINED> instruction: 0xf7ff4604
    ce70:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    ce74:	stmdavs	r3!, {r8, sp}
    ce78:	stmiavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
    ce7c:	svclt	0x0000bd10
    ce80:	strmi	r6, [fp], -r2, asr #16
    ce84:	movwle	r4, #4746	; 0x128a
    ce88:	ldrbmi	r6, [r0, -r1]!
    ce8c:			; <UNDEFINED> instruction: 0x21a64807
    ce90:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    ce94:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    ce98:	strmi	r3, [r2], -r0, lsl #4
    ce9c:	andcc	r4, ip, #4, 22	; 0x1000
    cea0:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    cea4:			; <UNDEFINED> instruction: 0xf7f94478
    cea8:	svclt	0x0000fbbd
    ceac:	andeq	r6, r0, lr, ror ip
    ceb0:	andeq	r6, r0, sl, asr #24
    ceb4:	strdeq	r6, [r0], -ip
    ceb8:	andvs	r6, fp, r3, lsl #16
    cebc:	svclt	0x00004770
    cec0:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}^
    cec4:	stmdale	r1, {r0, r1, r4, r7, r9, lr}
    cec8:	ldrbmi	r6, [r0, -r3]!
    cecc:			; <UNDEFINED> instruction: 0x21a64807
    ced0:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    ced4:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    ced8:	strmi	r3, [r2], -r0, lsl #4
    cedc:	andcc	r4, ip, #4, 22	; 0x1000
    cee0:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    cee4:			; <UNDEFINED> instruction: 0xf7f94478
    cee8:	svclt	0x0000fb9d
    ceec:	andeq	r6, r0, lr, lsr ip
    cef0:	andeq	r6, r0, sl, lsl #24
    cef4:			; <UNDEFINED> instruction: 0x00006bbc
    cef8:	andcs	r4, r0, #3145728	; 0x300000
    cefc:	stmib	r3, {r7, fp, sp, lr}^
    cf00:	andsvs	r2, sl, r1, lsl #4
    cf04:	svclt	0x00004770
    cf08:			; <UNDEFINED> instruction: 0x4604b510
    cf0c:			; <UNDEFINED> instruction: 0xf7f46880
    cf10:	movwcs	lr, #3666	; 0xe52
    cf14:	movwcc	lr, #6596	; 0x19c4
    cf18:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    cf1c:			; <UNDEFINED> instruction: 0x4604b510
    cf20:			; <UNDEFINED> instruction: 0xf7f46880
    cf24:	strtmi	lr, [r0], -r8, asr #28
    cf28:			; <UNDEFINED> instruction: 0x4010e8bd
    cf2c:	mcrlt	7, 2, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    cf30:			; <UNDEFINED> instruction: 0x2120b510
    cf34:			; <UNDEFINED> instruction: 0xf7f64604
    cf38:	tstlt	r8, fp, lsr #30	; <UNPREDICTABLE>
    cf3c:	ldclt	0, cr2, [r0, #-0]
    cf40:			; <UNDEFINED> instruction: 0x46202118
    cf44:			; <UNDEFINED> instruction: 0xff24f7f6
    cf48:			; <UNDEFINED> instruction: 0x2c7eb930
    cf4c:			; <UNDEFINED> instruction: 0xf504d006
    cf50:	stccs	0, cr7, [r0], {128}	; 0x80
    cf54:	ldclt	0, cr13, [r0, #-968]	; 0xfffffc38
    cf58:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    cf5c:	rscscc	pc, pc, pc, asr #32
    cf60:	svclt	0x0000bd10
    cf64:			; <UNDEFINED> instruction: 0x460eb5f8
    cf68:	stmdacs	r0, {r0, r2, r9, sl, lr}
    cf6c:	stmdavc	r0, {r1, r2, r3, r4, r6, ip, lr, pc}
    cf70:	subsle	r2, r8, r0, lsl #28
    cf74:	ldmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    cf78:	subsle	r2, ip, r0, lsl #22
    cf7c:	ands	r4, r3, r7, lsr r6
    cf80:			; <UNDEFINED> instruction: 0x2120783b
    cf84:	bicslt	r4, fp, r8, lsl r6
    cf88:			; <UNDEFINED> instruction: 0xff02f7f6
    cf8c:	cmple	r5, r0, lsl #16
    cf90:	strcc	r7, [r1, -r8, lsr #16]
    cf94:			; <UNDEFINED> instruction: 0xffccf7ff
    cf98:	ldmdavc	r0!, {r2, r9, sl, lr}
    cf9c:			; <UNDEFINED> instruction: 0xffc8f7ff
    cfa0:	smlabble	sl, r4, r2, r4
    cfa4:	svceq	0x0001f815
    cfa8:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, lr}
    cfac:			; <UNDEFINED> instruction: 0x2120d0e8
    cfb0:	mcr2	7, 7, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    cfb4:	mvnle	r2, r0, lsl #16
    cfb8:	bne	946f68 <fchmod@plt+0x944ee0>
    cfbc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    cfc0:	ldmdacs	r0!, {r3, r5, fp, ip, sp, lr}
    cfc4:			; <UNDEFINED> instruction: 0xf815d109
    cfc8:	ldmdacs	r0!, {r0, r8, r9, sl, fp}
    cfcc:	blcs	c413c0 <fchmod@plt+0xc3f338>
    cfd0:			; <UNDEFINED> instruction: 0xf816d103
    cfd4:	blcs	c1cbe0 <fchmod@plt+0xc1ab58>
    cfd8:	strcs	sp, [r0], #-251	; 0xffffff05
    cfdc:	ldmdavc	r0!, {r1, r3, sp, lr, pc}
    cfe0:	mrc2	7, 6, pc, cr6, cr6, {7}
    cfe4:	ldmdblt	r4, {r5, r6, r8, ip, sp, pc}
    cfe8:	ldmdavc	r0!, {r2, r3, r5, fp, ip, sp, lr}
    cfec:			; <UNDEFINED> instruction: 0xf8151a24
    cff0:	strcc	r0, [r1], -r1, lsl #30
    cff4:			; <UNDEFINED> instruction: 0xf7f62120
    cff8:	smlawtcs	r0, fp, lr, pc	; <UNPREDICTABLE>
    cffc:	mvnle	r2, r0, lsl #16
    d000:			; <UNDEFINED> instruction: 0x21207828
    d004:	mcr2	7, 6, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    d008:	ldmdavc	r0!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    d00c:			; <UNDEFINED> instruction: 0xf7f62120
    d010:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    d014:	bicsle	r2, r1, r0, lsl #24
    d018:	str	r7, [fp, r8, lsr #16]!
    d01c:	ldmdavc	fp!, {r3, r5, fp, ip, sp, lr}
    d020:	sbcsle	r2, r0, r0, lsr r8
    d024:	mcrmi	7, 0, lr, cr7, cr7, {6}
    d028:			; <UNDEFINED> instruction: 0xe7a3447e
    d02c:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
    d030:	orrsle	r2, pc, r0, lsl #28
    d034:			; <UNDEFINED> instruction: 0x4604e7f7
    d038:	strcs	lr, [r1], #-1984	; 0xfffff840
    d03c:			; <UNDEFINED> instruction: 0xf04fe7be
    d040:			; <UNDEFINED> instruction: 0xe7bb34ff
    d044:	andeq	r2, r0, r4, lsr #20
    d048:	andeq	r2, r0, lr, lsl sl
    d04c:	stmib	r0, {r8, r9, sp}^
    d050:	addvs	r3, r3, r0, lsl #6
    d054:	svclt	0x00004770
    d058:	ldmdblt	fp, {r0, r1, fp, sp, lr}
    d05c:	tstlt	fp, r3, asr #16
    d060:	tstlt	fp, fp, lsl r8
    d064:	ldrbmi	r2, [r0, -r1]!
    d068:	smlawblt	r0, r0, r8, r6
    d06c:	stmdacc	r0, {fp, ip, sp, lr}
    d070:	andcs	fp, r1, r8, lsl pc
    d074:			; <UNDEFINED> instruction: 0x47704770
    d078:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
    d07c:	addsmi	r6, sl, #720896	; 0xb0000
    d080:	movwle	sp, #59405	; 0xe80d
    d084:	strmi	r4, [sp], -r4, lsl #12
    d088:	stmdavs	r9, {r6, fp, sp, lr}^
    d08c:			; <UNDEFINED> instruction: 0xff6af7ff
    d090:	ldfltd	f3, [r8, #-0]
    d094:	stmiavs	r0!, {r0, r3, r5, r7, fp, sp, lr}
    d098:	ldrhtmi	lr, [r8], -sp
    d09c:	andcs	lr, r1, r2, ror #14
    d0a0:			; <UNDEFINED> instruction: 0xf04fbd38
    d0a4:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    d0a8:	andcs	fp, r1, r9, lsl #18
    d0ac:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    d0b0:	addlt	r4, r2, ip, lsl #12
    d0b4:			; <UNDEFINED> instruction: 0xf7ff4611
    d0b8:	mcrne	15, 3, pc, cr3, cr15, {6}	; <UNPREDICTABLE>
    d0bc:	ldmdale	r6, {r2, r8, r9, fp, sp}
    d0c0:			; <UNDEFINED> instruction: 0xf003e8df
    d0c4:	bleq	40e0e8 <fchmod@plt+0x40c060>
    d0c8:	bicmi	r0, r0, #3
    d0cc:	andlt	r0, r2, r0, asr #31
    d0d0:	blx	fec3c518 <fchmod@plt+0xfec3a490>
    d0d4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    d0d8:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d0dc:	ldrdcs	fp, [r0], -r4
    d0e0:	ldrb	r2, [r4, r1]!
    d0e4:	svclt	0x00cc2800
    d0e8:	andcs	r2, r1, r0
    d0ec:	blmi	1870b0 <fchmod@plt+0x185028>
    d0f0:	bmi	155804 <fchmod@plt+0x15377c>
    d0f4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    d0f8:	strls	r4, [r0], #-1146	; 0xfffffb86
    d0fc:			; <UNDEFINED> instruction: 0xf7f94478
    d100:	svclt	0x0000fa91
    d104:	ldrdeq	r4, [r0], -r6
    d108:	andeq	r6, r0, r0, asr sl
    d10c:	andeq	r6, r0, r0, lsr sl
    d110:	vqshl.s8	d27, d16, d2
    d114:	strcs	r3, [r0], #-513	; 0xfffffdff
    d118:	subvc	pc, r5, #1610612748	; 0x6000000c
    d11c:			; <UNDEFINED> instruction: 0xf64a2500
    d120:	stmib	r0, {r0, r3, r7, r8, r9, ip, sp}^
    d124:			; <UNDEFINED> instruction: 0xf6ce4504
    d128:	andvs	r7, r2, sp, asr #7
    d12c:	rscsmi	pc, lr, #80740352	; 0x4d00000
    d130:			; <UNDEFINED> instruction: 0xf6c96043
    d134:	vqsub.s8	d16, d21, d26
    d138:	addvs	r4, r2, r6, ror r3
    d13c:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    d140:	ldclt	0, cr6, [r0], #-780	; 0xfffffcf4
    d144:	svclt	0x00004770
    d148:			; <UNDEFINED> instruction: 0x2798f8df
    d14c:	stfeqp	f7, [r0], {1}
    d150:			; <UNDEFINED> instruction: 0x3794f8df
    d154:	push	{r1, r3, r4, r5, r6, sl, lr}
    d158:			; <UNDEFINED> instruction: 0xb0954ff0
    d15c:	svcge	0x000358d3
    d160:	strmi	r4, [r5], -ip, lsl #12
    d164:	tstls	r3, #1769472	; 0x1b0000
    d168:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d16c:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
    d170:	stcne	8, cr15, [ip], {84}	; 0x54
    d174:			; <UNDEFINED> instruction: 0xf854463e
    d178:	ldrcc	r2, [r0, -r8, lsl #24]
    d17c:	stccc	8, cr15, [r4], {84}	; 0x54
    d180:	strgt	r4, [pc], -r4, ror #10
    d184:	ldmib	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    d188:	vrhadd.s8	d19, d10, d2
    d18c:	vqshl.s8	q10, q12, #5
    d190:	stmdavs	r8!, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    d194:			; <UNDEFINED> instruction: 0x0c01ea83
    d198:	b	333dac <fchmod@plt+0x331d24>
    d19c:			; <UNDEFINED> instruction: 0xf24b0c00
    d1a0:	ldrmi	r7, [pc], #-598	; d1a8 <fchmod@plt+0xb120>
    d1a4:	strmi	r6, [r4], -fp, lsr #16
    d1a8:			; <UNDEFINED> instruction: 0x0c01ea8c
    d1ac:	stmiavs	fp!, {r0, r1, r2, r3, r4, sl, lr}
    d1b0:	sbceq	pc, r7, #216006656	; 0xce00000
    d1b4:	ldrhmi	r4, [r8], #-76	; 0xffffffb4
    d1b8:	bl	133dd0 <fchmod@plt+0x131d48>
    d1bc:			; <UNDEFINED> instruction: 0xf64c6c7c
    d1c0:	ldrmi	r6, [sl], #-3822	; 0xfffff112
    d1c4:	b	27578 <fchmod@plt+0x254f0>
    d1c8:	b	fe10d200 <fchmod@plt+0xfe10b178>
    d1cc:	ldrmi	r0, [sl], #-268	; 0xfffffef4
    d1d0:	vmlal.s8	q11, d28, d27
    d1d4:			; <UNDEFINED> instruction: 0xf6401ebd
    d1d8:	subsmi	r7, r8, pc, lsr #15
    d1dc:	bicseq	pc, fp, #1879048196	; 0x70000004
    d1e0:	vmov.i32	d20, #2097152	; 0x00200000
    d1e4:	vsubw.s8	q10, <illegal reg q7.5>, d16
    d1e8:			; <UNDEFINED> instruction: 0xf8dd577c
    d1ec:	bl	3392e4 <fchmod@plt+0x33725c>
    d1f0:	stmdals	r5, {r4, r5, r9, ip, lr}
    d1f4:	streq	lr, [r2], -r1, lsl #20
    d1f8:	strmi	r6, [r3], #-2217	; 0xfffff757
    d1fc:	strmi	r4, [fp], #-102	; 0xffffff9a
    d200:	smlabbeq	r2, ip, sl, lr
    d204:	blls	19e284 <fchmod@plt+0x19c1fc>
    d208:	vadd.i8	d25, d7, d7
    d20c:	bl	93860 <fchmod@plt+0x917d8>
    d210:	ldrmi	r3, [lr], #2294	; 0x8f6
    d214:	tsteq	r8, r1, lsl #20
    d218:	b	fe05e4b8 <fchmod@plt+0xfe05c430>
    d21c:	b	fe08d654 <fchmod@plt+0xfe08b5cc>
    d220:	ldrbtmi	r0, [r1], #-776	; 0xfffffcf8
    d224:	ldrtmi	r4, [ip], #1031	; 0x407
    d228:	bl	234a50 <fchmod@plt+0x2329c8>
    d22c:	vand	d18, d28, d17
    d230:	b	e52e0 <fchmod@plt+0xe3258>
    d234:	vabdl.s8	q8, d4, d1
    d238:	subsmi	r7, r7, r7, lsl #1
    d23c:	movweq	lr, #6792	; 0x1a88
    d240:	ldrtmi	r4, [r0], #-1127	; 0xfffffb99
    d244:	bls	25e28c <fchmod@plt+0x25c204>
    d248:	ldrbvs	lr, [r7, -r1, lsl #22]!
    d24c:	cdppl	2, 0, cr15, cr1, cr9, {2}
    d250:	streq	lr, [r7], -r3, lsl #20
    d254:	tstvs	r3, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    d258:	streq	lr, [r8], -r6, lsl #21
    d25c:	teqeq	r0, #211812352	; 0xca00000	; <UNPREDICTABLE>
    d260:	b	fe05e280 <fchmod@plt+0xfe05c1f8>
    d264:	ldrmi	r0, [r3], #-3079	; 0xfffff3f9
    d268:	cdppl	6, 4, cr15, cr6, cr15, {6}
    d26c:	eorspl	lr, r6, r7, lsl #22
    d270:	streq	lr, [r8], -r3, lsl #22
    d274:	movweq	lr, #2572	; 0xa0c
    d278:	andeq	lr, r0, #552960	; 0x87000
    d27c:			; <UNDEFINED> instruction: 0xf649404b
    d280:	ldrtmi	r0, [r3], #-3288	; 0xfffff328
    d284:			; <UNDEFINED> instruction: 0xf6c69e0a
    d288:	strls	r1, [r1], #-3200	; 0xfffff380
    d28c:	mvnscc	lr, #0, 22
    d290:	ldrbtmi	r4, [r1], #-1206	; 0xfffffb4a
    d294:	vmlaeq.f32	s28, s6, s4
    d298:	vmlaeq.f32	s28, s15, s28
    d29c:	andeq	lr, r3, #128, 20	; 0x80000
    d2a0:	stmdbls	fp, {r1, r2, r3, r7, sl, lr}
    d2a4:			; <UNDEFINED> instruction: 0xf6cf9e0c
    d2a8:	bl	e3910 <fchmod@plt+0xe1888>
    d2ac:	strmi	r2, [ip], #3774	; 0xebe
    d2b0:	b	9e454 <fchmod@plt+0x9c3cc>
    d2b4:	b	fe3102f4 <fchmod@plt+0xfe30e26c>
    d2b8:			; <UNDEFINED> instruction: 0xf24f0c00
    d2bc:	ldrtmi	r7, [ip], #687	; 0x2af
    d2c0:	subcc	pc, r4, #200, 12	; 0xc800000
    d2c4:	smlabbeq	lr, r3, sl, lr
    d2c8:	bl	39e398 <fchmod@plt+0x39c310>
    d2cc:	ldmdane	r6, {r2, r3, r4, r5, r6, sl, fp, sp, lr}
    d2d0:	andeq	lr, ip, #4096	; 0x1000
    d2d4:	subsmi	r9, sl, sp, lsl #16
    d2d8:	smlabbeq	ip, lr, sl, lr
    d2dc:			; <UNDEFINED> instruction: 0xf5a04432
    d2e0:	cdpcc	6, 4, cr4, cr15, cr4, {1}
    d2e4:	bl	33432c <fchmod@plt+0x3322a4>
    d2e8:	ldrtmi	r5, [r3], #-562	; 0xfffffdce
    d2ec:	streq	lr, [r2], -r1, lsl #20
    d2f0:			; <UNDEFINED> instruction: 0x71bef24d
    d2f4:	streq	lr, [lr], -r6, lsl #21
    d2f8:	cmpne	ip, r8, asr #13	; <UNPREDICTABLE>
    d2fc:	blls	39e37c <fchmod@plt+0x39c2f4>
    d300:	streq	lr, [r2, -ip, lsl #21]
    d304:	bl	9e590 <fchmod@plt+0x9c508>
    d308:	ldrmi	r3, [r9], #-1782	; 0xfffff90a
    d30c:	b	1de54c <fchmod@plt+0x1dc4c4>
    d310:	b	fe04d730 <fchmod@plt+0xfe04b6a8>
    d314:	vrhadd.s8	d16, d1, d12
    d318:	ldrbtmi	r1, [r1], #-1826	; 0xfffff8de
    d31c:	ldrcc	pc, [r0, r6, asr #13]
    d320:	movweq	lr, #27266	; 0x6a82
    d324:	bl	19e4a8 <fchmod@plt+0x19c420>
    d328:	ldrtmi	r2, [ip], #433	; 0x1b1
    d32c:	streq	lr, [r1, -r3, lsl #20]
    d330:	movweq	lr, #6790	; 0x1a86
    d334:	strbmi	r4, [sl], #-87	; 0xffffffa9
    d338:			; <UNDEFINED> instruction: 0xf8dd4467
    d33c:	stcls	0, cr14, [r4], {68}	; 0x44
    d340:	sfmpl	f7, 3, [r2], #-264	; 0xfffffef8
    d344:	ldrbvs	lr, [r7, -r1, lsl #22]!
    d348:	lfmvs	f7, 1, [lr], {207}	; 0xcf
    d34c:	stmdbeq	r7, {r0, r1, r9, fp, sp, lr, pc}
    d350:	orrcc	pc, lr, #68, 4	; 0x40000004
    d354:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
    d358:	cmnvs	r9, #-1610612724	; 0xa000000c	; <UNPREDICTABLE>
    d35c:	b	fe05e5a8 <fchmod@plt+0xfe05c520>
    d360:	ldrbtmi	r0, [r3], #-2055	; 0xfffff7f9
    d364:	bl	1f3bb4 <fchmod@plt+0x1f1b2c>
    d368:	ldrmi	r5, [lr], #-2361	; 0xfffff6c7
    d36c:	movweq	lr, #39432	; 0x9a08
    d370:	stmdaeq	r1!, {r6, r9, sl, ip, sp, lr, pc}
    d374:			; <UNDEFINED> instruction: 0xf6c4404b
    d378:	ldrtmi	r1, [r3], #-2228	; 0xfffff74c
    d37c:	beq	287da0 <fchmod@plt+0x285d18>
    d380:	strtmi	r4, [r4], #1168	; 0x490
    d384:	mvnscc	lr, #9216	; 0x2400
    d388:	b	29e494 <fchmod@plt+0x29c40c>
    d38c:	vadd.i8	d16, d11, d3
    d390:	b	fe21bc98 <fchmod@plt+0xfe219c10>
    d394:	vmlal.s8	q8, d12, d7
    d398:	strmi	r0, [r8], #2624	; 0xa40
    d39c:	strbtmi	r9, [r7], #-2313	; 0xfffff6f7
    d3a0:	bl	f43e0 <fchmod@plt+0xf2358>
    d3a4:	strmi	r2, [sl], #2232	; 0x8b8
    d3a8:	smlabbeq	r8, r3, sl, lr
    d3ac:	b	5e6dc <fchmod@plt+0x5c654>
    d3b0:			; <UNDEFINED> instruction: 0xf6450c09
    d3b4:	b	fe315900 <fchmod@plt+0xfe313878>
    d3b8:	vmull.s8	q8, d2, d3
    d3bc:	ldrtmi	r6, [ip], #350	; 0x15e
    d3c0:	cfstrsls	mvf4, [r3], {33}	; 0x21
    d3c4:	strvc	pc, [sl, ip, asr #4]!
    d3c8:	vldmiavs	ip!, {d30-<overflow reg d33>}
    d3cc:	ldrne	pc, [r6, lr, asr #13]!
    d3d0:	streq	lr, [ip], -r8, lsl #21
    d3d4:	andsmi	r4, lr, r7, lsr #8
    d3d8:	stmdbeq	r8, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    d3dc:	streq	lr, [r8], -r6, lsl #21
    d3e0:	ldrbmi	r4, [r6], #-1049	; 0xfffffbe7
    d3e4:			; <UNDEFINED> instruction: 0xf2419c08
    d3e8:	vmov.i16	q10, #768	; 0x0300
    d3ec:	bl	317d04 <fchmod@plt+0x315c7c>
    d3f0:	strmi	r5, [r2], #1782	; 0x6f6
    d3f4:	streq	lr, [r6, -ip, lsl #21]
    d3f8:	cmpeq	sp, #268435460	; 0x10000004	; <UNPREDICTABLE>
    d3fc:	stmdaeq	r8, {r0, r1, r2, r9, fp, sp, lr, pc}
    d400:	msrvs	CPSR_fsxc, #-805306356	; 0xd000000c
    d404:	stmdaeq	ip, {r3, r7, r9, fp, sp, lr, pc}
    d408:	strbmi	r4, [r1], #-1202	; 0xfffffb4e
    d40c:	strbtmi	r4, [r3], #-1059	; 0xfffffbdd
    d410:	bl	1b4434 <fchmod@plt+0x1b23ac>
    d414:	b	fe19dae0 <fchmod@plt+0xfe19ba58>
    d418:	b	1cf024 <fchmod@plt+0x1ccf9c>
    d41c:	vabd.s8	d16, d14, d12
    d420:	rsbsmi	r6, r7, r1, lsl #25
    d424:	stceq	6, cr15, [r1], #820	; 0x334
    d428:			; <UNDEFINED> instruction: 0xf64f444f
    d42c:	vmul.f<illegal width 8>	d19, d30, d0[2]
    d430:	ldrmi	r7, [r4], #2515	; 0x9d3
    d434:	ldrcc	lr, [r7, -r1, lsl #22]!
    d438:	b	fe05e6c4 <fchmod@plt+0xfe05c63c>
    d43c:	ldrtmi	r0, [r9], #2055	; 0x807
    d440:	streq	lr, [r6], -r8, lsl #20
    d444:	submi	r4, lr, ip, lsl #9
    d448:	ldrtmi	r9, [r3], #-3084	; 0xfffff3f4
    d44c:	mvnsvs	lr, #7168	; 0x1c00
    d450:	stmdaeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    d454:	stmdaeq	r1, {r3, r9, fp, sp, lr, pc}
    d458:	mvnpl	pc, ip, asr #12
    d45c:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
    d460:	mvnne	pc, r2, asr #5
    d464:	strtmi	r4, [r1], #-1232	; 0xfffffb30
    d468:	vqshl.s8	d20, d9, d0
    d46c:	bl	ebfcc <fchmod@plt+0xe9f44>
    d470:			; <UNDEFINED> instruction: 0xf2cc58f8
    d474:	b	fe0dbd58 <fchmod@plt+0xfe0d9cd0>
    d478:	ldrbtmi	r0, [r2], #1544	; 0x608
    d47c:	stcls	0, cr4, [r6], {55}	; 0x37
    d480:	strbmi	r4, [r2], #95	; 0x5f
    d484:	bl	21e77c <fchmod@plt+0x21c6f4>
    d488:	b	fe220780 <fchmod@plt+0xfe21e6f8>
    d48c:	andsmi	r0, lr, ip, lsl #12
    d490:	orrpl	pc, r7, #64, 12	; 0x4000000
    d494:	streq	lr, [r8], -r6, lsl #21
    d498:	bicsmi	pc, r5, #-268435444	; 0xf000000c
    d49c:	strtmi	r4, [r3], #-1102	; 0xfffffbb2
    d4a0:	strbtmi	r9, [r3], #-3083	; 0xfffff3f5
    d4a4:	ldrtcc	lr, [r6], -ip, lsl #22
    d4a8:	streq	lr, [r6, -ip, lsl #21]
    d4ac:	streq	lr, [r8, -r7, lsl #20]
    d4b0:	stmiami	sp!, {r0, r6, r9, ip, sp, lr, pc}^
    d4b4:	streq	lr, [ip, -r7, lsl #21]
    d4b8:	ldmdapl	sl, {r2, r6, r7, r9, ip, sp, lr, pc}^
    d4bc:	strtmi	r4, [r0], #1081	; 0x439
    d4c0:	cfldrsls	mvf4, [r0], {176}	; 0xb0
    d4c4:	mvnsvs	lr, r6, lsl #22
    d4c8:	streq	lr, [r1, -r6, lsl #21]
    d4cc:	streq	lr, [ip, -r7, lsl #20]
    d4d0:	stcne	6, cr15, [r5], {78}	; 0x4e
    d4d4:			; <UNDEFINED> instruction: 0xf6ca4077
    d4d8:	ldrbmi	r1, [r7], #-3299	; 0xfffff31d
    d4dc:	strmi	r4, [ip], #1188	; 0x4a4
    d4e0:	bl	744fc <fchmod@plt+0x72474>
    d4e4:	vaba.s8	<illegal reg q10.5>, q13, <illegal reg q11.5>
    d4e8:	b	fe05c0d0 <fchmod@plt+0xfe05a048>
    d4ec:			; <UNDEFINED> instruction: 0xf6cf0907
    d4f0:	b	2600b4 <fchmod@plt+0x25e02c>
    d4f4:	strtmi	r0, [r2], #1542	; 0x606
    d4f8:	ldrtmi	r4, [sl], #78	; 0x4e
    d4fc:	vqshl.s8	d20, d19, d0
    d500:			; <UNDEFINED> instruction: 0xf2c626d9
    d504:	stcls	6, cr7, [r8], {111}	; 0x6f
    d508:			; <UNDEFINED> instruction: 0x43b3eb07
    d50c:	stmdbeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    d510:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
    d514:	b	fe273944 <fchmod@plt+0xfe2718bc>
    d518:	strbmi	r0, [r1], #2311	; 0x907
    d51c:	ldmne	r1!, {r1, r2, r3, sl, lr}^
    d520:	stmmi	sl, {r2, r6, r9, sl, ip, sp, lr, pc}
    d524:	ldmdbcc	r9!, {r0, r1, r8, r9, fp, sp, lr, pc}
    d528:	stmdapl	sl!, {r3, r6, r7, r9, sl, ip, sp, lr, pc}
    d52c:	streq	lr, [r9], -r3, lsl #21
    d530:	ldrsbtmi	r4, [r7], -r8
    d534:	subsmi	r4, pc, r8, asr #9
    d538:			; <UNDEFINED> instruction: 0xf5a444bc
    d53c:	vqshl.s64	d2, d24, #39	; 0x27
    d540:	stcls	7, cr6, [lr], {190}	; 0xbe
    d544:	fldmiaxvs	ip!, {d30-d33}	;@ Deprecated
    d548:	streq	lr, [ip], -r9, lsl #21
    d54c:	b	fe0dd620 <fchmod@plt+0xfe0db598>
    d550:	ldrmi	r0, [sl], #777	; 0x309
    d554:	movweq	lr, #51975	; 0xcb07
    d558:	bpl	ffec8190 <fchmod@plt+0xffec6108>
    d55c:	streq	lr, [sl], -ip, lsl #21
    d560:	streq	lr, [r9], -r6, lsl #20
    d564:	stmibvs	r1, {r0, r1, r2, r3, r6, r9, ip, sp, lr, pc}
    d568:	streq	lr, [ip], -r6, lsl #21
    d56c:	ldmdbvc	r1!, {r3, r6, r7, r9, ip, sp, lr, pc}^
    d570:	stmdbls	fp, {r1, r2, r3, sl, lr}
    d574:	ldrtmi	lr, [r6], sl, lsl #22
    d578:	b	fe29e7a4 <fchmod@plt+0xfe29c71c>
    d57c:	ldrbmi	r0, [r1], #1798	; 0x706
    d580:	tsteq	ip, r7, lsl #20
    d584:	sfmne	f7, 1, [r2], #-280	; 0xfffffee8
    d588:	smlabbeq	sl, r1, sl, lr
    d58c:	ldcpl	6, cr15, [sp], {198}	; 0xc6
    d590:	strtmi	r4, [r4], #1089	; 0x441
    d594:			; <UNDEFINED> instruction: 0xf64344b4
    d598:	bl	18f5d0 <fchmod@plt+0x18d548>
    d59c:			; <UNDEFINED> instruction: 0xf6cf3131
    d5a0:	submi	r5, pc, r5, ror #17
    d5a4:	ldrmi	r4, [pc], #-78	; d5ac <fchmod@plt+0xb524>
    d5a8:	strmi	r4, [r8], #1264	; 0x4f0
    d5ac:	bl	745c4 <fchmod@plt+0x7253c>
    d5b0:			; <UNDEFINED> instruction: 0xf64e7737
    d5b4:	rsbsmi	r2, lr, r4, asr #6
    d5b8:	strbmi	r4, [lr], #-121	; 0xffffff87
    d5bc:			; <UNDEFINED> instruction: 0x43bef2ca
    d5c0:	cfstrsls	mvf4, [r7], {35}	; 0x23
    d5c4:	ldrbtpl	lr, [r6], -r7, lsl #22
    d5c8:	rsbsmi	r4, r1, fp, lsr r4
    d5cc:	strbtmi	r4, [r1], #-119	; 0xffffff89
    d5d0:	stmibvc	r9!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}
    d5d4:	ldmibcc	lr, {r2, r6, r7, r9, sl, ip, sp, lr, pc}^
    d5d8:	stclcc	6, cr15, [r0], #-272	; 0xfffffef0
    d5dc:	teqmi	r1, r6, lsl #22
    d5e0:	submi	r4, pc, r1, lsr #9
    d5e4:	strbmi	r4, [r7], #-1201	; 0xfffffb4f
    d5e8:	stcls	0, cr4, [sl], {78}	; 0x4e
    d5ec:	lfmvs	f7, 1, [fp], #828	; 0x33c
    d5f0:	ldrbcs	lr, [r7, -r1, lsl #22]!
    d5f4:	bmi	1c4af28 <fchmod@plt+0x1c48ea0>
    d5f8:	strtmi	r4, [r4], #126	; 0x7e
    d5fc:	strmi	r4, [ip], #1054	; 0x41e
    d600:			; <UNDEFINED> instruction: 0xf6474079
    d604:	bl	1e6524 <fchmod@plt+0x1e449c>
    d608:			; <UNDEFINED> instruction: 0xf6c27636
    d60c:			; <UNDEFINED> instruction: 0x4071039b
    d610:	stmdaeq	r6, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    d614:	ldmdbls	r0, {r0, r3, r7, sl, lr}
    d618:	bvs	ff00b14c <fchmod@plt+0xff0090c4>
    d61c:	bl	1b4630 <fchmod@plt+0x1b25a8>
    d620:	strmi	r5, [fp], #-2425	; 0xfffff687
    d624:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
    d628:	strbtmi	r1, [r0], #2457	; 0x999
    d62c:	movweq	lr, #39558	; 0x9a86
    d630:	vshl.s8	d20, d2, d18
    d634:	bl	26ca24 <fchmod@plt+0x26a99c>
    d638:	ldrtmi	r4, [sl], #2104	; 0x838
    d63c:	movweq	lr, #35459	; 0x8a83
    d640:	stccs	6, cr15, [r1], #824	; 0x338
    d644:	strtmi	r4, [r4], #1107	; 0x453
    d648:	b	fe25e980 <fchmod@plt+0xfe25c8f8>
    d64c:	bl	20fa74 <fchmod@plt+0x20d9ec>
    d650:	stcls	3, cr2, [r6], {115}	; 0x73
    d654:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
    d658:	beq	fe189f6c <fchmod@plt+0xfe187ee4>
    d65c:	vmls.i<illegal width 8>	d20, d13, d1[2]
    d660:	strtmi	r4, [r2], #2799	; 0xaef
    d664:	bl	f4690 <fchmod@plt+0xf2608>
    d668:	strbmi	r7, [r2], #305	; 0x131
    d66c:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
    d670:	streq	lr, [r1, -r3, lsl #21]
    d674:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
    d678:	stmdbpl	r5, {r0, r6, r9, sl, ip, sp, lr, pc}
    d67c:	vmls.i<illegal width 8>	d20, d16, d0[1]
    d680:	strtmi	r4, [r1], #2440	; 0x988
    d684:	ldmdaeq	r9!, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    d688:			; <UNDEFINED> instruction: 0x5c7ceb01
    d68c:	b	fe1de8f8 <fchmod@plt+0xfe1dc870>
    d690:	blls	30f2c8 <fchmod@plt+0x30d240>
    d694:	b	fe05e7f8 <fchmod@plt+0xfe05c770>
    d698:			; <UNDEFINED> instruction: 0xf6cd060c
    d69c:	stcls	8, cr1, [r5], {212}	; 0xd4
    d6a0:	ldrmi	lr, [r7, -ip, lsl #22]!
    d6a4:			; <UNDEFINED> instruction: 0x407e4498
    d6a8:	mvnne	pc, #76546048	; 0x4900000
    d6ac:	vmls.i<illegal width 8>	d20, d14, d2[3]
    d6b0:	ldrbmi	r6, [fp], #-987	; 0xfffffc25
    d6b4:	bl	1de8dc <fchmod@plt+0x1dc854>
    d6b8:	strbtmi	r2, [r3], #-1654	; 0xfffff98a
    d6bc:			; <UNDEFINED> instruction: 0x0c07ea8c
    d6c0:	mvnsmi	pc, r7, asr #12
    d6c4:			; <UNDEFINED> instruction: 0x0c06ea8c
    d6c8:			; <UNDEFINED> instruction: 0x71a2f6c1
    d6cc:	ldrmi	r4, [r1], #-1220	; 0xfffffb3c
    d6d0:	rsbsmi	r4, r7, r9, lsr r4
    d6d4:			; <UNDEFINED> instruction: 0x7c3ceb06
    d6d8:	stmdavs	r5!, {r0, r2, r6, r9, ip, sp, lr, pc}^
    d6dc:	streq	lr, [ip, -r7, lsl #21]
    d6e0:	stmiami	ip!, {r2, r3, r6, r7, r9, ip, sp, lr, pc}
    d6e4:	strtmi	r4, [r0], #1083	; 0x43b
    d6e8:	b	fe19e9b0 <fchmod@plt+0xfe19c928>
    d6ec:	bl	30ef24 <fchmod@plt+0x30ce9c>
    d6f0:	stcls	3, cr5, [r3], {115}	; 0x73
    d6f4:	b	fe31d874 <fchmod@plt+0xfe31b7ec>
    d6f8:	ldrtmi	r0, [r1], #-2563	; 0xfffff5fd
    d6fc:	stmdbcs	r4, {r1, r6, r9, ip, sp, lr, pc}^
    d700:	stmdbmi	r9!, {r0, r1, r2, r3, r6, r7, r9, ip, sp, lr, pc}
    d704:	ldrvc	pc, [r7, pc, asr #12]
    d708:	teqmi	r1, r3, lsl #22
    d70c:	b	fe29e998 <fchmod@plt+0xfe29c910>
    d710:			; <UNDEFINED> instruction: 0x9c0a0a01
    d714:	vmls.i<illegal width 8>	d20, d20, d2[0]
    d718:	strtmi	r3, [r7], #-1834	; 0xfffff8d6
    d71c:	bl	5ea54 <fchmod@plt+0x5c9cc>
    d720:	ldrmi	r2, [pc], #-2682	; d728 <fchmod@plt+0xb6a0>
    d724:	movweq	lr, #14954	; 0x3a6a
    d728:	ldmdaeq	r9!, {r1, r3, r6, r9, ip, sp, lr, pc}
    d72c:			; <UNDEFINED> instruction: 0xf6cf404b
    d730:	ldrmi	r4, [ip], #2195	; 0x893
    d734:	vqdmulh.s<illegal width 8>	d25, d2, d8
    d738:			; <UNDEFINED> instruction: 0xf6ca36a7
    d73c:	bl	29b194 <fchmod@plt+0x29910c>
    d740:	ldrmi	r6, [r8], #2492	; 0x9bc
    d744:			; <UNDEFINED> instruction: 0x0c01ea69
    d748:	b	fe334368 <fchmod@plt+0xfe3322e0>
    d74c:	ldrbmi	r0, [r0], #3082	; 0xc0a
    d750:	ldrbtmi	r4, [r6], #-1212	; 0xfffffb44
    d754:	ldrmi	pc, [r2, ip, asr #12]
    d758:	strvc	pc, [ip, -r8, asr #13]
    d75c:	fldmiaxpl	ip!, {d14-d17}	;@ Deprecated
    d760:	b	1b1e7a0 <fchmod@plt+0x1b1c718>
    d764:	ldrmi	r0, [pc], #-2570	; d76c <fchmod@plt+0xb6e4>
    d768:	beq	288198 <fchmod@plt+0x286110>
    d76c:			; <UNDEFINED> instruction: 0xf6459b04
    d770:	vqrdmlah.s<illegal width 8>	d17, d22, d3[0]
    d774:	ldrbmi	r5, [lr], #3675	; 0xe5b
    d778:			; <UNDEFINED> instruction: 0xf6454456
    d77c:			; <UNDEFINED> instruction: 0xf2c85bd1
    d780:	ldrmi	r5, [fp], #2948	; 0xb84
    d784:	bl	3343b8 <fchmod@plt+0x332330>
    d788:			; <UNDEFINED> instruction: 0xf6474676
    d78c:			; <UNDEFINED> instruction: 0xf6c66a4f
    d790:	strbmi	r7, [lr], #2728	; 0xaa8
    d794:	b	199ea04 <fchmod@plt+0x199c97c>
    d798:	b	fe0ce3c4 <fchmod@plt+0xfe0cc33c>
    d79c:	vcgt.s8	d16, d14, d12
    d7a0:	strbmi	r6, [r3], #-2528	; 0xfffff620
    d7a4:	stmdbvs	ip!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}
    d7a8:	strbtmi	r4, [r7], #-1169	; 0xfffffb6f
    d7ac:	rscscs	lr, r3, #6144	; 0x1800
    d7b0:	b	18b3bdc <fchmod@plt+0x18b1b54>
    d7b4:			; <UNDEFINED> instruction: 0xf5a00c0c
    d7b8:	b	fe3119c0 <fchmod@plt+0xfe30f938>
    d7bc:	vcgt.s8	d16, d4, d6
    d7c0:	ldrbtmi	r3, [r3], #-2068	; 0xfffff7ec
    d7c4:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
    d7c8:			; <UNDEFINED> instruction: 0xf6a04488
    d7cc:	bl	999e0 <fchmod@plt+0x97958>
    d7d0:	ldmdbls	r0, {r0, r1, r4, r5, r7, r8, r9, sp, lr}
    d7d4:	vqshl.s8	d20, d16, d1
    d7d8:	b	18d5264 <fchmod@plt+0x18d31dc>
    d7dc:			; <UNDEFINED> instruction: 0xf6c40606
    d7e0:	strmi	r6, [lr], #3592	; 0xe08
    d7e4:	smlabbeq	r2, r6, sl, lr
    d7e8:	ldrmi	r4, [r3], #1081	; 0x439
    d7ec:	cfstrsls	mvf4, [r7], {154}	; 0x9a
    d7f0:			; <UNDEFINED> instruction: 0x51b1eb03
    d7f4:	stcvs	6, cr15, [r2], {71}	; 0x47
    d7f8:	andeq	lr, r2, #397312	; 0x61000
    d7fc:	subsmi	r4, sl, r9, lsl #9
    d800:	lfmvc	f7, 3, [r3], {207}	; 0xcf
    d804:	strtmi	r4, [r4], #1026	; 0x402
    d808:			; <UNDEFINED> instruction: 0xf24f9c0e
    d80c:	bl	574e8 <fchmod@plt+0x55460>
    d810:			; <UNDEFINED> instruction: 0xf6cb4272
    d814:	b	18a3504 <fchmod@plt+0x18a147c>
    d818:	ldrmi	r0, [r0], #771	; 0x303
    d81c:	strtmi	r4, [r7], #-75	; 0xffffffb5
    d820:	stmdals	r5, {r0, r1, r3, r4, r6, sl, lr}
    d824:	ldrtcs	pc, [fp], sp, asr #4	; <UNPREDICTABLE>
    d828:	ldrbcs	pc, [r7], r2, asr #13	; <UNPREDICTABLE>
    d82c:	mvnscs	lr, #2048	; 0x800
    d830:	b	18de850 <fchmod@plt+0x18dc7c8>
    d834:	ldrmi	r0, [lr], #257	; 0x101
    d838:	stcls	0, cr4, [ip], {81}	; 0x51
    d83c:	vqshl.s8	q10, <illegal reg q0.5>, <illegal reg q6.5>
    d840:			; <UNDEFINED> instruction: 0xf6ce3091
    d844:	bl	d9a64 <fchmod@plt+0xd79dc>
    d848:	strtmi	r6, [r0], #-433	; 0xfffffe4f
    d84c:	andeq	lr, r2, #397312	; 0x61000
    d850:	subsmi	r4, sl, ip, lsl #9
    d854:	bl	5e984 <fchmod@plt+0x5c8fc>
    d858:	b	18a2328 <fchmod@plt+0x18a02a0>
    d85c:	ldrmi	r0, [r7], #-771	; 0xfffffcfd
    d860:	ldrmi	r4, [r8], #75	; 0x4b
    d864:	bl	a7918 <fchmod@plt+0xa5890>
    d868:	b	1a1fa50 <fchmod@plt+0x1a1d9c8>
    d86c:	strbmi	r0, [r6], #-257	; 0xfffffeff
    d870:	strmi	r4, [lr], #81	; 0x51
    d874:	vmovcs.f64	d30, #232	; 0xbf400000 -0.750
    d878:	andeq	lr, r2, #450560	; 0x6e000
    d87c:	b	fe09ea44 <fchmod@plt+0xfe09c9bc>
    d880:	ldrmi	r0, [r4], #520	; 0x208
    d884:	bl	3a00f0 <fchmod@plt+0x39e068>
    d888:	ldrbtmi	r6, [sl], #-3260	; 0xfffff344
    d88c:	stmdaeq	r8, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    d890:	b	fe21ea24 <fchmod@plt+0xfe21c99c>
    d894:	eorvs	r0, fp, lr, lsl #16
    d898:	stmiavs	fp!, {r0, r1, r2, r6, sl, lr}^
    d89c:	ldrpl	lr, [r7, ip, lsl #22]!
    d8a0:	vmlseq.f32	s28, s28, s15
    d8a4:	b	fe39e998 <fchmod@plt+0xfe39c910>
    d8a8:	rscvs	r0, fp, ip, lsl #28
    d8ac:	stmiavs	fp!, {r1, r2, r4, r5, r6, sl, lr}
    d8b0:	bl	1f48bc <fchmod@plt+0x1f2834>
    d8b4:	b	199f294 <fchmod@plt+0x199d20c>
    d8b8:	ldrtmi	r0, [r4], #-3084	; 0xfffff3f4
    d8bc:	streq	lr, [r7, -ip, lsl #21]
    d8c0:	blmi	25e940 <fchmod@plt+0x25c8b8>
    d8c4:	adcvs	r4, lr, r8, lsr r4
    d8c8:	rscscs	lr, r0, r4, lsl #22
    d8cc:	ldmpl	r3, {r3, r5, r6, sp, lr}^
    d8d0:	blls	4e7940 <fchmod@plt+0x4e58b8>
    d8d4:	qaddle	r4, sl, r2
    d8d8:	pop	{r0, r2, r4, ip, sp, pc}
    d8dc:			; <UNDEFINED> instruction: 0xf7f48ff0
    d8e0:	svclt	0x0000e9c8
    d8e4:	andeq	r8, r1, r0, ror #24
    d8e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d8ec:	andeq	r8, r1, sl, lsr #10
    d8f0:	ldrbmi	lr, [r0, sp, lsr #18]!
    d8f4:	stmdbvs	r2, {r0, r1, r2, r4, r9, sl, lr}
    d8f8:	stmdbvs	r4, {r0, r1, r3, r4, r5, r6, r7}^
    d8fc:	vrsubhn.i16	d20, q1, <illegal reg q2.5>
    d900:	ldmne	fp, {r0, r2, r6, r7, fp}
    d904:	subsvc	lr, r7, pc, asr #20
    d908:	subeq	pc, r0, #200, 2	; 0x32
    d90c:	andeq	lr, r0, r4, asr #22
    d910:			; <UNDEFINED> instruction: 0x460e42ba
    d914:	cmnvs	r8, fp, lsr #2
    d918:			; <UNDEFINED> instruction: 0xf1b8d816
    d91c:	tstle	pc, r0, lsl #30
    d920:	ldmdble	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp}
    d924:			; <UNDEFINED> instruction: 0xf1a7460c
    d928:			; <UNDEFINED> instruction: 0xf0260640
    d92c:			; <UNDEFINED> instruction: 0x3640063f
    d930:	strtmi	r4, [r1], -r6, lsr #8
    d934:	strbcc	r4, [r0], #-1576	; 0xfffff9d8
    d938:	stc2	7, cr15, [r6], {255}	; 0xff
    d93c:	ldrhle	r4, [r8, #36]!	; 0x24
    d940:	ldreq	pc, [pc, -r7]!
    d944:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d948:	pop	{r0, r1, r2, r3, r8, fp, ip, sp, pc}
    d94c:			; <UNDEFINED> instruction: 0xf10587f0
    d950:			; <UNDEFINED> instruction: 0x463a0018
    d954:	ldrtmi	r4, [r1], -r0, asr #8
    d958:			; <UNDEFINED> instruction: 0x47f0e8bd
    d95c:	stmdblt	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d960:	beq	649d7c <fchmod@plt+0x647cf4>
    d964:	bl	29d66c <fchmod@plt+0x29b5e4>
    d968:	stmne	ip, {r3}
    d96c:			; <UNDEFINED> instruction: 0xf7f44447
    d970:	ldrbmi	lr, [r1], -r2, asr #18
    d974:			; <UNDEFINED> instruction: 0xf7ff4628
    d978:	svccs	0x003ffbe7
    d97c:			; <UNDEFINED> instruction: 0xf04fd8d3
    d980:	strtmi	r0, [r6], -r0, lsl #18
    d984:	ldrb	r4, [pc, r8, asr #13]
    d988:	blmi	760200 <fchmod@plt+0x75e178>
    d98c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    d990:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    d994:	ldmdavs	fp, {r2, r9, sl, lr}
    d998:			; <UNDEFINED> instruction: 0xf04f9303
    d99c:	ldmib	r0, {r8, r9}^
    d9a0:	vsubw.u8	<illegal reg q8.5>, <illegal reg q0.5>, d4
    d9a4:			; <UNDEFINED> instruction: 0xf1c000c5
    d9a8:	tstls	r1, r0, asr #4
    d9ac:	b	13d81d4 <fchmod@plt+0x13d614c>
    d9b0:			; <UNDEFINED> instruction: 0xf88d6113
    d9b4:	b	13d19e8 <fchmod@plt+0x13cf960>
    d9b8:			; <UNDEFINED> instruction: 0xf88d4113
    d9bc:	svclt	0x0098100a
    d9c0:	addeq	pc, r0, #192, 2	; 0x30
    d9c4:	bcc	21fe08 <fchmod@plt+0x21dd80>
    d9c8:			; <UNDEFINED> instruction: 0xf88d4620
    d9cc:	ldrbtmi	r3, [r9], #-8
    d9d0:			; <UNDEFINED> instruction: 0xf88d0a1b
    d9d4:			; <UNDEFINED> instruction: 0xf7ff3009
    d9d8:	andcs	pc, r8, #556	; 0x22c
    d9dc:	strtmi	sl, [r0], -r1, lsl #18
    d9e0:			; <UNDEFINED> instruction: 0xff86f7ff
    d9e4:	blmi	1a020c <fchmod@plt+0x19e184>
    d9e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d9ec:	blls	e7a5c <fchmod@plt+0xe59d4>
    d9f0:	qaddle	r4, sl, r1
    d9f4:	ldclt	0, cr11, [r0, #-16]
    d9f8:	ldmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d9fc:	andeq	r8, r1, r8, lsr #8
    da00:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    da04:	andeq	r8, r1, r6, asr #13
    da08:	andeq	r8, r1, ip, asr #7
    da0c:			; <UNDEFINED> instruction: 0x4604b538
    da10:	strmi	r4, [sp], -r8, lsl #12
    da14:			; <UNDEFINED> instruction: 0xffb8f7ff
    da18:	svcne	0x002ab1d4
    da1c:	andeq	pc, ip, r5, lsl #2
    da20:			; <UNDEFINED> instruction: 0xf8524623
    da24:	addmi	r4, r2, #4, 30
    da28:	ldrvs	lr, [r4], #-2639	; 0xfffff5b1
    da2c:	ldmdahi	r1, {r2, r3, r4, r6, r7, ip, sp, lr}^
    da30:	ldmdavs	r4, {r0, r3, r4, r7, ip, sp, lr}
    da34:	ldrcs	lr, [r4], #-2639	; 0xfffff5b1
    da38:	ldmdavs	r1, {r2, r3, r4, r6, ip, sp, lr}
    da3c:	blne	14ba50 <fchmod@plt+0x1499c8>
    da40:	strtmi	sp, [r8], -pc, ror #3
    da44:	pop	{r3, r4, r6, r9, sp}
    da48:	tstcs	r0, r8, lsr r0
    da4c:	blt	acba24 <fchmod@plt+0xac999c>
    da50:	svclt	0x0000bd38
    da54:	ldrlt	r4, [r0, #-2326]	; 0xfffff6ea
    da58:			; <UNDEFINED> instruction: 0x46044479
    da5c:	ldmda	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da60:	ldmdbmi	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
    da64:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    da68:	stmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da6c:	ldmdbmi	r2, {r6, r8, fp, ip, sp, pc}
    da70:	blmi	49627c <fchmod@plt+0x4941f4>
    da74:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    da78:	andvs	r4, sl, fp, ror r4
    da7c:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
    da80:	andcs	r4, r0, #245760	; 0x3c000
    da84:	ldrmi	r4, [r0], -pc, lsl #22
    da88:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    da8c:	andsvc	r6, sl, sl
    da90:	blmi	37ced8 <fchmod@plt+0x37ae50>
    da94:	andcs	r2, r2, #1
    da98:	andsvs	r4, sl, fp, ror r4
    da9c:	b	feecba74 <fchmod@plt+0xfeec99ec>
    daa0:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    daa4:	svclt	0x00183800
    daa8:	andsvc	r2, r8, r1
    daac:	svclt	0x0000bd10
    dab0:	andeq	r6, r0, r4, lsl #2
    dab4:	strdeq	r6, [r0], -lr
    dab8:	andeq	r8, r1, lr, asr r6
    dabc:	andseq	fp, r5, r8, lsl pc
    dac0:	andeq	r8, r1, ip, asr #12
    dac4:	andseq	fp, r5, r6, lsl #30
    dac8:	andeq	r8, r1, ip, lsr r6
    dacc:	andseq	fp, r5, lr, ror #29
    dad0:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    dad4:			; <UNDEFINED> instruction: 0x4604447b
    dad8:	movwcc	r6, #6171	; 0x181b
    dadc:	blmi	2c1b00 <fchmod@plt+0x2bfa78>
    dae0:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    dae4:			; <UNDEFINED> instruction: 0x4c09b908
    dae8:			; <UNDEFINED> instruction: 0x4620447c
    daec:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    daf0:			; <UNDEFINED> instruction: 0xf7f44478
    daf4:	tstlt	r0, ip, asr #18
    daf8:			; <UNDEFINED> instruction: 0xffacf7ff
    dafc:	stmdami	r5, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    db00:			; <UNDEFINED> instruction: 0xe7f94478
    db04:	andeq	r8, r1, r0, lsl #12
    db08:			; <UNDEFINED> instruction: 0x0015beb0
    db0c:	andeq	r1, r0, r4, ror #30
    db10:	andeq	r6, r0, ip, ror r0
    db14:	andeq	r6, r0, ip, asr r0
    db18:	andcc	lr, r2, #208, 18	; 0x340000
    db1c:	bne	ff4d9f28 <fchmod@plt+0xff4d7ea0>
    db20:	blle	1e554 <fchmod@plt+0x1c4cc>
    db24:	ldrmi	r4, [r1], #-1904	; 0xfffff890
    db28:			; <UNDEFINED> instruction: 0x4604b510
    db2c:	stmdbvs	r0, {r0, r1, r3, r6}
    db30:	rscvs	r0, r3, r9, asr #1
    db34:			; <UNDEFINED> instruction: 0xff60f7f9
    db38:	ldflts	f6, [r0, #-128]	; 0xffffff80
    db3c:			; <UNDEFINED> instruction: 0x4604b538
    db40:	cmplt	r2, r1, asr #32
    db44:	strcs	r6, [r0, #-2]
    db48:	eorcs	r2, r8, sl, lsl #6
    db4c:	rscvs	r6, r3, r5, lsr #1
    db50:			; <UNDEFINED> instruction: 0xff42f7f9
    db54:	andvs	r6, r5, r0, lsr #2
    db58:			; <UNDEFINED> instruction: 0x4608bd38
    db5c:	blx	1fcbb54 <fchmod@plt+0x1fc9acc>
    db60:	ldrb	r6, [r0, r0, lsr #32]!
    db64:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    db68:	stmib	r0, {r2, r9, sl, lr}^
    db6c:	stmib	r0, {r8, sl, ip, lr}^
    db70:	stmdbvs	r0, {r1, r8, sl, ip, lr}
    db74:	ldmda	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db78:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
    db7c:			; <UNDEFINED> instruction: 0x4604b538
    db80:	tstcs	r1, sp, lsl #12
    db84:			; <UNDEFINED> instruction: 0xffc8f7ff
    db88:	stmdbvs	r2!, {r0, r1, r5, r7, fp, sp, lr}
    db8c:	mrane	r2, r9, acc0
    db90:	bl	a5e1c <fchmod@plt+0xa3d94>
    db94:			; <UNDEFINED> instruction: 0xf8420183
    db98:	subvs	r5, r8, r3, lsr #32
    db9c:	svclt	0x0000bd38
    dba0:			; <UNDEFINED> instruction: 0x460eb5f8
    dba4:	strmi	r6, [r7], -r9, lsl #16
    dba8:			; <UNDEFINED> instruction: 0x4632b1f9
    dbac:			; <UNDEFINED> instruction: 0xf8522100
    dbb0:	strmi	r5, [ip], -r4, lsl #30
    dbb4:	stfcss	f3, [r0, #-4]
    dbb8:			; <UNDEFINED> instruction: 0x4638d1f9
    dbbc:	streq	lr, [r4, #2822]	; 0xb06
    dbc0:			; <UNDEFINED> instruction: 0xffaaf7ff
    dbc4:			; <UNDEFINED> instruction: 0xf8d768b8
    dbc8:	svcne	0x0033c010
    dbcc:	addeq	lr, r0, #12, 22	; 0x3000
    dbd0:	svcne	0x0004f853
    dbd4:			; <UNDEFINED> instruction: 0xf842429d
    dbd8:	mvnsle	r1, r4, lsl #22
    dbdc:	movwcs	r3, #1
    dbe0:	adcsvs	r4, ip, r4, lsl #8
    dbe4:	eorcc	pc, r4, ip, asr #16
    dbe8:			; <UNDEFINED> instruction: 0xf7ffbdf8
    dbec:			; <UNDEFINED> instruction: 0xf8d7ff95
    dbf0:	ldmvs	ip!, {r4, lr, pc}
    dbf4:			; <UNDEFINED> instruction: 0xf84c2300
    dbf8:	ldcllt	0, cr3, [r8, #144]!	; 0x90
    dbfc:	blmi	860484 <fchmod@plt+0x85e3fc>
    dc00:	ldrlt	r4, [r0, #1146]!	; 0x47a
    dc04:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
    dc08:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    dc0c:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    dc10:			; <UNDEFINED> instruction: 0xf04f9301
    dc14:	stcne	3, cr0, [fp, #-0]
    dc18:	movtlt	r9, #37632	; 0x9300
    dc1c:	movwcc	r2, #16640	; 0x4100
    dc20:	strmi	r9, [ip], -r0, lsl #6
    dc24:			; <UNDEFINED> instruction: 0xf8533101
    dc28:	bcs	18c40 <fchmod@plt+0x16bb8>
    dc2c:			; <UNDEFINED> instruction: 0x4638d1f7
    dc30:			; <UNDEFINED> instruction: 0xff72f7ff
    dc34:			; <UNDEFINED> instruction: 0xf8d768b8
    dc38:	svcne	0x002bc010
    dc3c:	streq	lr, [r4, #2821]	; 0xb05
    dc40:	addeq	lr, r0, #12, 22	; 0x3000
    dc44:	svcne	0x0004f853
    dc48:			; <UNDEFINED> instruction: 0xf842429d
    dc4c:	mvnsle	r1, r4, lsl #22
    dc50:	strmi	r3, [r4], #-1
    dc54:	bmi	325f4c <fchmod@plt+0x323ec4>
    dc58:			; <UNDEFINED> instruction: 0xf84c2300
    dc5c:	blmi	259cf4 <fchmod@plt+0x257c6c>
    dc60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dc64:	blls	67cd4 <fchmod@plt+0x65c4c>
    dc68:	qaddle	r4, sl, r7
    dc6c:	ldclt	0, cr11, [r0, #8]!
    dc70:			; <UNDEFINED> instruction: 0xff52f7ff
    dc74:			; <UNDEFINED> instruction: 0xc010f8d7
    dc78:			; <UNDEFINED> instruction: 0xe7ec68bc
    dc7c:	svc	0x00f8f7f3
    dc80:			; <UNDEFINED> instruction: 0x000181b4
    dc84:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    dc88:	andeq	r8, r1, r4, asr r1
    dc8c:	bmi	3facd0 <fchmod@plt+0x3f8c48>
    dc90:	addlt	fp, r3, r0, lsl #10
    dc94:	blmi	3b80ac <fchmod@plt+0x3b6024>
    dc98:			; <UNDEFINED> instruction: 0xf851447a
    dc9c:	ldmpl	r3, {r2, r8, r9, fp}^
    dca0:	movwls	r6, #6171	; 0x181b
    dca4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dca8:			; <UNDEFINED> instruction: 0xf7ff9100
    dcac:	bmi	28db50 <fchmod@plt+0x28bac8>
    dcb0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    dcb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dcb8:	subsmi	r9, sl, r1, lsl #22
    dcbc:	andlt	sp, r3, r4, lsl #2
    dcc0:	bl	14be3c <fchmod@plt+0x149db4>
    dcc4:	ldrbmi	fp, [r0, -r4]!
    dcc8:	svc	0x00d2f7f3
    dccc:	andeq	r8, r1, ip, lsl r1
    dcd0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    dcd4:	andeq	r8, r1, r2, lsl #2
    dcd8:	strmi	r6, [r4], -r1, lsl #18
    dcdc:	stmdavs	r0, {r3, r8, sl, ip, sp, pc}^
    dce0:	svc	0x008ef7f3
    dce4:	stmdami	r6, {r0, r2, r8, fp, lr}
    dce8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    dcec:			; <UNDEFINED> instruction: 0xf7f34478
    dcf0:	ldmib	r4, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    dcf4:			; <UNDEFINED> instruction: 0xf7f81200
    dcf8:	svclt	0x0000fd7b
    dcfc:	andeq	r5, r0, lr, lsl #29
    dd00:			; <UNDEFINED> instruction: 0x00004abc
    dd04:	strmi	fp, [sp], -r0, lsl #10
    dd08:	strmi	fp, [r4], -r3, lsl #1
    dd0c:	bmi	57a394 <fchmod@plt+0x57830c>
    dd10:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
    dd14:	andcs	r4, r0, r9, ror r4
    dd18:	andls	r4, r0, r3, lsr #12
    dd1c:			; <UNDEFINED> instruction: 0xf7f34608
    dd20:	ldmdbmi	r2, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    dd24:	andcs	r4, r5, #1179648	; 0x120000
    dd28:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    dd2c:	svc	0x0094f7f3
    dd30:	strtmi	r4, [r9], -r2, lsr #12
    dd34:	ldc2l	7, cr15, [ip, #-992]	; 0xfffffc20
    dd38:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    dd3c:	stmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd40:	cmplt	r8, r1, lsl #12
    dd44:	tstlt	r3, r3, lsl #16
    dd48:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    dd4c:	bmi	307ce0 <fchmod@plt+0x305c58>
    dd50:	ldrbtmi	r4, [sl], #-2315	; 0xfffff6f5
    dd54:			; <UNDEFINED> instruction: 0xe7de4479
    dd58:	stmdbmi	fp, {r1, r3, r9, fp, lr}
    dd5c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    dd60:	svclt	0x0000e7d9
    dd64:	andeq	r5, r0, sl, lsl #29
    dd68:	andeq	r5, r0, r4, lsl #29
    dd6c:	andeq	r5, r0, r0, asr lr
    dd70:	andeq	r4, r0, lr, ror sl
    dd74:	andeq	r5, r0, r6, ror #28
    dd78:	andeq	r5, r0, sl, asr #28
    dd7c:	andeq	r5, r0, r2, asr #28
    dd80:	andeq	r5, r0, r4, asr #28
    dd84:	andeq	r5, r0, r8, lsr lr
    dd88:	andeq	r5, r0, sl, lsr lr
    dd8c:	blmi	f20680 <fchmod@plt+0xf1e5f8>
    dd90:	ldmdami	ip!, {r1, r3, r4, r5, r6, sl, lr}
    dd94:			; <UNDEFINED> instruction: 0xb09fb5f0
    dd98:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    dd9c:	tstls	sp, #1769472	; 0x1b0000
    dda0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dda4:			; <UNDEFINED> instruction: 0xf840f7f6
    dda8:	strmi	r2, [r6], -r0, lsl #2
    ddac:	ldc2	7, cr15, [lr], #-980	; 0xfffffc2c
    ddb0:	ldrbtmi	r4, [r9], #-2357	; 0xfffff6cb
    ddb4:	strmi	r6, [r5], -r7, asr #16
    ddb8:			; <UNDEFINED> instruction: 0xf7f44638
    ddbc:			; <UNDEFINED> instruction: 0x4604e8f2
    ddc0:	eorsle	r2, r3, r0, lsl #16
    ddc4:	bge	a0290 <fchmod@plt+0x9e208>
    ddc8:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    ddcc:	mrc	7, 6, APSR_nzcv, cr2, cr3, {7}
    ddd0:	stmdacs	r1, {r0, r9, fp, ip, pc}
    ddd4:	strtmi	sp, [r0], -r7, asr #2
    ddd8:			; <UNDEFINED> instruction: 0xf7f49201
    dddc:	ldmib	sp, {r1, r3, r4, r7, fp, sp, lr, pc}^
    dde0:	svcmi	0x002b2401
    dde4:	stmiavs	r9!, {r0, r1, sp}
    dde8:	eorsvs	r4, ip, pc, ror r4
    ddec:	stmdb	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ddf0:	strtmi	fp, [r8], -r8, lsr #3
    ddf4:	stc2l	7, cr15, [r0, #-980]	; 0xfffffc2c
    ddf8:			; <UNDEFINED> instruction: 0xf7f34630
    ddfc:	blmi	989974 <fchmod@plt+0x9878ec>
    de00:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    de04:	stmdale	r4!, {r0, sl, fp, sp}
    de08:	blmi	76069c <fchmod@plt+0x75e614>
    de0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    de10:	blls	767e80 <fchmod@plt+0x765df8>
    de14:	tstle	sl, sl, asr r0
    de18:	andslt	r4, pc, r0, lsr #12
    de1c:	blmi	7fd5e4 <fchmod@plt+0x7fb55c>
    de20:	andcs	r3, r1, #16777216	; 0x1000000
    de24:	ldrbtmi	r6, [fp], #-60	; 0xffffffc4
    de28:			; <UNDEFINED> instruction: 0xe7e2701a
    de2c:	ldmda	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de30:	blcs	a7e44 <fchmod@plt+0xa5dbc>
    de34:	bge	bda5c <fchmod@plt+0xbb9d4>
    de38:	ldmdbmi	r9, {r0, r1, r4, r6, r7, ip, lr, pc}
    de3c:	ldmdami	r9, {r0, r2, r9, sp}
    de40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    de44:	svc	0x0008f7f3
    de48:			; <UNDEFINED> instruction: 0xf7f84639
    de4c:			; <UNDEFINED> instruction: 0xf7f3fcd1
    de50:	ldmdbmi	r5, {r4, r8, r9, sl, fp, sp, lr, pc}
    de54:	ldmdami	r5, {r0, r2, r9, sp}
    de58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    de5c:	mrc	7, 7, APSR_nzcv, cr12, cr3, {7}
    de60:			; <UNDEFINED> instruction: 0xf7f84621
    de64:	ldmdbmi	r2, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    de68:	ldmdami	r2, {r0, r2, r9, sp}
    de6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    de70:	mrc	7, 7, APSR_nzcv, cr2, cr3, {7}
    de74:			; <UNDEFINED> instruction: 0xf7f84639
    de78:	svclt	0x0000fc9d
    de7c:	andeq	r8, r1, r4, lsr #32
    de80:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    de84:	andeq	r5, r0, lr, lsl #28
    de88:	andeq	r4, r0, lr, asr lr
    de8c:	andeq	r5, r0, r6, lsl #28
    de90:	strdeq	r8, [r1], -r0
    de94:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    de98:	andeq	r7, r1, r8, lsr #31
    de9c:	andseq	fp, r5, lr, ror #22
    dea0:	andeq	r5, r0, r4, ror sp
    dea4:	andeq	r4, r0, r6, ror #18
    dea8:	andeq	r5, r0, r4, lsr #27
    deac:	andeq	r4, r0, lr, asr #18
    deb0:	andeq	r5, r0, r8, ror #26
    deb4:	andeq	r4, r0, sl, lsr r9
    deb8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    debc:	stmdacs	r0, {r3, r4, fp, sp, lr}
    dec0:	ldrbmi	sp, [r0, -r0, lsl #22]!
    dec4:	svclt	0x0000e762
    dec8:	andeq	r8, r1, lr, lsl r2
    decc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ded0:			; <UNDEFINED> instruction: 0x47706018
    ded4:	andeq	r8, r1, sl, lsl #4
    ded8:	blmi	1bb300 <fchmod@plt+0x1b9278>
    dedc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    dee0:	blle	d8ae8 <fchmod@plt+0xd6a60>
    dee4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    dee8:	stclt	8, cr7, [r8, #-96]	; 0xffffffa0
    deec:			; <UNDEFINED> instruction: 0xff4ef7ff
    def0:	svclt	0x0000e7f8
    def4:	strdeq	r8, [r1], -ip
    def8:	andseq	fp, r5, lr, lsr #21
    defc:	cfstr32mi	mvfx11, [r5], {16}
    df00:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    df04:	ldfltd	f3, [r0, #-0]
    df08:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    df0c:			; <UNDEFINED> instruction: 0xff8cf7f5
    df10:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
    df14:	mulseq	r5, r4, sl
    df18:	andeq	r5, r0, sl, lsr sp
    df1c:	push	{r1, r4, r5, r8, r9, fp, lr}
    df20:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    df24:	strmi	fp, [r0], r2, lsl #1
    df28:	ldrdls	pc, [r0], -r3
    df2c:	ldrmi	r4, [r5], -pc, lsl #12
    df30:	svceq	0x0000f1b9
    df34:			; <UNDEFINED> instruction: 0x4c2ddb40
    df38:			; <UNDEFINED> instruction: 0xf104447c
    df3c:			; <UNDEFINED> instruction: 0xf7fe0008
    df40:	stmdavs	r6!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    df44:	eorsle	r2, fp, r0, lsl #28
    df48:			; <UNDEFINED> instruction: 0xf7f34630
    df4c:	stcmi	15, cr14, [r8], #-416	; 0xfffffe60
    df50:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    df54:	strmi	r3, [r2], -r8, lsl #8
    df58:			; <UNDEFINED> instruction: 0xf7fe4620
    df5c:	strtmi	pc, [r0], -r9, ror #30
    df60:			; <UNDEFINED> instruction: 0xf7fe212f
    df64:			; <UNDEFINED> instruction: 0xf8d8fec1
    df68:	ldmdavs	r9, {ip, sp}^
    df6c:	tstls	r1, r8, lsl #12
    df70:	svc	0x0054f7f3
    df74:	strmi	r9, [r2], -r1, lsl #18
    df78:			; <UNDEFINED> instruction: 0xf7fe4620
    df7c:	ldmvs	fp!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    df80:	svclt	0x00082b01
    df84:	svceq	0x0001f1b9
    df88:	ldcmi	0, cr13, [sl], {41}	; 0x29
    df8c:	ldrbtmi	r2, [ip], #-302	; 0xfffffed2
    df90:	streq	pc, [r8], -r4, lsl #2
    df94:			; <UNDEFINED> instruction: 0xf7fe4630
    df98:	strtmi	pc, [r8], -r7, lsr #29
    df9c:	svc	0x003ef7f3
    dfa0:	strmi	r4, [r2], -r9, lsr #12
    dfa4:			; <UNDEFINED> instruction: 0xf7fe4630
    dfa8:	ldrtmi	pc, [r0], -r3, asr #30	; <UNPREDICTABLE>
    dfac:			; <UNDEFINED> instruction: 0xff52f7fe
    dfb0:	andlt	r6, r2, r0, lsr #18
    dfb4:			; <UNDEFINED> instruction: 0x87f0e8bd
    dfb8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    dfbc:	ldr	r4, [sl, r1, lsl #13]!
    dfc0:	ldrsbtge	pc, [r4], -pc	; <UNPREDICTABLE>
    dfc4:			; <UNDEFINED> instruction: 0x465044fa
    dfc8:			; <UNDEFINED> instruction: 0xff2ef7f5
    dfcc:	rsbvs	r4, r0, r6, lsl #12
    dfd0:			; <UNDEFINED> instruction: 0xd1b92800
    dfd4:			; <UNDEFINED> instruction: 0xf7f54650
    dfd8:	rsbvs	pc, r0, r7, lsr #30
    dfdc:	ldmvs	r9!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    dfe0:			; <UNDEFINED> instruction: 0xf7f54620
    dfe4:			; <UNDEFINED> instruction: 0xe7d0f9fb
    dfe8:			; <UNDEFINED> instruction: 0x000181b6
    dfec:	andseq	fp, r5, ip, asr sl
    dff0:	andseq	fp, r5, r2, asr #20
    dff4:	andseq	fp, r5, r6, lsl #20
    dff8:	andeq	r5, r0, r0, lsl #25
    dffc:	cfstr32mi	mvfx11, [r6], {16}
    e000:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    e004:	ldcl	7, cr15, [r6, #972]	; 0x3cc
    e008:	movwcs	r4, #2052	; 0x804
    e00c:	ldrbtmi	r6, [r8], #-99	; 0xffffff9d
    e010:			; <UNDEFINED> instruction: 0xff0af7f5
    e014:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
    e018:	mulseq	r5, r4, r9
    e01c:	andeq	r5, r0, r6, lsr ip
    e020:	mvnsmi	lr, #737280	; 0xb4000
    e024:	streq	pc, [r8, -r0, lsl #2]
    e028:			; <UNDEFINED> instruction: 0x461d6814
    e02c:			; <UNDEFINED> instruction: 0x46164638
    e030:			; <UNDEFINED> instruction: 0xf7f84689
    e034:	stmdavc	r3!, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    e038:			; <UNDEFINED> instruction: 0x4628b333
    e03c:			; <UNDEFINED> instruction: 0xf0004621
    e040:	strmi	pc, [r0], r3, ror #31
    e044:	stmvs	r3, {r4, r5, r7, r8, ip, sp, pc}
    e048:	stmdavc	r0!, {r2, r3, r4, sl, lr}
    e04c:	strtmi	r2, [r5], -r4, lsl #2
    e050:			; <UNDEFINED> instruction: 0xf7f53401
    e054:	stmdacs	r0, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    e058:			; <UNDEFINED> instruction: 0xf019d1f7
    e05c:			; <UNDEFINED> instruction: 0xf8d80f01
    e060:	tstle	lr, r4
    e064:	cmnlt	r3, fp, lsr #16
    e068:	andcs	r4, r5, #344064	; 0x54000
    e06c:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    e070:	and	r4, lr, r8, ror r4
    e074:	svceq	0x0002f019
    e078:			; <UNDEFINED> instruction: 0x4605bf1c
    e07c:	rscscc	pc, pc, pc, asr #32
    e080:	eorsvs	sp, r5, pc
    e084:	mvnshi	lr, #12386304	; 0xbd0000
    e088:	andcs	r4, r5, #245760	; 0x3c000
    e08c:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    e090:			; <UNDEFINED> instruction: 0xf7f34478
    e094:	strmi	lr, [r1], -r2, ror #27
    e098:	pop	{r3, r4, r5, r9, sl, lr}
    e09c:			; <UNDEFINED> instruction: 0xf7f843f8
    e0a0:	stmdbmi	fp, {r0, r3, r4, r7, r8, sl, fp, ip, sp, pc}
    e0a4:	stmdami	fp, {r0, r2, r9, sp}
    e0a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e0ac:	ldcl	7, cr15, [r4, #972]	; 0x3cc
    e0b0:	strmi	r4, [r1], -r2, lsr #12
    e0b4:	pop	{r3, r4, r5, r9, sl, lr}
    e0b8:			; <UNDEFINED> instruction: 0xf7f843f8
    e0bc:	svclt	0x0000bd8b
    e0c0:	andeq	r5, r0, lr, lsl #24
    e0c4:	andeq	r4, r0, r8, lsr r7
    e0c8:			; <UNDEFINED> instruction: 0x00005bbe
    e0cc:	andeq	r4, r0, r8, lsl r7
    e0d0:			; <UNDEFINED> instruction: 0x00005bb8
    e0d4:	strdeq	r4, [r0], -lr
    e0d8:			; <UNDEFINED> instruction: 0x4605b5f0
    e0dc:	addlt	r6, r3, r4, lsl #16
    e0e0:	movwlt	r7, #34848	; 0x8820
    e0e4:			; <UNDEFINED> instruction: 0xf7f52102
    e0e8:	stmiblt	r8, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    e0ec:	tstlt	r8, #32, 16	; 0x200000
    e0f0:	tstcs	r2, r7, lsr #12
    e0f4:	mcr2	7, 2, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    e0f8:	blne	eba820 <fchmod@plt+0xeb8798>
    e0fc:	andls	r4, r1, #16, 28	; 0x100
    e100:			; <UNDEFINED> instruction: 0x4630447e
    e104:	stc2l	7, cr15, [r8, #1016]	; 0x3f8
    e108:	strtmi	r9, [r1], -r1, lsl #20
    e10c:			; <UNDEFINED> instruction: 0xf7fe4630
    e110:	ldrtmi	pc, [r0], -pc, lsl #29	; <UNPREDICTABLE>
    e114:	mrc2	7, 4, pc, cr14, cr14, {7}
    e118:	ldmvs	r0!, {r0, r1, r2, r3, r5, sp, lr}
    e11c:	ldcllt	0, cr11, [r0, #12]!
    e120:	svceq	0x0001f814
    e124:	bicsle	r2, sp, r0, lsl #16
    e128:	eorvs	r2, ip, r0
    e12c:			; <UNDEFINED> instruction: 0xf817e7f6
    e130:	stmdacs	r0, {r0, r8, r9, sl, fp}
    e134:	ubfx	sp, sp, #3, #1
    e138:	strtmi	r4, [r7], -r2, lsl #12
    e13c:	svclt	0x0000e7de
    e140:	andseq	fp, r5, r8, lsr #17
    e144:			; <UNDEFINED> instruction: 0x4607b5f0
    e148:	addlt	r3, r3, r1
    e14c:	ldrmi	r4, [r6], -r8, lsl #5
    e150:			; <UNDEFINED> instruction: 0xf811d216
    e154:	cdpne	12, 4, cr2, cr12, cr1, {0}
    e158:	andle	r2, r3, r0, lsr #20
    e15c:	stcpl	8, cr15, [r1, #-80]	; 0xffffffb0
    e160:	mvnsle	r2, r0, lsr #26
    e164:	andle	r4, fp, #160, 4
    e168:	addsmi	r1, r4, #1824	; 0x720
    e16c:	stmdals	r9, {r3, r9, ip, lr, pc}
    e170:	bne	fe255300 <fchmod@plt+0xfe253278>
    e174:	andsvs	r6, sl, r4
    e178:	andsvs	r9, r9, r8, lsl #22
    e17c:	ldcllt	0, cr11, [r0, #12]!
    e180:	andcs	r4, r5, #8, 18	; 0x20000
    e184:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    e188:			; <UNDEFINED> instruction: 0xf7f34478
    e18c:	blne	ffd0972c <fchmod@plt+0xffd076a4>
    e190:	blcs	ffea09b0 <fchmod@plt+0xffe9e928>
    e194:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    e198:	mvnscs	fp, #168, 30	; 0x2a0
    e19c:	stmdals	sl, {r0, r9, sl, lr}
    e1a0:	blx	1ecc196 <fchmod@plt+0x1eca10e>
    e1a4:	andeq	r5, r0, sl, lsl #22
    e1a8:	andeq	r4, r0, r0, lsr #12
    e1ac:	strdeq	r4, [r0], -sl
    e1b0:			; <UNDEFINED> instruction: 0x4605b5f8
    e1b4:			; <UNDEFINED> instruction: 0x461c4618
    e1b8:			; <UNDEFINED> instruction: 0xf7fb4616
    e1bc:	ldmdblt	r0!, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    e1c0:			; <UNDEFINED> instruction: 0xf7fc4620
    e1c4:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    e1c8:	subsvs	r6, sl, r2, asr #16
    e1cc:			; <UNDEFINED> instruction: 0x4607bdf8
    e1d0:	stmdami	r7, {r1, r2, r8, fp, lr}
    e1d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e1d8:			; <UNDEFINED> instruction: 0xf7f34478
    e1dc:	bls	1c96dc <fchmod@plt+0x1c7654>
    e1e0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, sl, lr}
    e1e4:	ldrtmi	r4, [r0], -r1, lsl #12
    e1e8:	blx	15cc1de <fchmod@plt+0x15ca156>
    e1ec:	andeq	r5, r0, sl, ror #21
    e1f0:	ldrdeq	r4, [r0], -r0
    e1f4:	ldrbmi	lr, [r0, sp, lsr #18]!
    e1f8:	ldmdavc	r9, {r0, r4, r7, r9, sl, lr}
    e1fc:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, pc}
    e200:	ldmdavs	r2, {r1, r2, r6, ip, lr, pc}^
    e204:	ldrble	r0, [fp, #-1938]	; 0xfffff86e
    e208:	ldrmi	r4, [r8], -r5, lsl #12
    e20c:	svcvs	0x00b0f855
    e210:	stc2	7, cr15, [sl, #996]	; 0x3e4
    e214:	stmdavc	r0, {r1, r7, r9, sl, lr}
    e218:	eorsle	r2, r5, r0, lsl #16
    e21c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e220:	and	r4, r2, r4, asr r6
    e224:	svceq	0x0001f814
    e228:	tstcs	r4, r0, asr #2
    e22c:	ldc2	7, cr15, [r0, #980]!	; 0x3d4
    e230:	rscsle	r2, r7, r0, lsl #16
    e234:	tstlt	fp, r3, lsr #16
    e238:	blhi	8c250 <fchmod@plt+0x8a1c8>
    e23c:	orrslt	r6, r0, r8, lsr #16
    e240:			; <UNDEFINED> instruction: 0x4605693b
    e244:	andge	pc, r3, r0, asr #16
    e248:	ldmdblt	r8, {r5, fp, ip, sp, lr}
    e24c:			; <UNDEFINED> instruction: 0xf814e01c
    e250:	biclt	r0, r8, r1, lsl #30
    e254:			; <UNDEFINED> instruction: 0xf7f52104
    e258:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    e25c:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    e260:	ssatmi	fp, #3, r0, lsl #3
    e264:	bllt	bc81dc <fchmod@plt+0xbc6154>
    e268:			; <UNDEFINED> instruction: 0xf7f92014
    e26c:	ldmdbvs	fp!, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
    e270:	stmib	r0, {r1, r2, sp, lr}^
    e274:	stmib	r0, {r0, r1, r9, sl, sp, lr}^
    e278:	eorvs	r6, r8, r1, lsl #12
    e27c:			; <UNDEFINED> instruction: 0xf8404605
    e280:	stmdavc	r0!, {r0, r1, sp, pc}
    e284:	mvnle	r2, r0, lsl #16
    e288:	stmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    e28c:			; <UNDEFINED> instruction: 0x87f0e8bd
    e290:	andcs	r4, r5, #229376	; 0x38000
    e294:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    e298:			; <UNDEFINED> instruction: 0xf7f34478
    e29c:	ldmdavs	sl!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    e2a0:	strbmi	r4, [r8], -r1, lsl #12
    e2a4:	blx	ffe4c298 <fchmod@plt+0xffe4a210>
    e2a8:	andcs	r4, r5, #163840	; 0x28000
    e2ac:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    e2b0:			; <UNDEFINED> instruction: 0xe7f24478
    e2b4:	andcs	r4, r5, #147456	; 0x24000
    e2b8:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    e2bc:			; <UNDEFINED> instruction: 0xe7ec4478
    e2c0:	andcs	r4, r5, #8, 18	; 0x20000
    e2c4:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    e2c8:			; <UNDEFINED> instruction: 0xe7e64478
    e2cc:	andeq	r5, r0, r2, asr sl
    e2d0:	andeq	r4, r0, r0, lsl r5
    e2d4:	ldrdeq	r5, [r0], -sl
    e2d8:	strdeq	r4, [r0], -r8
    e2dc:	andeq	r5, r0, sl, lsl #21
    e2e0:	andeq	r4, r0, ip, ror #9
    e2e4:	andeq	r5, r0, r6, asr #20
    e2e8:	andeq	r4, r0, r0, ror #9
    e2ec:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    e2f0:	ldrlt	r4, [r8, #-1904]!	; 0xfffff890
    e2f4:	bls	11fb5c <fchmod@plt+0x11dad4>
    e2f8:	ldmdbvs	r5, {r2, r3, r9, sl, lr}
    e2fc:	ldc2	7, cr15, [r4, #-996]	; 0xfffffc1c
    e300:	ldflts	f5, [r8, #-384]!	; 0xfffffe80
    e304:	addlt	fp, r2, r0, ror r5
    e308:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    e30c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    e310:	andlt	fp, r2, ip, lsl #18
    e314:	ldcmi	13, cr11, [r3], {112}	; 0x70
    e318:			; <UNDEFINED> instruction: 0x460e4615
    e31c:	tstcs	r0, r1, lsl #20
    e320:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    e324:	mrc2	7, 3, pc, cr12, cr15, {7}
    e328:	stccc	6, cr4, [r0], {4}
    e32c:	andeq	pc, r8, r5, lsl #2
    e330:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    e334:	ldc2	7, cr15, [r4], {248}	; 0xf8
    e338:	blls	1bc7c0 <fchmod@plt+0x1ba738>
    e33c:	ldrbtpl	r6, [r4], #2331	; 0x91b
    e340:	ldcllt	0, cr11, [r0, #-8]!
    e344:	andcs	r4, r5, #8, 18	; 0x20000
    e348:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    e34c:			; <UNDEFINED> instruction: 0xf7f34478
    e350:	bls	1c9568 <fchmod@plt+0x1c74e0>
    e354:	ldmdavs	r2, {r0, r1, r3, r5, r8, fp, sp, lr}
    e358:	strtmi	r4, [r8], -r1, lsl #12
    e35c:	blx	fe74c350 <fchmod@plt+0xfe74a2c8>
    e360:	andeq	r7, r1, r6, lsr #21
    e364:	andeq	r0, r0, r8, ror #3
    e368:	andeq	r5, r0, r2, lsl #21
    e36c:	andeq	r4, r0, ip, asr r4
    e370:	addlt	fp, r2, r0, ror r5
    e374:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    e378:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    e37c:	andlt	fp, r2, ip, lsl #18
    e380:	ldcmi	13, cr11, [r2], {112}	; 0x70
    e384:			; <UNDEFINED> instruction: 0x460e4615
    e388:	tstcs	r0, r1, lsl #20
    e38c:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    e390:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    e394:			; <UNDEFINED> instruction: 0xf1054604
    e398:			; <UNDEFINED> instruction: 0xf7f80008
    e39c:	stmdblt	r0!, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    e3a0:	ldmdbvs	fp, {r1, r2, r8, r9, fp, ip, pc}
    e3a4:	strdlt	r5, [r2], -r4
    e3a8:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    e3ac:	stmdami	r9, {r0, r2, r9, sp}
    e3b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e3b4:	mrrc	7, 15, pc, r0, cr3	; <UNPREDICTABLE>
    e3b8:	stmdbvs	fp!, {r1, r2, r9, fp, ip, pc}
    e3bc:			; <UNDEFINED> instruction: 0x46016812
    e3c0:			; <UNDEFINED> instruction: 0xf7fb4628
    e3c4:	svclt	0x0000fa69
    e3c8:	andeq	r7, r1, sl, lsr sl
    e3cc:	andeq	r0, r0, ip, lsr #4
    e3d0:	andeq	r5, r0, ip, lsr sl
    e3d4:	strdeq	r4, [r0], -r6
    e3d8:	strdlt	fp, [r3], r0
    e3dc:			; <UNDEFINED> instruction: 0x461c4618
    e3e0:	svcls	0x0008460d
    e3e4:			; <UNDEFINED> instruction: 0xf7f44616
    e3e8:	stmvs	r3, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e3ec:	blcs	a6794 <fchmod@plt+0xa470c>
    e3f0:	andlt	sp, r3, r1
    e3f4:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    e3f8:	stmdami	fp, {r0, r2, r9, sp}
    e3fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e400:	stc	7, cr15, [sl], #-972	; 0xfffffc34
    e404:	movwls	r6, #6203	; 0x183b
    e408:	strtmi	r9, [r0], -r0
    e40c:			; <UNDEFINED> instruction: 0xff04f7f4
    e410:	movwne	lr, #2525	; 0x9dd
    e414:	andls	r4, r8, r2, lsr #12
    e418:	andlt	r4, r3, r0, lsr r6
    e41c:	ldrhtmi	lr, [r0], #141	; 0x8d
    e420:	blt	14cc414 <fchmod@plt+0x14ca38c>
    e424:	andeq	r5, r0, r4, lsr #20
    e428:	andeq	r4, r0, sl, lsr #7
    e42c:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    e430:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    e434:	ldrmi	r4, [r8], -r4, lsl #12
    e438:	ldc2l	7, cr15, [r6], #-996	; 0xfffffc1c
    e43c:	ldflts	f6, [r0, #-896]	; 0xfffffc80
    e440:	mvnsmi	lr, sp, lsr #18
    e444:	ldrmi	fp, [r5], -r2, lsl #1
    e448:	movwls	r4, #2593	; 0xa21
    e44c:	ldmdavc	r9, {r2, r3, r4, r9, sl, lr}
    e450:	blmi	81f640 <fchmod@plt+0x81d5b8>
    e454:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    e458:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e45c:			; <UNDEFINED> instruction: 0xf04f9301
    e460:	blmi	74f068 <fchmod@plt+0x74cfe0>
    e464:	ldmdblt	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e468:	blmi	6a0ce0 <fchmod@plt+0x69ec58>
    e46c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e470:	blls	684e0 <fchmod@plt+0x66458>
    e474:	tstle	fp, sl, asr r0
    e478:	pop	{r1, ip, sp, pc}
    e47c:	svcmi	0x001881f0
    e480:	strbtmi	r4, [sl], -r6, lsl #12
    e484:	strtmi	r2, [r8], -r2, lsl #2
    e488:			; <UNDEFINED> instruction: 0xf7ff59db
    e48c:	strmi	pc, [r7], -r9, asr #27
    e490:	andeq	pc, r8, r5, lsl #2
    e494:	blx	194c47e <fchmod@plt+0x194a3f6>
    e498:	blls	3ca20 <fchmod@plt+0x3a998>
    e49c:	cmnvs	r7, fp, lsl #2
    e4a0:	movwcs	lr, #22498	; 0x57e2
    e4a4:	cmnvs	r3, r0, lsr #12
    e4a8:	ldc2	7, cr15, [lr], #-996	; 0xfffffc1c
    e4ac:			; <UNDEFINED> instruction: 0xe7db61b0
    e4b0:	bl	ff7cc484 <fchmod@plt+0xff7ca3fc>
    e4b4:	andcs	r4, r5, #180224	; 0x2c000
    e4b8:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    e4bc:			; <UNDEFINED> instruction: 0xf7f34478
    e4c0:			; <UNDEFINED> instruction: 0xf8d8ebcc
    e4c4:	stmdbvs	fp!, {sp}
    e4c8:	strtmi	r4, [r8], -r1, lsl #12
    e4cc:			; <UNDEFINED> instruction: 0xf9e4f7fb
    e4d0:	andeq	r7, r1, r4, ror #18
    e4d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e4d8:	andeq	r7, r1, r0, asr r9
    e4dc:	andeq	r7, r1, r8, asr #18
    e4e0:	andeq	r0, r0, r0, lsl r2
    e4e4:	muleq	r0, lr, r9
    e4e8:	andeq	r4, r0, ip, ror #5
    e4ec:			; <UNDEFINED> instruction: 0x4614b5f0
    e4f0:	addlt	r6, r5, r2, asr r8
    e4f4:	ldrbeq	r4, [r1, -pc, lsr #28]
    e4f8:	ldrbtmi	r9, [lr], #-771	; 0xfffffcfd
    e4fc:	ldreq	sp, [r3, r0, asr #8]
    e500:	andlt	sp, r5, r1, lsl #10
    e504:	blmi	b3dccc <fchmod@plt+0xb3bc44>
    e508:	andls	sl, r2, #12288	; 0x3000
    e50c:	tstcs	r1, r5, lsl #12
    e510:	ldmpl	r3!, {r5, r9, sl, lr}^
    e514:	streq	pc, [r8, -r4, lsl #2]
    e518:			; <UNDEFINED> instruction: 0xf7ff9301
    e51c:	strmi	pc, [r3], -r1, lsl #27
    e520:	adcvs	r4, fp, r8, lsr r6
    e524:	blx	74c50e <fchmod@plt+0x74a486>
    e528:	stmdacs	r0, {r1, r9, fp, ip, pc}
    e52c:	blmi	902a08 <fchmod@plt+0x900980>
    e530:	andls	r2, r1, #1073741824	; 0x40000000
    e534:	ldmpl	r3!, {r5, r9, sl, lr}^
    e538:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    e53c:	ldrtmi	r4, [r8], -r3, lsl #12
    e540:			; <UNDEFINED> instruction: 0xf7f860eb
    e544:	bls	8d180 <fchmod@plt+0x8b0f8>
    e548:	bllt	181fd54 <fchmod@plt+0x181dccc>
    e54c:			; <UNDEFINED> instruction: 0x46204b1c
    e550:			; <UNDEFINED> instruction: 0xf7ff58f3
    e554:	strmi	pc, [r3], -r5, ror #26
    e558:			; <UNDEFINED> instruction: 0x612b4638
    e55c:	blx	4c546 <fchmod@plt+0x4a4be>
    e560:	sbcle	r2, lr, r0, lsl #16
    e564:	andcs	r4, r5, #376832	; 0x5c000
    e568:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    e56c:			; <UNDEFINED> instruction: 0xf7f34478
    e570:	bls	2c9348 <fchmod@plt+0x2c72c0>
    e574:	ldmdavs	r2, {r0, r1, r5, r8, fp, sp, lr}
    e578:	strtmi	r4, [r0], -r1, lsl #12
    e57c:			; <UNDEFINED> instruction: 0xf98cf7fb
    e580:	andcs	r4, r5, #294912	; 0x48000
    e584:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    e588:			; <UNDEFINED> instruction: 0xf7f34478
    e58c:	blls	2c932c <fchmod@plt+0x2c72a4>
    e590:			; <UNDEFINED> instruction: 0x4601681a
    e594:			; <UNDEFINED> instruction: 0xf7fb4620
    e598:	stmdbmi	lr, {r0, r1, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    e59c:	stmdami	lr, {r0, r2, r9, sp}
    e5a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e5a4:	stmdbmi	sp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e5a8:	stmdami	sp, {r0, r2, r9, sp}
    e5ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e5b0:	svclt	0x0000e7dd
    e5b4:			; <UNDEFINED> instruction: 0x000178ba
    e5b8:	andeq	r0, r0, r4, ror #3
    e5bc:	andeq	r0, r0, r0, asr #4
    e5c0:	ldrdeq	r0, [r0], -r8
    e5c4:	andeq	r5, r0, r6, lsl #19
    e5c8:	andeq	r4, r0, ip, lsr r2
    e5cc:	andeq	r5, r0, sl, ror #17
    e5d0:	andeq	r4, r0, r0, lsr #4
    e5d4:	andeq	r5, r0, r4, lsl #18
    e5d8:	andeq	r4, r0, r6, lsl #4
    e5dc:	andeq	r5, r0, ip, lsl r9
    e5e0:	strdeq	r4, [r0], -sl
    e5e4:			; <UNDEFINED> instruction: 0x4614b570
    e5e8:	ldrmi	r3, [sl], -ip, lsr #2
    e5ec:	cfmadd32ls	mvax1, mvfx4, mvfx4, mvfx0
    e5f0:			; <UNDEFINED> instruction: 0xf7fb461d
    e5f4:	stmdacs	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    e5f8:	vldmdblt	r0!, {d29-d28}
    e5fc:	andcs	r4, r5, #114688	; 0x1c000
    e600:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    e604:			; <UNDEFINED> instruction: 0xf7f34478
    e608:	ldmdavs	r2!, {r3, r5, r8, r9, fp, sp, lr, pc}
    e60c:	strmi	r4, [r1], -fp, lsr #12
    e610:	pop	{r5, r9, sl, lr}
    e614:			; <UNDEFINED> instruction: 0xf7fb4070
    e618:	svclt	0x0000b981
    e61c:	andeq	r5, r0, r6, lsl r9
    e620:	andeq	r4, r0, r4, lsr #3
    e624:			; <UNDEFINED> instruction: 0x460cb5f0
    e628:	addlt	r4, r3, sl, lsl r8
    e62c:			; <UNDEFINED> instruction: 0x4616491a
    e630:	andcs	r4, r5, #120, 8	; 0x78000000
    e634:			; <UNDEFINED> instruction: 0x461d4479
    e638:			; <UNDEFINED> instruction: 0xf7f39f08
    e63c:	ldmdavs	sl!, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    e640:	ldrtmi	r4, [r0], -r1, lsl #12
    e644:			; <UNDEFINED> instruction: 0xf940f7fb
    e648:	movwlt	r7, #14379	; 0x382b
    e64c:	bicslt	r6, r6, r6, ror #22
    e650:	biclt	r7, r3, r3, lsr r8
    e654:			; <UNDEFINED> instruction: 0xf7f36b20
    e658:	strmi	lr, [r3], -r2, ror #23
    e65c:			; <UNDEFINED> instruction: 0x461e4630
    e660:	bl	ff74c634 <fchmod@plt+0xff74a5ac>
    e664:	andcc	r4, r2, r0, lsr r4
    e668:	blx	34c656 <fchmod@plt+0x34a5ce>
    e66c:	blvs	9e9400 <fchmod@plt+0x9e7378>
    e670:	rscscc	pc, pc, #79	; 0x4f
    e674:	stmib	sp, {r0, r8, sp}^
    e678:	blmi	22b280 <fchmod@plt+0x2291f8>
    e67c:			; <UNDEFINED> instruction: 0x4606447b
    e680:	bl	ffdcc654 <fchmod@plt+0xffdca5cc>
    e684:	strtmi	r6, [r8], -r6, lsr #6
    e688:	blx	13cc676 <fchmod@plt+0x13ca5ee>
    e68c:	andlt	r6, r3, r0, ror #6
    e690:	svclt	0x0000bdf0
    e694:	andeq	r4, r0, r8, ror r1
    e698:	andeq	r5, r0, r0, lsl #18
    e69c:	ldrdeq	r5, [r0], -r4
    e6a0:			; <UNDEFINED> instruction: 0x4614b570
    e6a4:	mcrls	8, 0, r6, cr4, cr2, {2}
    e6a8:	ldrle	r0, [sl], #-1873	; 0xfffff8af
    e6ac:	strle	r0, [r0, #-1938]	; 0xfffff86e
    e6b0:			; <UNDEFINED> instruction: 0xf100bd70
    e6b4:	ldrmi	r0, [sl], -r0, lsr #2
    e6b8:	ldrmi	r4, [sp], -r0, lsr #12
    e6bc:	ldc2	7, cr15, [r0], #-1004	; 0xfffffc14
    e6c0:	ble	ffd586c8 <fchmod@plt+0xffd56640>
    e6c4:	andcs	r4, r5, #212992	; 0x34000
    e6c8:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    e6cc:			; <UNDEFINED> instruction: 0xf7f34478
    e6d0:	ldmdavs	r2!, {r2, r6, r7, r9, fp, sp, lr, pc}
    e6d4:	strmi	r4, [r1], -fp, lsr #12
    e6d8:	pop	{r5, r9, sl, lr}
    e6dc:			; <UNDEFINED> instruction: 0xf7fb4070
    e6e0:	stmdbmi	r8, {r0, r2, r3, r4, r8, fp, ip, sp, pc}
    e6e4:	stmdami	r8, {r0, r2, r9, sp}
    e6e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e6ec:	b	fed4c6c0 <fchmod@plt+0xfed4a638>
    e6f0:			; <UNDEFINED> instruction: 0x46016832
    e6f4:			; <UNDEFINED> instruction: 0xf7fb4620
    e6f8:	svclt	0x0000f8cf
    e6fc:	andeq	r5, r0, lr, asr #16
    e700:	ldrdeq	r4, [r0], -ip
    e704:	andeq	r5, r0, r8, lsl #15
    e708:	strheq	r4, [r0], -lr
    e70c:	svcmi	0x00f0e92d
    e710:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    e714:			; <UNDEFINED> instruction: 0xf1018b02
    e718:	blmi	15d0400 <fchmod@plt+0x15ce378>
    e71c:			; <UNDEFINED> instruction: 0xf10db08d
    e720:	andls	r0, r5, #36, 22	; 0x9000
    e724:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
    e728:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e72c:			; <UNDEFINED> instruction: 0xf04f930b
    e730:	blls	60f338 <fchmod@plt+0x60d2b0>
    e734:	blge	233358 <fchmod@plt+0x2312d0>
    e738:	blmi	1473358 <fchmod@plt+0x14712d0>
    e73c:	mcr	4, 0, r4, cr8, cr11, {3}
    e740:			; <UNDEFINED> instruction: 0x46263a10
    e744:	blmi	8c7a4 <fchmod@plt+0x8a71c>
    e748:	rsble	r2, fp, r0, lsl #24
    e74c:	rscsle	r2, r9, sl, lsl #24
    e750:	cmnle	r4, r0, lsr #24
    e754:			; <UNDEFINED> instruction: 0x46347833
    e758:	svclt	0x00182b00
    e75c:	andle	r2, r5, sl, lsl #22
    e760:	svccc	0x0001f814
    e764:	svclt	0x00182b0a
    e768:	mvnsle	r2, r0, lsl #22
    e76c:	strtmi	r9, [r2], -r5, lsl #22
    e770:	strtmi	sl, [r1], -sl, lsl #26
    e774:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    e778:	blls	1b3388 <fchmod@plt+0x1b1300>
    e77c:	ldrbmi	r9, [fp], -r1, lsl #6
    e780:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    e784:	bcs	234fb4 <fchmod@plt+0x232f2c>
    e788:			; <UNDEFINED> instruction: 0xf04fd037
    e78c:	andscs	r0, r0, r0, lsl #16
    e790:	blx	1e4c77c <fchmod@plt+0x1e4a6f4>
    e794:	ldrtmi	r4, [r0], -r5, lsl #12
    e798:	mrrc2	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    e79c:	bl	fe8b4fc4 <fchmod@plt+0xfe8b2f3c>
    e7a0:			; <UNDEFINED> instruction: 0xf1ba0a00
    e7a4:	ldclle	15, cr0, [sl, #-0]
    e7a8:			; <UNDEFINED> instruction: 0xf10a9004
    e7ac:			; <UNDEFINED> instruction: 0xf7f90002
    e7b0:			; <UNDEFINED> instruction: 0xf04ffa69
    e7b4:	stmdbls	r4, {r0, r1, r2, r3, r5, sl, fp}
    e7b8:			; <UNDEFINED> instruction: 0xf04f4652
    e7bc:	strmi	r0, [r6], -r0, lsl #18
    e7c0:	blgt	8c7c8 <fchmod@plt+0x8a740>
    e7c4:	b	5cc798 <fchmod@plt+0x5ca710>
    e7c8:	andeq	lr, sl, #6144	; 0x1800
    e7cc:	andls	pc, r1, r2, lsl #17
    e7d0:	rsbvs	r9, lr, sl, lsl #16
    e7d4:			; <UNDEFINED> instruction: 0xf7f93001
    e7d8:	bls	2cd134 <fchmod@plt+0x2cb0ac>
    e7dc:	strmi	r9, [r6], -r9, lsl #18
    e7e0:	b	24c7b4 <fchmod@plt+0x24a72c>
    e7e4:			; <UNDEFINED> instruction: 0xf8069a0a
    e7e8:	adcvs	r9, lr, r2
    e7ec:	andls	pc, r0, r5, asr #17
    e7f0:	andhi	pc, ip, r5, lsl #17
    e7f4:			; <UNDEFINED> instruction: 0x462f603d
    e7f8:	cdp	7, 1, cr14, cr8, cr3, {5}
    e7fc:	stmdals	r9, {r4, r9, fp, ip}
    e800:	b	5cc7d4 <fchmod@plt+0x5ca74c>
    e804:	bicle	r2, r0, r0, lsl #16
    e808:	ldrtmi	r9, [r0], -r5, lsl #22
    e80c:			; <UNDEFINED> instruction: 0xf04f9a06
    e810:	stmdbls	r8, {r0, fp}
    e814:	ldrbmi	r9, [fp], -r2, lsl #6
    e818:	strtmi	r9, [r2], -r1, lsl #4
    e81c:			; <UNDEFINED> instruction: 0xf7ff9500
    e820:			; <UNDEFINED> instruction: 0xe7b4fc91
    e824:	blmi	521088 <fchmod@plt+0x51f000>
    e828:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e82c:	blls	2e889c <fchmod@plt+0x2e6814>
    e830:	tstle	r2, sl, asr r0
    e834:	ldc	0, cr11, [sp], #52	; 0x34
    e838:	pop	{r1, r8, r9, fp, pc}
    e83c:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e840:	ldmdami	r2, {r0, r2, r9, sp}
    e844:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e848:	b	1cc81c <fchmod@plt+0x1ca794>
    e84c:	strtmi	r9, [r3], -r7, lsl #20
    e850:			; <UNDEFINED> instruction: 0x46016812
    e854:			; <UNDEFINED> instruction: 0xf7fb9805
    e858:			; <UNDEFINED> instruction: 0xf7f3f81f
    e85c:	stmdbmi	ip, {r1, r3, r9, fp, sp, lr, pc}
    e860:	stmdami	ip, {r0, r2, r9, sp}
    e864:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e868:	ldmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e86c:	ldmdavs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    e870:	stmdals	r5, {r0, r9, sl, lr}
    e874:			; <UNDEFINED> instruction: 0xf810f7fb
    e878:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e87c:	andeq	r7, r1, lr, lsl #13
    e880:	ldrdeq	r5, [r0], -r8
    e884:	andeq	r7, r1, ip, lsl #11
    e888:	andeq	r5, r0, r4, lsl r7
    e88c:	andeq	r3, r0, r2, ror #30
    e890:	andeq	r5, r0, r0, lsr r7
    e894:	andeq	r3, r0, r2, asr #30
    e898:	svcmi	0x00f0e92d
    e89c:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
    e8a0:	ldmdavc	fp, {r2, r8, r9, fp, pc}
    e8a4:			; <UNDEFINED> instruction: 0xf8ddb08b
    e8a8:	blcs	32a30 <fchmod@plt+0x309a8>
    e8ac:	eorshi	pc, sl, #0
    e8b0:	cdp	8, 0, cr6, cr8, cr11, {0}
    e8b4:	blcs	192fc <fchmod@plt+0x17274>
    e8b8:	eorshi	pc, r9, #0
    e8bc:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
    e8c0:	mvnsle	r2, r0, lsl #22
    e8c4:	movwls	r1, #40211	; 0x9d13
    e8c8:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    e8cc:	strge	pc, [ip, #-2271]!	; 0xfffff721
    e8d0:	movwls	r4, #29819	; 0x747b
    e8d4:	ldrbtmi	r3, [sl], #804	; 0x324
    e8d8:	streq	pc, [ip, -sl, lsl #2]
    e8dc:	bcc	44a104 <fchmod@plt+0x44807c>
    e8e0:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    e8e4:	ldrbtmi	r2, [fp], #-16
    e8e8:			; <UNDEFINED> instruction: 0xf7f99306
    e8ec:			; <UNDEFINED> instruction: 0xf8dff9cb
    e8f0:			; <UNDEFINED> instruction: 0xf8d93514
    e8f4:	ldrbtmi	r2, [fp], #-16
    e8f8:	bcc	44a124 <fchmod@plt+0x44809c>
    e8fc:	strmi	r2, [r1], -r0, lsl #6
    e900:	subvs	r6, r3, r3
    e904:	andls	r4, r5, r8, lsl #13
    e908:	andvs	r9, r1, r9, lsl #16
    e90c:	svccc	0x0008f848
    e910:	sbcvs	r1, sl, fp, lsl #26
    e914:	movwls	r7, #38960	; 0x9830
    e918:			; <UNDEFINED> instruction: 0xf0002800
    e91c:	ldrtmi	r8, [r5], -r3, lsl #1
    e920:			; <UNDEFINED> instruction: 0xf815e002
    e924:	orrslt	r0, r8, r1, lsl #30
    e928:			; <UNDEFINED> instruction: 0xf7f52104
    e92c:	ldmdblt	r8!, {r0, r4, r5, r9, fp, ip, sp, lr, pc}^
    e930:	blcs	1f2c9e4 <fchmod@plt+0x1f2a95c>
    e934:	blcs	ebe59c <fchmod@plt+0xebc514>
    e938:	mvnseq	pc, #3
    e93c:	andcs	fp, r1, #20, 30	; 0x50
    e940:	blcs	a17148 <fchmod@plt+0xa150c0>
    e944:	movwcs	fp, #3852	; 0xf0c
    e948:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
    e94c:	mvnle	r2, r0, lsl #22
    e950:	andls	r1, r4, #174080	; 0x2a800
    e954:	ldrtmi	sp, [r8], -r6, rrx
    e958:			; <UNDEFINED> instruction: 0xf99ef7fe
    e95c:	ldrtmi	r9, [r1], -r4, lsl #20
    e960:			; <UNDEFINED> instruction: 0xf7fe4638
    e964:	ldrtmi	pc, [r8], -r5, ror #20	; <UNPREDICTABLE>
    e968:	blx	1d4c968 <fchmod@plt+0x1d4a8e0>
    e96c:			; <UNDEFINED> instruction: 0x0014f8da
    e970:			; <UNDEFINED> instruction: 0xf83af7fb
    e974:	stmdacs	r0, {r2, r9, sl, lr}
    e978:	bicshi	pc, fp, r0, asr #32
    e97c:			; <UNDEFINED> instruction: 0xf7f9202c
    e980:	blls	18cf8c <fchmod@plt+0x18af04>
    e984:			; <UNDEFINED> instruction: 0xf8da4606
    e988:	eorsvs	r0, r3, r4, lsl r0
    e98c:	ldc2	7, cr15, [r6, #1004]	; 0x3ec
    e990:	streq	lr, [r1], #-2502	; 0xfffff63a
    e994:	andvs	pc, r0, r8, asr #17
    e998:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
    e99c:	strmi	lr, [r3], #-2502	; 0xfffff63a
    e9a0:	eormi	pc, r9, r6, lsl #17
    e9a4:	blcs	eaca58 <fchmod@plt+0xeaa9d0>
    e9a8:	msrhi	CPSR_f, r0
    e9ac:			; <UNDEFINED> instruction: 0x2010f8d9
    e9b0:	bcs	1d6604 <fchmod@plt+0x1d457c>
    e9b4:	blcs	7e61c <fchmod@plt+0x7c594>
    e9b8:	movwcs	fp, #3977	; 0xf89
    e9bc:	cmnvs	r3, r1, lsl #6
    e9c0:	svclt	0x00882301
    e9c4:	eorcc	pc, r8, r6, lsl #17
    e9c8:	tsthi	r0, r0, asr #4	; <UNPREDICTABLE>
    e9cc:	tstcs	r4, r8, lsr #16
    e9d0:	strcc	r4, [r1, #-1580]	; 0xfffff9d4
    e9d4:			; <UNDEFINED> instruction: 0xf9dcf7f5
    e9d8:	mvnsle	r2, r0, lsl #16
    e9dc:	blcs	a2ca70 <fchmod@plt+0xa2a9e8>
    e9e0:	rsbsvs	sp, r0, #46	; 0x2e
    e9e4:	andseq	pc, r8, r6, lsl #2
    e9e8:	blx	c4c9ea <fchmod@plt+0xc4a962>
    e9ec:	blcs	b2ca80 <fchmod@plt+0xb2a9f8>
    e9f0:	blcs	3e658 <fchmod@plt+0x3c5d0>
    e9f4:	sbcshi	pc, r5, r0
    e9f8:			; <UNDEFINED> instruction: 0xf0402b7c
    e9fc:			; <UNDEFINED> instruction: 0xf8d981ab
    ea00:	blcc	11aa48 <fchmod@plt+0x1189c0>
    ea04:	vqdmulh.s<illegal width 8>	d18, d0, d3
    ea08:	strcc	r8, [r1], #-437	; 0xfffffe4b
    ea0c:	tstcs	r4, r0, lsr #16
    ea10:	strcc	r4, [r1], #-1574	; 0xfffff9da
    ea14:			; <UNDEFINED> instruction: 0xf9bcf7f5
    ea18:	mvnsle	r2, r0, lsl #16
    ea1c:	stmdacs	r0, {r4, r5, fp, ip, sp, lr}
    ea20:	svcge	0x007df47f
    ea24:	andcs	r4, r5, #248, 18	; 0x3e0000
    ea28:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
    ea2c:			; <UNDEFINED> instruction: 0xf7f34478
    ea30:			; <UNDEFINED> instruction: 0xf8d9e914
    ea34:	strmi	r2, [r1], -r0
    ea38:	beq	fe44a2a0 <fchmod@plt+0xfe448218>
    ea3c:			; <UNDEFINED> instruction: 0xff2cf7fa
    ea40:	strtmi	r4, [r5], -ip, lsr #12
    ea44:			; <UNDEFINED> instruction: 0xf8142104
    ea48:			; <UNDEFINED> instruction: 0xf7f50b01
    ea4c:	stmdacs	r0, {r0, r5, r7, r8, fp, ip, sp, lr, pc}
    ea50:			; <UNDEFINED> instruction: 0xf895d1f7
    ea54:			; <UNDEFINED> instruction: 0xf00bb000
    ea58:	blcs	f0fa54 <fchmod@plt+0xf0d9cc>
    ea5c:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    ea60:			; <UNDEFINED> instruction: 0xf1bb786b
    ea64:	svclt	0x000c0f3c
    ea68:	andcs	r2, r4, #536870912	; 0x20000000
    ea6c:	rsbsvs	r2, r2, #62464	; 0xf400
    ea70:	strcc	fp, [r2, #-3842]	; 0xfffff0fe
    ea74:	andeq	pc, r1, #66	; 0x42
    ea78:	eorle	r6, r6, r2, ror r2
    ea7c:	svclt	0x0008459b
    ea80:	eorle	r3, r2, r2, lsl #10
    ea84:	rscseq	pc, sp, #3
    ea88:			; <UNDEFINED> instruction: 0xf0002a3c
    ea8c:	stmibmi	r0!, {r0, r1, r2, r3, r4, r7, r8, pc}^
    ea90:	stmiami	r0!, {r0, r2, r9, sp}^
    ea94:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
    ea98:			; <UNDEFINED> instruction: 0xf7f34478
    ea9c:	blmi	ff7c8e1c <fchmod@plt+0xff7c6d94>
    eaa0:	andlt	pc, ip, sp, asr #17
    eaa4:			; <UNDEFINED> instruction: 0xf8cd447b
    eaa8:	ldmdbvs	fp, {r3, ip, sp, pc}^
    eaac:	bllt	491e8 <fchmod@plt+0x47160>
    eab0:	ldrdcs	pc, [r0], -r9
    eab4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    eab8:			; <UNDEFINED> instruction: 0xf7fa0a90
    eabc:	bvs	1d0e6d8 <fchmod@plt+0x1d0c650>
    eac0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    eac4:	blcs	67498 <fchmod@plt+0x65410>
    eac8:			; <UNDEFINED> instruction: 0xf8d9d004
    eacc:	blcs	19ab14 <fchmod@plt+0x198a8c>
    ead0:	rscshi	pc, pc, r0
    ead4:	tstcs	r4, r8, lsr #16
    ead8:			; <UNDEFINED> instruction: 0xf95af7f5
    eadc:	rsble	r2, sp, r0, lsl #16
    eae0:	strtmi	r4, [r5], -ip, lsr #12
    eae4:			; <UNDEFINED> instruction: 0xf8142104
    eae8:			; <UNDEFINED> instruction: 0xf7f50b01
    eaec:	stmdacs	r0, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    eaf0:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    eaf4:			; <UNDEFINED> instruction: 0xf1a0462c
    eaf8:	stmdacs	r0, {r3, r5, r8, r9, fp}
    eafc:			; <UNDEFINED> instruction: 0xf1bbbf18
    eb00:	svclt	0x008c0f01
    eb04:	bleq	8ac48 <fchmod@plt+0x88bc0>
    eb08:	bleq	4ac4c <fchmod@plt+0x48bc4>
    eb0c:	tstcs	r4, r5, lsl r9
    eb10:			; <UNDEFINED> instruction: 0xf93ef7f5
    eb14:			; <UNDEFINED> instruction: 0xf0402800
    eb18:			; <UNDEFINED> instruction: 0xf81480be
    eb1c:			; <UNDEFINED> instruction: 0xf1a00f01
    eb20:	stmdacs	r0, {r3, r5, r8, r9}
    eb24:	blcs	7e78c <fchmod@plt+0x7c704>
    eb28:	strdcs	sp, [r4, -r1]
    eb2c:	bleq	1899c4 <fchmod@plt+0x18793c>
    eb30:			; <UNDEFINED> instruction: 0xf92ef7f5
    eb34:			; <UNDEFINED> instruction: 0xf814b130
    eb38:	tstcs	r4, r1, lsl #30
    eb3c:			; <UNDEFINED> instruction: 0xf928f7f5
    eb40:	mvnsle	r2, r0, lsl #16
    eb44:	blcs	a2cbd8 <fchmod@plt+0xa2ab50>
    eb48:	msrhi	CPSR_fsc, r0
    eb4c:			; <UNDEFINED> instruction: 0xf0402b29
    eb50:	mrc	1, 0, r8, cr8, cr7, {0}
    eb54:			; <UNDEFINED> instruction: 0xf7fe0a10
    eb58:			; <UNDEFINED> instruction: 0x465af89f
    eb5c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    eb60:			; <UNDEFINED> instruction: 0xf7fe0a10
    eb64:	vnmla.f16	s30, s16, s11
    eb68:			; <UNDEFINED> instruction: 0xf7fe0a10
    eb6c:	blls	20d140 <fchmod@plt+0x20b0b8>
    eb70:	beq	fe44a3d8 <fchmod@plt+0xfe448350>
    eb74:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    eb78:			; <UNDEFINED> instruction: 0xf7fb6ada
    eb7c:	stmdacs	r0, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    eb80:	addshi	pc, r4, r0, asr #5
    eb84:	stmdavc	r8!, {r0, r2, r5, r6, sl, fp, ip}
    eb88:	strtmi	r2, [ip], -r4, lsl #2
    eb8c:			; <UNDEFINED> instruction: 0xf7f53501
    eb90:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    eb94:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    eb98:	svclt	0x00182b2c
    eb9c:			; <UNDEFINED> instruction: 0xf47f2b00
    eba0:	blcs	3a854 <fchmod@plt+0x387cc>
    eba4:	adcshi	pc, lr, r0
    eba8:	stmdavc	r0!, {r0, sl, ip, sp}
    ebac:	strtmi	r2, [r6], -r4, lsl #2
    ebb0:			; <UNDEFINED> instruction: 0xf7f53401
    ebb4:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    ebb8:			; <UNDEFINED> instruction: 0xe691d1f7
    ebbc:	teqcs	r8, r8, lsr #16
    ebc0:			; <UNDEFINED> instruction: 0xf8e6f7f5
    ebc4:	orrle	r2, fp, r0, lsl #16
    ebc8:	andcs	r4, r5, #148, 18	; 0x250000
    ebcc:	ldrbtmi	r4, [r9], #-2196	; 0xfffff76c
    ebd0:			; <UNDEFINED> instruction: 0xf7f34478
    ebd4:	blmi	fe508ce4 <fchmod@plt+0xfe506c5c>
    ebd8:	ldrdcs	pc, [r0], -r9
    ebdc:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ebe0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    ebe4:			; <UNDEFINED> instruction: 0xf7fa0a90
    ebe8:	ldrb	pc, [r9, -pc, ror #28]!	; <UNPREDICTABLE>
    ebec:	andcs	r2, r3, r1, lsl #6
    ebf0:	eorcc	pc, r8, r6, lsl #17
    ebf4:	blx	fe94cbce <fchmod@plt+0xfe94ab46>
    ebf8:			; <UNDEFINED> instruction: 0xe6e76170
    ebfc:	stclne	8, cr7, [ip], #-416	; 0xfffffe60
    ec00:			; <UNDEFINED> instruction: 0xf0002800
    ec04:	strtmi	r8, [r5], -r9, lsl #1
    ec08:			; <UNDEFINED> instruction: 0xf815e002
    ec0c:	cmplt	r0, r1, lsl #30
    ec10:			; <UNDEFINED> instruction: 0xf7f52104
    ec14:	ldmdblt	r0!, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    ec18:			; <UNDEFINED> instruction: 0xf003782b
    ec1c:	bcs	a0f810 <fchmod@plt+0xa0d788>
    ec20:	blcs	1f3e888 <fchmod@plt+0x1f3c800>
    ec24:	blne	ac33f0 <fchmod@plt+0xac1368>
    ec28:	rsbsle	r9, r5, r8, lsl #4
    ec2c:			; <UNDEFINED> instruction: 0xf1039b06
    ec30:	andls	r0, r4, r8, lsl r0
    ec34:			; <UNDEFINED> instruction: 0xf830f7fe
    ec38:	strtmi	r9, [r1], -r8, lsl #20
    ec3c:			; <UNDEFINED> instruction: 0xf7fe9804
    ec40:	stmdals	r4, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    ec44:			; <UNDEFINED> instruction: 0xf906f7fe
    ec48:	movwcs	r9, #2566	; 0xa06
    ec4c:	eorcc	pc, r8, r6, lsl #17
    ec50:			; <UNDEFINED> instruction: 0xf7f46a10
    ec54:	stmvs	r3, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    ec58:	blcs	a7220 <fchmod@plt+0xa5198>
    ec5c:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
    ec60:	bvs	635880 <fchmod@plt+0x6337f8>
    ec64:	blx	ff64cc3c <fchmod@plt+0xff64abb4>
    ec68:			; <UNDEFINED> instruction: 0xf43f2800
    ec6c:	strmi	sl, [r4], -pc, lsr #29
    ec70:	stmdami	lr!, {r0, r2, r3, r5, r6, r8, fp, lr}^
    ec74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ec78:			; <UNDEFINED> instruction: 0xf7f24478
    ec7c:	bls	1cac3c <fchmod@plt+0x1c8bb4>
    ec80:	strls	r6, [r1], #-2387	; 0xfffff6ad
    ec84:			; <UNDEFINED> instruction: 0xf8d96a14
    ec88:	strls	r2, [r0], #-0
    ec8c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    ec90:			; <UNDEFINED> instruction: 0xf7fa0a90
    ec94:	stmdavc	r0!, {r0, r9, sl, fp, ip, sp, lr, pc}
    ec98:	bleq	189b30 <fchmod@plt+0x187aa8>
    ec9c:			; <UNDEFINED> instruction: 0xf1bbe74d
    eca0:			; <UNDEFINED> instruction: 0xd1250f3d
    eca4:	strtmi	r2, [r5], -r1, lsl #6
    eca8:			; <UNDEFINED> instruction: 0xe7136273
    ecac:	andcs	r4, r5, #96, 16	; 0x600000
    ecb0:	bne	44a51c <fchmod@plt+0x448494>
    ecb4:			; <UNDEFINED> instruction: 0xf7f24478
    ecb8:	bls	20ac00 <fchmod@plt+0x208b78>
    ecbc:	ldmdbvs	r3, {r0, r2, r4, r6, r7, r9, fp, sp, lr}^
    ecc0:	ldrdcs	pc, [r0], -r9
    ecc4:	strmi	r9, [r1], -r0, lsl #10
    ecc8:	beq	fe44a530 <fchmod@plt+0xfe4484a8>
    eccc:	mcr2	7, 1, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    ecd0:	ldmdbmi	r8, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    ecd4:	ldmdami	r8, {r0, r2, r9, sp}^
    ecd8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ecdc:	svc	0x00bcf7f2
    ece0:	ldrdcs	pc, [r0], -r9
    ece4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    ece8:			; <UNDEFINED> instruction: 0xf7fa0a90
    ecec:	ldrbt	pc, [r1], sp, ror #27	; <UNPREDICTABLE>
    ecf0:	andcs	r4, r5, #1343488	; 0x148000
    ecf4:	ldrbtmi	r4, [r9], #-2130	; 0xfffff7ae
    ecf8:			; <UNDEFINED> instruction: 0xf7f24478
    ecfc:	blmi	148abbc <fchmod@plt+0x1488b34>
    ed00:	ldrdcs	pc, [r0], -r9
    ed04:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ed08:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    ed0c:			; <UNDEFINED> instruction: 0xf7fa0a90
    ed10:	movwcs	pc, #7643	; 0x1ddb	; <UNPREDICTABLE>
    ed14:			; <UNDEFINED> instruction: 0xe6dd6273
    ed18:	andcs	r4, r5, #1228800	; 0x12c000
    ed1c:	ldrbtmi	r4, [r9], #-2123	; 0xfffff7b5
    ed20:	sxtab16	r4, r4, r8, ror #8
    ed24:	ldc	0, cr11, [sp], #44	; 0x2c
    ed28:	pop	{r2, r8, r9, fp, pc}
    ed2c:	strdls	r8, [r9, -r0]
    ed30:	stmdbmi	r7, {r1, r3, r6, r7, r8, sl, sp, lr, pc}^
    ed34:	stmdami	r7, {r0, r2, r9, sp}^
    ed38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ed3c:	svc	0x008cf7f2
    ed40:			; <UNDEFINED> instruction: 0x3014f8da
    ed44:			; <UNDEFINED> instruction: 0xf8d99400
    ed48:	strmi	r2, [r1], -r0
    ed4c:	beq	fe44a5b4 <fchmod@plt+0xfe44852c>
    ed50:	stc2	7, cr15, [r2, #1000]!	; 0x3e8
    ed54:	andcs	r4, r5, #64, 18	; 0x100000
    ed58:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
    ed5c:			; <UNDEFINED> instruction: 0xf7f24478
    ed60:	ldmdavs	r3!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    ed64:	ldrdcs	pc, [r0], -r9
    ed68:			; <UNDEFINED> instruction: 0x4601685b
    ed6c:	beq	fe44a5d4 <fchmod@plt+0xfe44854c>
    ed70:	ldc2	7, cr15, [r2, #1000]	; 0x3e8
    ed74:	andcs	r4, r5, #950272	; 0xe8000
    ed78:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    ed7c:			; <UNDEFINED> instruction: 0xe6564478
    ed80:	andcs	r4, r5, #933888	; 0xe4000
    ed84:	strtcs	r4, [r0], #-2105	; 0xfffff7c7
    ed88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ed8c:	svc	0x0064f7f2
    ed90:			; <UNDEFINED> instruction: 0xf8d94b37
    ed94:	ldrbtmi	r2, [fp], #-0
    ed98:	ldmdbvs	fp, {sl, ip, pc}^
    ed9c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    eda0:			; <UNDEFINED> instruction: 0xf7fa0a90
    eda4:	ldmdbmi	r3!, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    eda8:	ldmdami	r3!, {r0, r2, r9, sp}
    edac:	ldrbtmi	r2, [r9], #-1065	; 0xfffffbd7
    edb0:			; <UNDEFINED> instruction: 0xf7f24478
    edb4:	blmi	c8ab04 <fchmod@plt+0xc88a7c>
    edb8:	ldrdcs	pc, [r0], -r9
    edbc:	strls	r4, [r0], #-1147	; 0xfffffb85
    edc0:			; <UNDEFINED> instruction: 0x4601695b
    edc4:	beq	fe44a62c <fchmod@plt+0xfe4485a4>
    edc8:	stc2l	7, cr15, [r6, #-1000]!	; 0xfffffc18
    edcc:	andcs	r4, r5, #44, 18	; 0xb0000
    edd0:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
    edd4:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    edd8:	svc	0x003ef7f2
    eddc:	blls	12168c <fchmod@plt+0x11f604>
    ede0:			; <UNDEFINED> instruction: 0xf8cd447a
    ede4:	movwls	fp, #4096	; 0x1000
    ede8:			; <UNDEFINED> instruction: 0xf8d96953
    edec:	strmi	r2, [r1], -r0
    edf0:	beq	fe44a658 <fchmod@plt+0xfe4485d0>
    edf4:	ldc2l	7, cr15, [r0, #-1000]	; 0xfffffc18
    edf8:	ldrsbeq	fp, [r5], -r8
    edfc:	ldrsbeq	fp, [r5], -r2
    ee00:	andseq	fp, r5, r2, asr #1
    ee04:	andeq	r5, r0, sl, asr #19
    ee08:	andeq	r5, r0, r6, lsr #11
    ee0c:	andeq	r3, r0, ip, ror sp
    ee10:	muleq	r0, sl, r6
    ee14:	andeq	r3, r0, r0, lsl sp
    ee18:	andseq	sl, r5, r4, lsl #30
    ee1c:	andeq	r5, r0, lr, asr #12
    ee20:	ldrdeq	r3, [r0], -r8
    ee24:	andseq	sl, r5, ip, asr #27
    ee28:	andeq	r5, r0, sl, lsr #8
    ee2c:	andeq	r3, r0, r0, lsr fp
    ee30:	strdeq	r3, [r0], -r4
    ee34:	andeq	r5, r0, r4, lsl r5
    ee38:	andeq	r3, r0, lr, asr #21
    ee3c:	andeq	r5, r0, lr, lsl #9
    ee40:			; <UNDEFINED> instruction: 0x00003ab0
    ee44:	andseq	sl, r5, r4, lsr #25
    ee48:	andeq	r5, r0, lr, lsr #6
    ee4c:	andeq	r3, r0, r8, lsl #21
    ee50:	andeq	r5, r0, r4, ror #5
    ee54:	andeq	r3, r0, lr, ror #20
    ee58:	muleq	r0, r6, r5
    ee5c:	andeq	r3, r0, ip, asr #20
    ee60:			; <UNDEFINED> instruction: 0x000055b6
    ee64:	andeq	r3, r0, ip, lsr #20
    ee68:	strdeq	r5, [r0], -ip
    ee6c:	andeq	r3, r0, lr, lsl sl
    ee70:	andseq	sl, r5, r2, lsl ip
    ee74:	ldrdeq	r5, [r0], -r6
    ee78:	strdeq	r3, [r0], -r8
    ee7c:	andseq	sl, r5, ip, ror #23
    ee80:	andeq	r5, r0, sl, lsl r3
    ee84:	ldrdeq	r3, [r0], -r2
    ee88:	andseq	sl, r5, r8, asr #23
    ee8c:	mvnsmi	lr, sp, lsr #18
    ee90:	addlt	r4, r2, r7, lsl r6
    ee94:	movwls	r6, #6226	; 0x1852
    ee98:	ldrtle	r0, [r0], #-1875	; 0xfffff8ad
    ee9c:	strmi	sl, [r5], -r1, lsl #28
    eea0:			; <UNDEFINED> instruction: 0xf000e00b
    eea4:	pkhtbmi	pc, r0, r1, asr #21	; <UNPREDICTABLE>
    eea8:	strtmi	fp, [r0], -r0, lsl #19
    eeac:			; <UNDEFINED> instruction: 0xff3cf7f8
    eeb0:	strtmi	r4, [r8], -r1, lsl #12
    eeb4:	blx	ffacaebc <fchmod@plt+0xffac8e34>
    eeb8:	ldrtmi	fp, [r0], -r8, lsr #3
    eebc:			; <UNDEFINED> instruction: 0xf90cf7ff
    eec0:	stmdacs	r0, {r2, r9, sl, lr}
    eec4:	andlt	sp, r2, sp, ror #3
    eec8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    eecc:	andcs	r4, r5, #294912	; 0x48000
    eed0:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    eed4:			; <UNDEFINED> instruction: 0xf7f24478
    eed8:	strbmi	lr, [r3], -r0, asr #29
    eedc:	strmi	r4, [r1], -r2, lsr #12
    eee0:			; <UNDEFINED> instruction: 0xf7fa4638
    eee4:	stmdbmi	lr, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    eee8:	stmdami	lr, {r0, r2, r9, sp}
    eeec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    eef0:	mrc	7, 5, APSR_nzcv, cr2, cr2, {7}
    eef4:	strmi	r4, [r1], -r2, lsr #12
    eef8:			; <UNDEFINED> instruction: 0xf7fa4638
    eefc:	stmdbmi	sl, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    ef00:	stmdami	sl, {r0, r2, r9, sp}
    ef04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ef08:	mcr	7, 5, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
    ef0c:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
    ef10:	ldrtmi	r4, [r8], -r1, lsl #12
    ef14:	stc2l	7, cr15, [r0], {250}	; 0xfa
    ef18:	andeq	r5, r0, lr, lsl #9
    ef1c:	ldrdeq	r3, [r0], -r4
    ef20:	andeq	r5, r0, r0, lsr #9
    ef24:			; <UNDEFINED> instruction: 0x000038ba
    ef28:	andeq	r4, r0, ip, ror #30
    ef2c:	andeq	r3, r0, r2, lsr #17
    ef30:	mvnsmi	lr, #737280	; 0xb4000
    ef34:	stmdami	fp!, {r1, r2, r9, sl, lr}
    ef38:	stmdbmi	fp!, {r0, r1, r2, r7, ip, sp, pc}
    ef3c:	ldrbtmi	r4, [r8], #-1681	; 0xfffff96f
    ef40:	stcls	8, cr6, [lr], {82}	; 0x52
    ef44:	stmdavs	r9, {r0, r6, fp, ip, lr}
    ef48:			; <UNDEFINED> instruction: 0xf04f9105
    ef4c:	movwls	r0, #4352	; 0x1100
    ef50:	ldrtle	r0, [r9], #-1875	; 0xfffff8ad
    ef54:			; <UNDEFINED> instruction: 0xf10daf01
    ef58:	and	r0, fp, r8, lsl #16
    ef5c:			; <UNDEFINED> instruction: 0xf0004641
    ef60:	strmi	pc, [r4], -r3, ror #19
    ef64:			; <UNDEFINED> instruction: 0x4631b1b8
    ef68:	blx	ff04af70 <fchmod@plt+0xff048ee8>
    ef6c:	strtmi	fp, [r0], -r0, lsl #6
    ef70:	blx	ff8caf78 <fchmod@plt+0xff8c8ef0>
    ef74:			; <UNDEFINED> instruction: 0xf7ff4638
    ef78:	strmi	pc, [r5], -pc, lsr #17
    ef7c:	mvnle	r2, r0, lsl #16
    ef80:	blmi	6617f0 <fchmod@plt+0x65f768>
    ef84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ef88:	blls	168ff8 <fchmod@plt+0x166f70>
    ef8c:	qsuble	r4, sl, r7
    ef90:	pop	{r0, r1, r2, ip, sp, pc}
    ef94:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
    ef98:	ldmdami	r6, {r0, r2, r9, sp}
    ef9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    efa0:	mrc	7, 2, APSR_nzcv, cr10, cr2, {7}
    efa4:	strtmi	r9, [sl], -r4, lsl #22
    efa8:	strbmi	r4, [r8], -r1, lsl #12
    efac:	ldc2l	7, cr15, [r4], #-1000	; 0xfffffc18
    efb0:	andcs	r4, r5, #278528	; 0x44000
    efb4:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    efb8:			; <UNDEFINED> instruction: 0xf7f24478
    efbc:	strtmi	lr, [sl], -lr, asr #28
    efc0:	strbmi	r4, [r8], -r1, lsl #12
    efc4:	stc2l	7, cr15, [r8], #-1000	; 0xfffffc18
    efc8:	andcs	r4, r5, #212992	; 0x34000
    efcc:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    efd0:			; <UNDEFINED> instruction: 0xf7f24478
    efd4:	stmdavs	r2!, {r1, r6, r9, sl, fp, sp, lr, pc}
    efd8:	strbmi	r4, [r8], -r1, lsl #12
    efdc:	mrrc2	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    efe0:	mcr	7, 2, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
    efe4:	andeq	r6, r1, r6, ror lr
    efe8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    efec:	andeq	r6, r1, r0, lsr lr
    eff0:	andeq	r5, r0, r4, lsl r4
    eff4:	andeq	r3, r0, sl, lsl #16
    eff8:	andeq	r5, r0, r2, lsr r4
    effc:	strdeq	r3, [r0], -r0
    f000:	andeq	r4, r0, r2, lsr #29
    f004:	ldrdeq	r3, [r0], -r8
    f008:			; <UNDEFINED> instruction: 0x460db538
    f00c:	cmnlt	r1, r1, lsl #16
    f010:	and	r4, r2, r4, lsl #12
    f014:	strcc	r6, [ip], #-2273	; 0xfffff71f
    f018:	stmiavs	r2!, {r0, r3, r4, r5, r8, ip, sp, pc}
    f01c:			; <UNDEFINED> instruction: 0xf7f24628
    f020:	stmdacs	r0, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    f024:			; <UNDEFINED> instruction: 0x4620d1f6
    f028:			; <UNDEFINED> instruction: 0x460cbd38
    f02c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f030:	addlt	fp, r2, r0, lsl r5
    f034:	stmdavs	r3, {r2, r6, r8, r9, fp, ip, sp, lr}^
    f038:	ldmvs	ip, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    f03c:	stmvs	r3, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
    f040:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
    f044:	svcvc	0x0080f5b3
    f048:			; <UNDEFINED> instruction: 0xf5b3d006
    f04c:	svclt	0x00087f00
    f050:	tstle	sl, r1
    f054:	ldclt	0, cr11, [r0, #-8]
    f058:			; <UNDEFINED> instruction: 0xf7fb6808
    f05c:	stmdacs	r1, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    f060:	andcs	fp, r0, ip, asr #31
    f064:	andlt	r2, r2, r1
    f068:	bne	ff43e4b0 <fchmod@plt+0xff43c428>
    f06c:			; <UNDEFINED> instruction: 0xf080fab0
    f070:	andlt	r0, r2, r0, asr #18
    f074:	ldmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}^
    f078:	ldmdavs	r8, {r9, sp}^
    f07c:	mrc	7, 3, APSR_nzcv, cr4, cr2, {7}
    f080:			; <UNDEFINED> instruction: 0xf080fab0
    f084:	andlt	r0, r2, r0, asr #18
    f088:	bmi	17e4d0 <fchmod@plt+0x17c448>
    f08c:	stmdami	r5, {r1, r4, r5, r7, r8, sp}
    f090:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    f094:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
    f098:			; <UNDEFINED> instruction: 0xf7f7447b
    f09c:	svclt	0x0000fac3
    f0a0:	andeq	r5, r0, sl, asr #8
    f0a4:			; <UNDEFINED> instruction: 0x000053ba
    f0a8:	andeq	r5, r0, r8, lsl #7
    f0ac:	addvs	r2, r1, r0, lsl #6
    f0b0:	movwcc	lr, #2496	; 0x9c0
    f0b4:	stmib	r0, {r0, r1, r7, r8, pc}^
    f0b8:	ldrbmi	r3, [r0, -r4, lsl #6]!
    f0bc:	ldrblt	r7, [r0, #2819]!	; 0xb03
    f0c0:	addlt	r4, r7, r4, lsl #12
    f0c4:	eorsle	r2, ip, r0, lsl #22
    f0c8:	blvc	1869258 <fchmod@plt+0x18671d0>
    f0cc:	ldmiblt	r1!, {r0, r1, r4, r7, fp, sp, lr}
    f0d0:	blcs	5dcdc <fchmod@plt+0x5bc54>
    f0d4:	stmiavs	r3!, {r0, r2, r4, r8, fp, ip, lr, pc}
    f0d8:	strle	r0, [pc, #-1499]!	; eb05 <fchmod@plt+0xca7d>
    f0dc:			; <UNDEFINED> instruction: 0xf7fb6820
    f0e0:	stmdavs	r3!, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    f0e4:	bllt	1369360 <fchmod@plt+0x13672d8>
    f0e8:			; <UNDEFINED> instruction: 0xf8d6f7fb
    f0ec:	stcle	8, cr2, [r5, #-4]!
    f0f0:			; <UNDEFINED> instruction: 0xf7f42005
    f0f4:	strmi	pc, [r3], -r5, lsr #18
    f0f8:	rsbvs	r4, r3, r8, lsr #12
    f0fc:	blcs	87174 <fchmod@plt+0x850ec>
    f100:	ldmdavs	r0, {r2, r3, r4, r8, ip, lr, pc}^
    f104:			; <UNDEFINED> instruction: 0xf888f7f4
    f108:	andcs	r4, r5, #557056	; 0x88000
    f10c:			; <UNDEFINED> instruction: 0x46054479
    f110:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    f114:	stc	7, cr15, [r0, #968]!	; 0x3c8
    f118:	strls	r6, [r3, #-2150]	; 0xfffff79a
    f11c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    f120:	ldrmi	r6, [r9], -r5, lsr #16
    f124:	andcs	r4, r1, #7424	; 0x1d00
    f128:	ldrbtmi	r6, [ip], #-2166	; 0xfffff78a
    f12c:	rsbeq	lr, r1, sp, lsl #17
    f130:			; <UNDEFINED> instruction: 0xf7f24620
    f134:	strtmi	lr, [r0], -r4, lsr #31
    f138:	ldcllt	0, cr11, [r0, #28]!
    f13c:	andlt	r2, r7, r0
    f140:	stmdavs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    f144:	mrrc2	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    f148:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f14c:	stmdavs	r3!, {r2, r3, r4, r5, r7, ip, lr, pc}^
    f150:			; <UNDEFINED> instruction: 0xb1e3689b
    f154:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
    f158:	andcs	r4, r5, #294912	; 0x48000
    f15c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    f160:			; <UNDEFINED> instruction: 0xf7f24478
    f164:	stmdavs	r7!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    f168:	vst3.8	{d25,d27,d29}, [pc], r4
    f16c:	stmdavs	r5!, {r7, r8, r9, sp, lr}
    f170:	stcmi	6, cr4, [lr], {25}
    f174:	ldmdavs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
    f178:	strls	r4, [r1, #-1148]	; 0xfffffb84
    f17c:	strls	r9, [r3, -r2, lsl #12]
    f180:	strtmi	r9, [r0], -r0
    f184:	svc	0x007af7f2
    f188:	andlt	r4, r7, r0, lsr #12
    f18c:	mcrmi	13, 0, fp, cr8, cr0, {7}
    f190:			; <UNDEFINED> instruction: 0xe7e1447e
    f194:	muleq	r0, r4, r3
    f198:	muleq	r0, r6, r6
    f19c:	andseq	sl, r5, lr, lsr #17
    f1a0:	andeq	r2, r0, r2, ror r5
    f1a4:	andeq	r5, r0, r2, lsl r3
    f1a8:	andeq	r3, r0, r8, asr #12
    f1ac:	andseq	sl, r5, r0, ror #16
    f1b0:			; <UNDEFINED> instruction: 0x000008bc
    f1b4:			; <UNDEFINED> instruction: 0x4604b538
    f1b8:	ldrmi	r6, [r0], -r1, lsr #32
    f1bc:			; <UNDEFINED> instruction: 0xf8b0f7f4
    f1c0:	andcs	r6, r0, #10682368	; 0xa30000
    f1c4:	ldrbeq	r8, [fp, r2, lsr #3]
    f1c8:	ldrle	r6, [r0, #-96]	; 0xffffffa0
    f1cc:	strmi	r4, [r5], -sl, lsl #18
    f1d0:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    f1d4:	mrc	7, 7, APSR_nzcv, cr2, cr2, {7}
    f1d8:	movwcs	fp, #4360	; 0x1108
    f1dc:	stmdbmi	r7, {r0, r1, r5, r8, r9, ip, sp, lr}
    f1e0:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    f1e4:	mcr	7, 7, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
    f1e8:	movwcs	fp, #4360	; 0x1108
    f1ec:	strtmi	r7, [r0], -r3, ror #6
    f1f0:	ldrhtmi	lr, [r8], -sp
    f1f4:	svclt	0x0062f7ff
    f1f8:	andeq	r5, r0, r2, lsl #6
    f1fc:	strdeq	r5, [r0], -r2
    f200:	addlt	fp, r2, r0, lsl r5
    f204:	strmi	r4, [r8], -r4, lsl #12
    f208:			; <UNDEFINED> instruction: 0xf7f89201
    f20c:	bls	8e208 <fchmod@plt+0x8c180>
    f210:	strtmi	r4, [r0], -r1, lsl #12
    f214:	pop	{r1, ip, sp, pc}
    f218:	bfi	r4, r0, #0, #12
    f21c:			; <UNDEFINED> instruction: 0x460db570
    f220:	teqcs	sl, r6, lsl #12
    f224:			; <UNDEFINED> instruction: 0xf7f24628
    f228:	strmi	lr, [r4], -r0, lsl #28
    f22c:	blne	107b774 <fchmod@plt+0x10796ec>
    f230:			; <UNDEFINED> instruction: 0xf7f84628
    f234:	strcc	pc, [r1], #-3057	; 0xfffff40f
    f238:	strmi	r4, [r1], -r2, lsr #12
    f23c:	pop	{r4, r5, r9, sl, lr}
    f240:			; <UNDEFINED> instruction: 0xe7b74070
    f244:			; <UNDEFINED> instruction: 0xf7f84628
    f248:			; <UNDEFINED> instruction: 0x4622fbdf
    f24c:	ldrtmi	r4, [r0], -r1, lsl #12
    f250:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    f254:	svclt	0x0000e7ae
    f258:			; <UNDEFINED> instruction: 0x460db570
    f25c:	strmi	r7, [r4], -r3, lsl #22
    f260:	ldrmi	r6, [r6], -r9, lsl #16
    f264:	stmdavs	r9, {fp, sp, lr}^
    f268:			; <UNDEFINED> instruction: 0xf7f2b933
    f26c:	blx	fec4a424 <fchmod@plt+0xfec4839c>
    f270:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    f274:			; <UNDEFINED> instruction: 0xbd70b940
    f278:			; <UNDEFINED> instruction: 0xf7f22200
    f27c:	blx	fec4a85c <fchmod@plt+0xfec487d4>
    f280:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    f284:	rscsle	r2, r6, r0, lsl #16
    f288:			; <UNDEFINED> instruction: 0x462968f2
    f28c:	pop	{r5, r9, sl, lr}
    f290:	uxtab16	r4, sp, r0
    f294:	ldrlt	r7, [r0, #-2819]	; 0xfffff4fd
    f298:	tstlt	fp, r4, lsl #12
    f29c:	blx	84d290 <fchmod@plt+0x84b208>
    f2a0:	ldflts	f6, [r0, #-128]	; 0xffffff80
    f2a4:			; <UNDEFINED> instruction: 0xf7fb6800
    f2a8:	andcc	pc, r8, r9, lsl #18
    f2ac:	ldflts	f6, [r0, #-384]	; 0xfffffe80
    f2b0:			; <UNDEFINED> instruction: 0x4605b538
    f2b4:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, sp, lr}
    f2b8:			; <UNDEFINED> instruction: 0xf7ffe016
    f2bc:	ldmdblt	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    f2c0:			; <UNDEFINED> instruction: 0xf7fb6928
    f2c4:			; <UNDEFINED> instruction: 0x4604fa3b
    f2c8:			; <UNDEFINED> instruction: 0xf1044628
    f2cc:	strtmi	r0, [r1], -ip, lsr #4
    f2d0:	mvnsle	r2, r0, lsl #24
    f2d4:	strtmi	r2, [r0], -r0, lsl #8
    f2d8:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    f2dc:	cmnvs	fp, r2, lsr #23
    f2e0:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    f2e4:	mvnsle	r2, r0, lsl #16
    f2e8:	strtmi	r6, [r8], -ip, ror #18
    f2ec:	stccs	6, cr4, [r0], {33}	; 0x21
    f2f0:			; <UNDEFINED> instruction: 0xe7efd1f3
    f2f4:			; <UNDEFINED> instruction: 0x4604b510
    f2f8:			; <UNDEFINED> instruction: 0xf7fb6900
    f2fc:	movwcs	pc, #2631	; 0xa47	; <UNPREDICTABLE>
    f300:	movwcc	lr, #18884	; 0x49c4
    f304:	svclt	0x0000bd10
    f308:			; <UNDEFINED> instruction: 0x4604b538
    f30c:	strcs	r6, [r0, #-2048]	; 0xfffff800
    f310:	mrrc	7, 15, pc, r0, cr2	; <UNPREDICTABLE>
    f314:	stmib	r4, {r5, r8, fp, sp, lr}^
    f318:			; <UNDEFINED> instruction: 0x81a55500
    f31c:	blx	dcd310 <fchmod@plt+0xdcb288>
    f320:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    f324:	svclt	0x0000bd38
    f328:	blmi	7e1ba8 <fchmod@plt+0x7dfb20>
    f32c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    f330:	strmi	fp, [sp], -r8, lsl #1
    f334:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    f338:	strcs	r4, [r0], #-1537	; 0xfffff9ff
    f33c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    f340:			; <UNDEFINED> instruction: 0xf04f9307
    f344:	vst2.8	{d16-d19}, [pc], r0
    f348:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    f34c:			; <UNDEFINED> instruction: 0xf8ad4401
    f350:	stmib	sp, {r4, lr}^
    f354:	movwls	r4, #13317	; 0x3405
    f358:			; <UNDEFINED> instruction: 0xff60f7ff
    f35c:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    f360:	stmvs	fp, {r0, r8}
    f364:			; <UNDEFINED> instruction: 0xf7fbb183
    f368:	strmi	pc, [r4], -r3, lsr #19
    f36c:			; <UNDEFINED> instruction: 0xf7ff4630
    f370:	bmi	3cf2a4 <fchmod@plt+0x3cd21c>
    f374:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    f378:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f37c:	subsmi	r9, sl, r7, lsl #22
    f380:	strtmi	sp, [r0], -sp, lsl #2
    f384:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    f388:			; <UNDEFINED> instruction: 0xf92af7fb
    f38c:	strb	r4, [sp, r4, lsl #12]!
    f390:	strmi	r4, [r2], -r7, lsl #18
    f394:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f398:	ldc2	7, cr15, [ip], {247}	; 0xf7
    f39c:			; <UNDEFINED> instruction: 0xf7f2e7e6
    f3a0:	svclt	0x0000ec68
    f3a4:	andeq	r6, r1, r6, lsl #21
    f3a8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f3ac:	andeq	r6, r1, lr, lsr sl
    f3b0:	ldrdeq	r2, [r0], -r6
    f3b4:			; <UNDEFINED> instruction: 0x4617b5f0
    f3b8:	addlt	r4, r9, pc, lsl sl
    f3bc:			; <UNDEFINED> instruction: 0x460d4b1f
    f3c0:	strcs	r4, [r0], #-1146	; 0xfffffb86
    f3c4:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    f3c8:	movwls	r6, #30747	; 0x781b
    f3cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f3d0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    f3d4:	strmi	lr, [r1], #-2509	; 0xfffff633
    f3d8:	andsmi	pc, r0, sp, lsr #17
    f3dc:	strmi	lr, [r5], #-2509	; 0xfffff633
    f3e0:			; <UNDEFINED> instruction: 0xf7f89303
    f3e4:			; <UNDEFINED> instruction: 0x462afb11
    f3e8:	ldrtmi	r4, [r0], -r1, lsl #12
    f3ec:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    f3f0:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    f3f4:	stmvs	fp, {r0, r8}
    f3f8:			; <UNDEFINED> instruction: 0xf7fbb183
    f3fc:			; <UNDEFINED> instruction: 0x4604f959
    f400:			; <UNDEFINED> instruction: 0xf7ff4630
    f404:	bmi	3cf210 <fchmod@plt+0x3cd188>
    f408:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    f40c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f410:	subsmi	r9, sl, r7, lsl #22
    f414:	strtmi	sp, [r0], -sp, lsl #2
    f418:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    f41c:			; <UNDEFINED> instruction: 0xf8e0f7fb
    f420:	strb	r4, [sp, r4, lsl #12]!
    f424:	strmi	r4, [r2], -r7, lsl #18
    f428:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    f42c:	blx	ff4cd412 <fchmod@plt+0xff4cb38a>
    f430:			; <UNDEFINED> instruction: 0xf7f2e7e6
    f434:	svclt	0x0000ec1e
    f438:	strdeq	r6, [r1], -r4
    f43c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f440:	andeq	r6, r1, sl, lsr #19
    f444:	andeq	r2, r0, r2, asr #22
    f448:	andcc	r7, r1, r3, lsl #16
    f44c:	blcc	87ba40 <fchmod@plt+0x8799b8>
    f450:	stmdale	r5, {r0, r2, r3, r4, r6, r8, r9, fp, sp}
    f454:	blcc	8d49c <fchmod@plt+0x8b414>
    f458:	mvnsle	r2, r0, lsl #22
    f45c:			; <UNDEFINED> instruction: 0x47704618
    f460:	andcs	r4, r5, #98304	; 0x18000
    f464:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    f468:			; <UNDEFINED> instruction: 0xf7f24478
    f46c:	stmdbmi	r5, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    f470:	stmdami	r5, {r0, r2, r9, sp}
    f474:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f478:	bllt	ffb4d448 <fchmod@plt+0xffb4b3c0>
    f47c:	strheq	r5, [r0], -r2
    f480:	andeq	r3, r0, r0, asr #6
    f484:	andeq	r5, r0, ip, ror r0
    f488:	andeq	r3, r0, r2, lsr r3
    f48c:			; <UNDEFINED> instruction: 0x4606b570
    f490:	ldrdmi	pc, [r0], #128	; 0x80
    f494:	ldmdblt	r4, {r0, r2, r3, r9, sl, lr}
    f498:	stmdavs	r4!, {r3, sp, lr, pc}
    f49c:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
    f4a0:			; <UNDEFINED> instruction: 0xf7f24629
    f4a4:	stmdacs	r0, {r4, r6, r8, r9, fp, sp, lr, pc}
    f4a8:	ldfltp	f5, [r0, #-988]!	; 0xfffffc24
    f4ac:			; <UNDEFINED> instruction: 0xf7f82008
    f4b0:			; <UNDEFINED> instruction: 0xf8d6fbe9
    f4b4:	strmi	r2, [r3], -r0, asr #1
    f4b8:	andsvs	r6, sl, r5, asr #32
    f4bc:			; <UNDEFINED> instruction: 0xf8c62001
    f4c0:	ldcllt	0, cr3, [r0, #-768]!	; 0xfffffd00
    f4c4:			; <UNDEFINED> instruction: 0x4605b538
    f4c8:			; <UNDEFINED> instruction: 0xffe0f7ff
    f4cc:	teqlt	r0, r4, lsl #12
    f4d0:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
    f4d4:			; <UNDEFINED> instruction: 0xb1234628
    f4d8:			; <UNDEFINED> instruction: 0xf7fa2105
    f4dc:	strtmi	pc, [r0], -r7, lsr #28
    f4e0:	tstcs	r6, r8, lsr sp
    f4e4:	mcr2	7, 1, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    f4e8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f4ec:			; <UNDEFINED> instruction: 0x460db538
    f4f0:	ldrsbtcc	pc, [r4], r1	; <UNPREDICTABLE>
    f4f4:	ldmdblt	r3, {r2, r9, sl, lr}
    f4f8:	ldmvs	fp, {r1, r2, sp, lr, pc}^
    f4fc:	ldmdavs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    f500:	mvnsle	r4, r2, lsr #5
    f504:	ldclt	0, cr2, [r8, #-0]
    f508:			; <UNDEFINED> instruction: 0xf7f82014
    f50c:			; <UNDEFINED> instruction: 0xf8d4fbbb
    f510:			; <UNDEFINED> instruction: 0xf8d510bc
    f514:	andcs	r3, r0, #184	; 0xb8
    f518:	strpl	lr, [r0], #-2496	; 0xfffff640
    f51c:			; <UNDEFINED> instruction: 0xf8c46081
    f520:	stmib	r0, {r2, r3, r4, r5, r7}^
    f524:			; <UNDEFINED> instruction: 0xb1232303
    f528:			; <UNDEFINED> instruction: 0xf8c560d8
    f52c:	strhcs	r0, [r1], -r8
    f530:			; <UNDEFINED> instruction: 0xf8c5bd38
    f534:			; <UNDEFINED> instruction: 0xe7f800b4
    f538:	strmi	r4, [r1], -r7, lsl #22
    f53c:	and	r4, r2, fp, ror r4
    f540:	addmi	r6, sl, #5898240	; 0x5a0000
    f544:	ldmdavs	fp, {r1, r2, ip, lr, pc}
    f548:	mvnsle	r2, r0, lsl #22
    f54c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    f550:	ldmdalt	lr!, {ip, sp, lr, pc}
    f554:	svclt	0x00004770
    f558:	mulseq	r5, ip, r8
    f55c:	andseq	sl, r5, sl, lsl #17
    f560:	blmi	27ca48 <fchmod@plt+0x27a9c0>
    f564:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    f568:	strmi	fp, [r5], -r4, ror #2
    f56c:	stmdavs	r4!, {r0, sp, lr, pc}
    f570:	stmdavs	r0!, {r2, r6, r8, ip, sp, pc}^
    f574:	ldrdcc	pc, [r0], #128	; 0x80
    f578:	mvnsle	r2, r0, lsl #22
    f57c:	stmdavs	r4!, {r3, r5, r7, r8, r9, sl, lr}
    f580:	mvnsle	r2, r0, lsl #24
    f584:	svclt	0x0000bd38
    f588:	andseq	sl, r5, r4, ror r8
    f58c:	cfstr32mi	mvfx11, [r4], {16}
    f590:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    f594:			; <UNDEFINED> instruction: 0xf810f000
    f598:	eorvs	r2, r3, r0, lsl #6
    f59c:	svclt	0x0000bd10
    f5a0:	andseq	sl, r5, r8, asr #16
    f5a4:			; <UNDEFINED> instruction: 0x4605b538
    f5a8:	strmi	r2, [ip], -r8
    f5ac:	blx	54d594 <fchmod@plt+0x54b50c>
    f5b0:	strmi	lr, [r0, #-2496]	; 0xfffff640
    f5b4:	svclt	0x0000bd38
    f5b8:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    f5bc:	strtmi	r4, [r0], -r4, lsl #12
    f5c0:			; <UNDEFINED> instruction: 0xf7f26824
    f5c4:			; <UNDEFINED> instruction: 0x2c00eaf8
    f5c8:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    f5cc:	svclt	0x00004770
    f5d0:			; <UNDEFINED> instruction: 0x4604b570
    f5d4:	stmdavs	r6!, {r3, sp}
    f5d8:			; <UNDEFINED> instruction: 0xf7f8460d
    f5dc:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    f5e0:	eorvs	r6, r0, r0, lsl #10
    f5e4:	svclt	0x0000bd70
    f5e8:			; <UNDEFINED> instruction: 0xf0002900
    f5ec:	b	fe02faec <fchmod@plt+0xfe02da64>
    f5f0:	svclt	0x00480c01
    f5f4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    f5f8:	tsthi	pc, r0	; <UNPREDICTABLE>
    f5fc:	svclt	0x00480003
    f600:	addmi	r4, fp, #805306372	; 0x30000004
    f604:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    f608:			; <UNDEFINED> instruction: 0xf0004211
    f60c:	blx	fecefaa0 <fchmod@plt+0xfeceda18>
    f610:	blx	fec8c024 <fchmod@plt+0xfec89f9c>
    f614:	bl	fe84b820 <fchmod@plt+0xfe849798>
    f618:			; <UNDEFINED> instruction: 0xf1c20202
    f61c:	andge	r0, r4, pc, lsl r2
    f620:	andne	lr, r2, #0, 22
    f624:	andeq	pc, r0, pc, asr #32
    f628:	svclt	0x00004697
    f62c:	andhi	pc, r0, pc, lsr #7
    f630:	svcvc	0x00c1ebb3
    f634:	bl	103f23c <fchmod@plt+0x103d1b4>
    f638:	svclt	0x00280000
    f63c:	bicvc	lr, r1, #166912	; 0x28c00
    f640:	svcvc	0x0081ebb3
    f644:	bl	103f24c <fchmod@plt+0x103d1c4>
    f648:	svclt	0x00280000
    f64c:	orrvc	lr, r1, #166912	; 0x28c00
    f650:	svcvc	0x0041ebb3
    f654:	bl	103f25c <fchmod@plt+0x103d1d4>
    f658:	svclt	0x00280000
    f65c:	movtvc	lr, #7075	; 0x1ba3
    f660:	svcvc	0x0001ebb3
    f664:	bl	103f26c <fchmod@plt+0x103d1e4>
    f668:	svclt	0x00280000
    f66c:	movwvc	lr, #7075	; 0x1ba3
    f670:	svcvs	0x00c1ebb3
    f674:	bl	103f27c <fchmod@plt+0x103d1f4>
    f678:	svclt	0x00280000
    f67c:	bicvs	lr, r1, #166912	; 0x28c00
    f680:	svcvs	0x0081ebb3
    f684:	bl	103f28c <fchmod@plt+0x103d204>
    f688:	svclt	0x00280000
    f68c:	orrvs	lr, r1, #166912	; 0x28c00
    f690:	svcvs	0x0041ebb3
    f694:	bl	103f29c <fchmod@plt+0x103d214>
    f698:	svclt	0x00280000
    f69c:	movtvs	lr, #7075	; 0x1ba3
    f6a0:	svcvs	0x0001ebb3
    f6a4:	bl	103f2ac <fchmod@plt+0x103d224>
    f6a8:	svclt	0x00280000
    f6ac:	movwvs	lr, #7075	; 0x1ba3
    f6b0:	svcpl	0x00c1ebb3
    f6b4:	bl	103f2bc <fchmod@plt+0x103d234>
    f6b8:	svclt	0x00280000
    f6bc:	bicpl	lr, r1, #166912	; 0x28c00
    f6c0:	svcpl	0x0081ebb3
    f6c4:	bl	103f2cc <fchmod@plt+0x103d244>
    f6c8:	svclt	0x00280000
    f6cc:	orrpl	lr, r1, #166912	; 0x28c00
    f6d0:	svcpl	0x0041ebb3
    f6d4:	bl	103f2dc <fchmod@plt+0x103d254>
    f6d8:	svclt	0x00280000
    f6dc:	movtpl	lr, #7075	; 0x1ba3
    f6e0:	svcpl	0x0001ebb3
    f6e4:	bl	103f2ec <fchmod@plt+0x103d264>
    f6e8:	svclt	0x00280000
    f6ec:	movwpl	lr, #7075	; 0x1ba3
    f6f0:	svcmi	0x00c1ebb3
    f6f4:	bl	103f2fc <fchmod@plt+0x103d274>
    f6f8:	svclt	0x00280000
    f6fc:	bicmi	lr, r1, #166912	; 0x28c00
    f700:	svcmi	0x0081ebb3
    f704:	bl	103f30c <fchmod@plt+0x103d284>
    f708:	svclt	0x00280000
    f70c:	orrmi	lr, r1, #166912	; 0x28c00
    f710:	svcmi	0x0041ebb3
    f714:	bl	103f31c <fchmod@plt+0x103d294>
    f718:	svclt	0x00280000
    f71c:	movtmi	lr, #7075	; 0x1ba3
    f720:	svcmi	0x0001ebb3
    f724:	bl	103f32c <fchmod@plt+0x103d2a4>
    f728:	svclt	0x00280000
    f72c:	movwmi	lr, #7075	; 0x1ba3
    f730:	svccc	0x00c1ebb3
    f734:	bl	103f33c <fchmod@plt+0x103d2b4>
    f738:	svclt	0x00280000
    f73c:	biccc	lr, r1, #166912	; 0x28c00
    f740:	svccc	0x0081ebb3
    f744:	bl	103f34c <fchmod@plt+0x103d2c4>
    f748:	svclt	0x00280000
    f74c:	orrcc	lr, r1, #166912	; 0x28c00
    f750:	svccc	0x0041ebb3
    f754:	bl	103f35c <fchmod@plt+0x103d2d4>
    f758:	svclt	0x00280000
    f75c:	movtcc	lr, #7075	; 0x1ba3
    f760:	svccc	0x0001ebb3
    f764:	bl	103f36c <fchmod@plt+0x103d2e4>
    f768:	svclt	0x00280000
    f76c:	movwcc	lr, #7075	; 0x1ba3
    f770:	svccs	0x00c1ebb3
    f774:	bl	103f37c <fchmod@plt+0x103d2f4>
    f778:	svclt	0x00280000
    f77c:	biccs	lr, r1, #166912	; 0x28c00
    f780:	svccs	0x0081ebb3
    f784:	bl	103f38c <fchmod@plt+0x103d304>
    f788:	svclt	0x00280000
    f78c:	orrcs	lr, r1, #166912	; 0x28c00
    f790:	svccs	0x0041ebb3
    f794:	bl	103f39c <fchmod@plt+0x103d314>
    f798:	svclt	0x00280000
    f79c:	movtcs	lr, #7075	; 0x1ba3
    f7a0:	svccs	0x0001ebb3
    f7a4:	bl	103f3ac <fchmod@plt+0x103d324>
    f7a8:	svclt	0x00280000
    f7ac:	movwcs	lr, #7075	; 0x1ba3
    f7b0:	svcne	0x00c1ebb3
    f7b4:	bl	103f3bc <fchmod@plt+0x103d334>
    f7b8:	svclt	0x00280000
    f7bc:	bicne	lr, r1, #166912	; 0x28c00
    f7c0:	svcne	0x0081ebb3
    f7c4:	bl	103f3cc <fchmod@plt+0x103d344>
    f7c8:	svclt	0x00280000
    f7cc:	orrne	lr, r1, #166912	; 0x28c00
    f7d0:	svcne	0x0041ebb3
    f7d4:	bl	103f3dc <fchmod@plt+0x103d354>
    f7d8:	svclt	0x00280000
    f7dc:	movtne	lr, #7075	; 0x1ba3
    f7e0:	svcne	0x0001ebb3
    f7e4:	bl	103f3ec <fchmod@plt+0x103d364>
    f7e8:	svclt	0x00280000
    f7ec:	movwne	lr, #7075	; 0x1ba3
    f7f0:	svceq	0x00c1ebb3
    f7f4:	bl	103f3fc <fchmod@plt+0x103d374>
    f7f8:	svclt	0x00280000
    f7fc:	biceq	lr, r1, #166912	; 0x28c00
    f800:	svceq	0x0081ebb3
    f804:	bl	103f40c <fchmod@plt+0x103d384>
    f808:	svclt	0x00280000
    f80c:	orreq	lr, r1, #166912	; 0x28c00
    f810:	svceq	0x0041ebb3
    f814:	bl	103f41c <fchmod@plt+0x103d394>
    f818:	svclt	0x00280000
    f81c:	movteq	lr, #7075	; 0x1ba3
    f820:	svceq	0x0001ebb3
    f824:	bl	103f42c <fchmod@plt+0x103d3a4>
    f828:	svclt	0x00280000
    f82c:	movweq	lr, #7075	; 0x1ba3
    f830:	svceq	0x0000f1bc
    f834:	submi	fp, r0, #72, 30	; 0x120
    f838:	b	fe721600 <fchmod@plt+0xfe71f578>
    f83c:	svclt	0x00480f00
    f840:	ldrbmi	r4, [r0, -r0, asr #4]!
    f844:	andcs	fp, r0, r8, lsr pc
    f848:	b	13ff460 <fchmod@plt+0x13fd3d8>
    f84c:			; <UNDEFINED> instruction: 0xf04070ec
    f850:	ldrbmi	r0, [r0, -r1]!
    f854:			; <UNDEFINED> instruction: 0xf281fab1
    f858:	andseq	pc, pc, #-2147483600	; 0x80000030
    f85c:	svceq	0x0000f1bc
    f860:			; <UNDEFINED> instruction: 0xf002fa23
    f864:	submi	fp, r0, #72, 30	; 0x120
    f868:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    f86c:			; <UNDEFINED> instruction: 0xf06fbfc8
    f870:	svclt	0x00b84000
    f874:	andmi	pc, r0, pc, asr #32
    f878:	stmdalt	lr, {ip, sp, lr, pc}
    f87c:	rscsle	r2, r4, r0, lsl #18
    f880:	andmi	lr, r3, sp, lsr #18
    f884:	mrc2	7, 5, pc, cr3, cr15, {7}
    f888:			; <UNDEFINED> instruction: 0x4006e8bd
    f88c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    f890:	smlatbeq	r3, r1, fp, lr
    f894:	svclt	0x00004770
    f898:			; <UNDEFINED> instruction: 0xf04fb502
    f89c:			; <UNDEFINED> instruction: 0xf7f20008
    f8a0:	vstrlt.16	s28, [r2, #-136]	; 0xffffff78	; <UNPREDICTABLE>
    f8a4:	mvnsmi	lr, #737280	; 0xb4000
    f8a8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    f8ac:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    f8b0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    f8b4:	stmdb	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f8b8:	blne	1da0ab4 <fchmod@plt+0x1d9ea2c>
    f8bc:	strhle	r1, [sl], -r6
    f8c0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    f8c4:	svccc	0x0004f855
    f8c8:	strbmi	r3, [sl], -r1, lsl #8
    f8cc:	ldrtmi	r4, [r8], -r1, asr #12
    f8d0:	adcmi	r4, r6, #152, 14	; 0x2600000
    f8d4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f8d8:	svclt	0x000083f8
    f8dc:	andeq	r5, r1, lr, asr #24
    f8e0:	andeq	r5, r1, r4, asr #24
    f8e4:	svclt	0x00004770

Disassembly of section .fini:

0000f8e8 <.fini>:
    f8e8:	push	{r3, lr}
    f8ec:	pop	{r3, pc}
