$date
	Sun Oct 23 01:54:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#187497
b1100 !
1"
#187498
b1100 &
b1100 %
1$
#187499
0"
#187502
b110 &
b110 %
#187506
b11 &
b11 %
#187510
b1010 &
b1010 %
#187514
b101 &
b101 %
#187518
b10000 &
b10000 %
#187522
b1000 &
b1000 %
#187526
b100 &
b100 %
#187530
b10 &
b10 %
#187534
b1 &
1#
b1 %
#187538
b0 &
b0 %
0#
0$
#1152663
b10100 !
1"
#1152666
b10100 &
b10100 %
1$
#1152667
0"
#1152670
b1010 &
b1010 %
#1152674
b101 &
b101 %
#1152678
b10000 &
b10000 %
#1152682
b1000 &
b1000 %
#1152686
b100 &
b100 %
#1152690
b10 &
b10 %
#1152694
b1 &
1#
b1 %
#1152698
b0 &
b0 %
0#
0$
#2177485
b11101 !
1"
#2177486
b11101 &
b11101 %
1$
#2177487
0"
#2177490
b1011000 &
b1011000 %
#2177494
b101100 &
b101100 %
#2177498
b10110 &
b10110 %
#2177502
b1011 &
b1011 %
#2177506
b100010 &
b100010 %
#2177510
b10001 &
b10001 %
#2177514
b110100 &
b110100 %
#2177518
b11010 &
b11010 %
#2177522
b1101 &
b1101 %
#2177526
b101000 &
b101000 %
#2177530
b10100 &
b10100 %
#2177534
b1010 &
b1010 %
#2177538
b101 &
b101 %
#2177542
b10000 &
b10000 %
#2177546
b1000 &
b1000 %
#2177550
b100 &
b100 %
#2177554
b10 &
b10 %
#2177558
b1 &
1#
b1 %
#2177562
b0 &
b0 %
0#
0$
#4500012
