+libext+.v+.sv
//-y $SYNOPSYS_SYN_ROOT/dw/sim_ver
+define+RV_OPENSOURCE
+incdir+$RV_ROOT/testbench
$RV_ROOT/design/soc_files/tb_prog.v
$RV_ROOT/design/eb1_brqrv_wrapper.sv
$RV_ROOT/design/eb1_mem.sv
$RV_ROOT/design/eb1_pic_ctrl.sv
$RV_ROOT/design/eb1_brqrv.sv
$RV_ROOT/design/eb1_dma_ctrl.sv
$RV_ROOT/design/ifu/eb1_ifu_aln_ctl.sv
$RV_ROOT/design/ifu/eb1_ifu_compress_ctl.sv
$RV_ROOT/design/ifu/eb1_ifu_ifc_ctl.sv
$RV_ROOT/design/ifu/eb1_ifu_bp_ctl.sv
$RV_ROOT/design/ifu/eb1_ifu_ic_mem.sv
$RV_ROOT/design/ifu/eb1_ifu_mem_ctl.sv
$RV_ROOT/design/ifu/eb1_ifu_iccm_mem.sv
$RV_ROOT/design/ifu/eb1_ifu.sv
$RV_ROOT/design/dec/eb1_dec_decode_ctl.sv
$RV_ROOT/design/dec/eb1_dec_gpr_ctl.sv
$RV_ROOT/design/dec/eb1_dec_ib_ctl.sv
$RV_ROOT/design/dec/eb1_dec_tlu_ctl.sv
$RV_ROOT/design/dec/eb1_dec_trigger.sv
$RV_ROOT/design/dec/eb1_dec.sv
$RV_ROOT/design/exu/eb1_exu_alu_ctl.sv
$RV_ROOT/design/exu/eb1_exu_mul_ctl.sv
$RV_ROOT/design/exu/eb1_exu_div_ctl.sv
$RV_ROOT/design/exu/eb1_exu.sv
$RV_ROOT/design/lsu/eb1_lsu.sv
$RV_ROOT/design/lsu/eb1_lsu_clkdomain.sv
$RV_ROOT/design/lsu/eb1_lsu_addrcheck.sv
$RV_ROOT/design/lsu/eb1_lsu_lsc_ctl.sv
$RV_ROOT/design/lsu/eb1_lsu_stbuf.sv
$RV_ROOT/design/lsu/eb1_lsu_bus_buffer.sv
$RV_ROOT/design/lsu/eb1_lsu_bus_intf.sv
$RV_ROOT/design/lsu/eb1_lsu_ecc.sv
$RV_ROOT/design/lsu/eb1_lsu_dccm_mem.sv
$RV_ROOT/design/lsu/eb1_lsu_dccm_ctl.sv
$RV_ROOT/design/lsu/eb1_lsu_trigger.sv
$RV_ROOT/design/dbg/eb1_dbg.sv
$RV_ROOT/design/dmi/dmi_wrapper.v
$RV_ROOT/design/dmi/dmi_jtag_to_core_sync.v
$RV_ROOT/design/dmi/rvjtag_tap.v
$RV_ROOT/design/soc_files/uart_rx_prog.v
$RV_ROOT/design/soc_files/iccm_controller.v
$RV_ROOT/design/sky130_sram_1kbyte_1rw1r_32x256_8.v
$RV_ROOT/design/lib/eb1_lib.sv
-v $RV_ROOT/design/lib/beh_lib.sv
-v $RV_ROOT/design/lib/mem_lib.sv
-y $RV_ROOT/design/lib
-v $RV_ROOT/testbench/axi_lsu_dma_bridge.sv
