// Seed: 3015388409
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    inout wor id_2,
    output supply0 id_3,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    input supply1 id_8
);
  bit id_10;
  always id_10 <= 1;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign id_2 = -1'b0 !== -1;
  logic id_12;
endmodule
