# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do rca_36b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder {C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder/rca_36b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:18 on Jun 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder" C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder/rca_36b.v 
# -- Compiling module fulladder
# -- Compiling module rca_36b
# 
# Top level modules:
# 	rca_36b
# End time: 04:38:18 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder {C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder/tb_rca36.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:18 on Jun 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder" C:/Users/metr0/code/Digital-Logic-Circuits-1/Ripple-Carry-Adder/tb_rca36.v 
# -- Compiling module tb_rca_36b
# 
# Top level modules:
# 	tb_rca_36b
# End time: 04:38:18 on Jun 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_rca_36b
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_rca_36b 
# Start time: 04:38:18 on Jun 06,2022
# Loading work.tb_rca_36b
# Loading work.rca_36b
# Loading work.fulladder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 04:39:33 on Jun 06,2022, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
