Analysis & Elaboration report for SCOMP
Wed Jul  9 18:26:02 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Wed Jul  9 18:26:02 2025               ;
; Quartus Prime Version         ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                 ; SCOMP                                           ;
; Top-level Entity Name         ; SCOMP_System                                    ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SCOMP_System       ; SCOMP              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Jul  9 18:25:50 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file HEX_DISP.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file dig_out.vhd
    Info (12022): Found design unit 1: DIG_OUT-a File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd Line: 26
    Info (12023): Found entity 1: DIG_OUT File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file dig_in.vhd
    Info (12022): Found design unit 1: DIG_IN-a File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 20
    Info (12023): Found entity 1: DIG_IN File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd Line: 26
    Info (12023): Found entity 1: clk_div File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: TIMER-a File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd Line: 29
    Info (12023): Found entity 1: TIMER File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file scomp.vhd
    Info (12022): Found design unit 1: SCOMP-a File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 33
    Info (12023): Found entity 1: SCOMP File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scomp_system.bdf
    Info (12023): Found entity 1: SCOMP_System
Info (12021): Found 1 design units, including 1 entities, in source file hex_disp_6.bdf
    Info (12023): Found entity 1: HEX_DISP_6
Info (12021): Found 2 design units, including 1 entities, in source file pll_main.vhd
    Info (12022): Found design unit 1: PLL_main-rtl File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd Line: 20
    Info (12023): Found entity 1: PLL_main File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_main_0002 File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file seg_disp.vhd
    Info (12022): Found design unit 1: SEG_DISP-a File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd Line: 17
    Info (12023): Found entity 1: SEG_DISP File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file parse_disp_data_in.vhd
    Info (12022): Found design unit 1: PARSE_DISP_DATA_IN-comb File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 29
    Info (12023): Found entity 1: PARSE_DISP_DATA_IN File: C:/Mac/Home/Documents/ECE2031/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd Line: 5
Info (12127): Elaborating entity "SCOMP_System" for the top level hierarchy
Info (12128): Elaborating entity "HEX_DISP_6" for hierarchy "HEX_DISP_6:inst9"
Error (275024): Width mismatch in port "seg_val[6..0]" of instance "inst7" and type SEG_DISP -- source is ""hex_val0[3..0]""
Error (275024): Width mismatch in port "seg_val[6..0]" of instance "inst8" and type SEG_DISP -- source is ""hex_val0[7..4]""
Error (275024): Width mismatch in port "seg_val[6..0]" of instance "inst12" and type SEG_DISP -- source is ""hex_val0[11..8]""
Error (275024): Width mismatch in port "seg_val[6..0]" of instance "inst13" and type SEG_DISP -- source is ""hex_val0[15..12]""
Error (275024): Width mismatch in port "seg_val[6..0]" of instance "inst14" and type SEG_DISP -- source is ""hex_val1[3..0]""
Error (275024): Width mismatch in port "seg_val[6..0]" of instance "inst15" and type SEG_DISP -- source is ""hex_val1[7..4]""
Error (12152): Can't elaborate user hierarchy "HEX_DISP_6:inst9"
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 7 errors, 1 warning
    Error: Peak virtual memory: 13316 megabytes
    Error: Processing ended: Wed Jul  9 18:26:02 2025
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:23


