#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Sep 15 23:24:22 2016
# Process ID: 3031
# Current directory: /home/jorge
# Command line: vivado
# Log file: /home/jorge/vivado.log
# Journal file: /home/jorge/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 5803.465 ; gain = 89.910 ; free physical = 1753 ; free virtual = 7688
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2458] undeclared symbol result_o, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:27:24 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = zzzzzzzzzzzz
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 780-> ERROR: Data A = aff7e5, Data B = 13d2aa, Result = zzzzzzzzzzzz
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5850.535 ; gain = 47.070 ; free physical = 1645 ; free virtual = 7602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2458] undeclared symbol result_o, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:37:28 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = zzzzzzzzzzzz
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 780-> ERROR: Data A = aff7e5, Data B = 13d2aa, Result = zzzzzzzzzzzz
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5905.277 ; gain = 2.004 ; free physical = 1664 ; free virtual = 7972
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=24) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=12,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=7,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=12,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=7,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=13,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=7,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=8,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=4,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=4,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=5,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=24) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=12,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=7,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=12,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=7,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=13,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=6,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=7,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=8,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=4,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=4,precision=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" Line 2. Module KOA_c(SW=5,precision=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:39:50 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474794582889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> 000001 *  f05663 = 000000f05663
                 154-> b97b0d *  f05663 = 000000f05663
                 180-> b97b0d *  f05663 = ae21f340f407
                 210-> b97b0d *  df998d = ae21f340f407
                 220-> b97b0d *  df998d = a20171068b29
                 231-> c28465 *  df998d = a20171068b29
                 260-> c28465 *  df998d = a9e6003e48a1
                 308-> 375212 *  df998d = a9e6003e48a1
                 315-> 375212 *  f3e301 = a9e6003e48a1
                 330-> 375212 *  f3e301 = 34b3f5134812
                 385-> d7cd0d *  f3e301 = 34b3f5134812
                 410-> d7cd0d *  f3e301 = cd96ff01540d
                 420-> d7cd0d *  23f176 = cd96ff01540d
                 430-> d7cd0d *  23f176 = 1e4c9448c0fe
                 462-> 8dcd3d *  23f176 = 1e4c9448c0fe
                 480-> 8dcd3d *  23f176 = 13e8ceea071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> aff7e5 *  13d2aa = 0da034337812
                 840-> aff7e5 *  d27277 = 0da034337812
                 847-> 32d612 *  d27277 = 0da034337812
                 860-> 32d612 *  d27277 = 29ca55b9865e
                 924-> ecdb8f *  d27277 = 29ca55b9865e
                 930-> ecdb8f *  d27277 = c2b6032dbd79
                 945-> ecdb8f *  3069f2 = c2b6032dbd79
                 950-> ecdb8f *  3069f2 = 2ccb30c5342e
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5905.277 ; gain = 0.000 ; free physical = 1567 ; free virtual = 7881
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:40:17 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474794582889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> 000001 *  f05663 = 000000f05663
                 154-> b97b0d *  f05663 = 000000f05663
                 180-> b97b0d *  f05663 = ae21f340f407
                 210-> b97b0d *  df998d = ae21f340f407
                 220-> b97b0d *  df998d = a20171068b29
                 231-> c28465 *  df998d = a20171068b29
                 260-> c28465 *  df998d = a9e6003e48a1
                 308-> 375212 *  df998d = a9e6003e48a1
                 315-> 375212 *  f3e301 = a9e6003e48a1
                 330-> 375212 *  f3e301 = 34b3f5134812
                 385-> d7cd0d *  f3e301 = 34b3f5134812
                 410-> d7cd0d *  f3e301 = cd96ff01540d
                 420-> d7cd0d *  23f176 = cd96ff01540d
                 430-> d7cd0d *  23f176 = 1e4c9448c0fe
                 462-> 8dcd3d *  23f176 = 1e4c9448c0fe
                 480-> 8dcd3d *  23f176 = 13e8ceea071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> aff7e5 *  13d2aa = 0da034337812
                 840-> aff7e5 *  d27277 = 0da034337812
                 847-> 32d612 *  d27277 = 0da034337812
                 860-> 32d612 *  d27277 = 29ca55b9865e
                 924-> ecdb8f *  d27277 = 29ca55b9865e
                 930-> ecdb8f *  d27277 = c2b6032dbd79
                 945-> ecdb8f *  3069f2 = c2b6032dbd79
                 950-> ecdb8f *  3069f2 = 2ccb30c5342e
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:40:41 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474676982889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> ERROR: Data A = 000001, Data B = f05663, Result = 003ffe505663
                 110-> 000001 *  f05663 = 003ffe505663
                 154-> b97b0d *  f05663 = 003ffe505663
                 180-> ERROR: Data A = b97b0d, Data B = f05663, Result = ae207040f407
                 180-> b97b0d *  f05663 = ae207040f407
                 210-> b97b0d *  df998d = ae207040f407
                 220-> ERROR: Data A = b97b0d, Data B = df998d, Result = a200f6668b29
                 220-> b97b0d *  df998d = a200f6668b29
                 231-> c28465 *  df998d = a200f6668b29
                 260-> ERROR: Data A = c28465, Data B = df998d, Result = a9e5cdae48a1
                 260-> c28465 *  df998d = a9e5cdae48a1
                 308-> 375212 *  df998d = a9e5cdae48a1
                 315-> 375212 *  f3e301 = a9e5cdae48a1
                 330-> ERROR: Data A = 375212, Data B = f3e301, Result = 34b3ba034812
                 330-> 375212 *  f3e301 = 34b3ba034812
                 385-> d7cd0d *  f3e301 = 34b3ba034812
                 410-> ERROR: Data A = d7cd0d, Data B = f3e301, Result = cd961a11540d
                 410-> d7cd0d *  f3e301 = cd961a11540d
                 420-> d7cd0d *  23f176 = cd961a11540d
                 430-> ERROR: Data A = d7cd0d, Data B = 23f176, Result = 1e4be0c8c0fe
                 430-> d7cd0d *  23f176 = 1e4be0c8c0fe
                 462-> 8dcd3d *  23f176 = 1e4be0c8c0fe
                 480-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 13e8323a071e
                 480-> 8dcd3d *  23f176 = 13e8323a071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> ERROR: Data A = aff7e5, Data B = 13d2aa, Result = 0d9f1a437812
                 780-> aff7e5 *  13d2aa = 0d9f1a437812
                 840-> aff7e5 *  d27277 = 0d9f1a437812
                 847-> 32d612 *  d27277 = 0d9f1a437812
                 860-> ERROR: Data A = 32d612, Data B = d27277, Result = 29c9b9e9865e
                 860-> 32d612 *  d27277 = 29c9b9e9865e
                 924-> ecdb8f *  d27277 = 29c9b9e9865e
                 930-> ERROR: Data A = ecdb8f, Data B = d27277, Result = c2b4ef6dbd79
                 930-> ecdb8f *  d27277 = c2b4ef6dbd79
                 945-> ecdb8f *  3069f2 = c2b4ef6dbd79
                 950-> ERROR: Data A = ecdb8f, Data B = 3069f2, Result = 2cc91b05342e
                 950-> ecdb8f *  3069f2 = 2cc91b05342e
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474676982889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> ERROR: Data A = 000001, Data B = f05663, Result = 003ffe505663
                 110-> 000001 *  f05663 = 003ffe505663
                 154-> b97b0d *  f05663 = 003ffe505663
                 180-> ERROR: Data A = b97b0d, Data B = f05663, Result = ae207040f407
                 180-> b97b0d *  f05663 = ae207040f407
                 210-> b97b0d *  df998d = ae207040f407
                 220-> ERROR: Data A = b97b0d, Data B = df998d, Result = a200f6668b29
                 220-> b97b0d *  df998d = a200f6668b29
                 231-> c28465 *  df998d = a200f6668b29
                 260-> ERROR: Data A = c28465, Data B = df998d, Result = a9e5cdae48a1
                 260-> c28465 *  df998d = a9e5cdae48a1
                 308-> 375212 *  df998d = a9e5cdae48a1
                 315-> 375212 *  f3e301 = a9e5cdae48a1
                 330-> ERROR: Data A = 375212, Data B = f3e301, Result = 34b3ba034812
                 330-> 375212 *  f3e301 = 34b3ba034812
                 385-> d7cd0d *  f3e301 = 34b3ba034812
                 410-> ERROR: Data A = d7cd0d, Data B = f3e301, Result = cd961a11540d
                 410-> d7cd0d *  f3e301 = cd961a11540d
                 420-> d7cd0d *  23f176 = cd961a11540d
                 430-> ERROR: Data A = d7cd0d, Data B = 23f176, Result = 1e4be0c8c0fe
                 430-> d7cd0d *  23f176 = 1e4be0c8c0fe
                 462-> 8dcd3d *  23f176 = 1e4be0c8c0fe
                 480-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 13e8323a071e
                 480-> 8dcd3d *  23f176 = 13e8323a071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> ERROR: Data A = aff7e5, Data B = 13d2aa, Result = 0d9f1a437812
                 780-> aff7e5 *  13d2aa = 0d9f1a437812
                 840-> aff7e5 *  d27277 = 0d9f1a437812
                 847-> 32d612 *  d27277 = 0d9f1a437812
                 860-> ERROR: Data A = 32d612, Data B = d27277, Result = 29c9b9e9865e
                 860-> 32d612 *  d27277 = 29c9b9e9865e
                 924-> ecdb8f *  d27277 = 29c9b9e9865e
                 930-> ERROR: Data A = ecdb8f, Data B = d27277, Result = c2b4ef6dbd79
                 930-> ecdb8f *  d27277 = c2b4ef6dbd79
                 945-> ecdb8f *  3069f2 = c2b4ef6dbd79
                 950-> ERROR: Data A = ecdb8f, Data B = 3069f2, Result = 2cc91b05342e
                 950-> ecdb8f *  3069f2 = 2cc91b05342e
                1001-> 7696ce *  3069f2 = 2cc91b05342e
                1010-> ERROR: Data A = 7696ce, Data B = 3069f2, Result = 166c32a50cbc
                1010-> 7696ce *  3069f2 = 166c32a50cbc
                1050-> 7696ce *  007ae8 = 166c32a50cbc
                1078-> ca4ec5 *  007ae8 = 166c32a50cbc
                1080-> ERROR: Data A = ca4ec5, Data B = 007ae8, Result = 005f20714488
                1080-> ca4ec5 *  007ae8 = 005f20714488
                1155-> 8e28bd *  58495c = 005f20714488
                1160-> ERROR: Data A = 8e28bd, Data B = 58495c, Result = 3105b37c88ec
                1160-> 8e28bd *  58495c = 3105b37c88ec
                1232-> ab582d *  58495c = 3105b37c88ec
                1240-> ERROR: Data A = ab582d, Data B = 58495c, Result = 3b15d990852c
                1240-> ab582d *  58495c = 3b15d990852c
                1250-> ERROR: Data A = ab582d, Data B = 58495c, Result = 000000000000
                1250-> ab582d *  58495c = 000000000000
                1260-> ab582d *  a72665 = 000000000000
                1309-> ef6263 *  a72665 = 000000000000
                1365-> ef6263 *  73870a = 000000000000
                1386-> 3b2280 *  73870a = 000000000000
                1463-> 642120 *  73870a = 000000000000
                1470-> 642120 *  7845aa = 000000000000
                1530-> ERROR: Data A = 642120, Data B = 7845aa, Result = 2f09feeb9f40
                1530-> 642120 *  7845aa = 2f09feeb9f40
                1540-> cccc9d *  7845aa = 2f09feeb9f40
                1550-> ERROR: Data A = cccc9d, Data B = 7845aa, Result = 60366a5e3142
                1550-> cccc9d *  7845aa = 60366a5e3142
                1575-> cccc9d *  203e96 = 60366a5e3142
                1610-> ERROR: Data A = cccc9d, Data B = 203e96, Result = 19ca7e7de9fe
                1610-> cccc9d *  203e96 = 19ca7e7de9fe
                1617-> 83b813 *  203e96 = 19ca7e7de9fe
                1620-> ERROR: Data A = 83b813, Data B = 203e96, Result = 109663427522
                1620-> 83b813 *  203e96 = 109663427522
                1680-> 83b813 *  bc380d = 109663427522
                1690-> ERROR: Data A = 83b813, Data B = bc380d, Result = 60d6a6c880f7
                1690-> 83b813 *  bc380d = 60d6a6c880f7
                1694-> a7d653 *  bc380d = 60d6a6c880f7
                1700-> ERROR: Data A = a7d653, Data B = bc380d, Result = 7b64bc5c0a37
                1700-> a7d653 *  bc380d = 7b64bc5c0a37
                1771-> 9fdd6b *  bc380d = 7b64bc5c0a37
                1780-> ERROR: Data A = 9fdd6b, Data B = bc380d, Result = 7587b7a1a66f
                1780-> 9fdd6b *  bc380d = 7587b7a1a66f
                1785-> 9fdd6b *  a62ad5 = 7587b7a1a66f
                1790-> ERROR: Data A = 9fdd6b, Data B = a62ad5, Result = 67c2a398c807
                1790-> 9fdd6b *  a62ad5 = 67c2a398c807
                1848-> 174a02 *  a62ad5 = 67c2a398c807
                1850-> ERROR: Data A = 174a02, Data B = a62ad5, Result = 0f1c6170e7aa
                1850-> 174a02 *  a62ad5 = 0f1c6170e7aa
                1890-> 174a02 *  563eae = 0f1c6170e7aa
                1910-> ERROR: Data A = 174a02, Data B = 563eae, Result = 07d7520cc95c
                1910-> 174a02 *  563eae = 07d7520cc95c
                1925-> ffe91d *  563eae = 07d7520cc95c
                1930-> ERROR: Data A = ffe91d, Data B = 563eae, Result = 56367f8377b6
                1930-> ffe91d *  563eae = 56367f8377b6
                1995-> ffe91d *  c572cf = 56367f8377b6
                2000-> ERROR: Data A = ffe91d, Data B = c572cf, Result = 000000000000
                2000-> ffe91d *  c572cf = 000000000000
                2002-> 844923 *  c572cf = 000000000000
                2079-> 09650a *  c572cf = 000000000000
                2100-> 09650a *  730aca = 000000000000
                2156-> 314c3c *  730aca = 000000000000
                2205-> 314c3c *  68bdf2 = 000000000000
                2233-> 2e618a *  68bdf2 = 000000000000
                2280-> ERROR: Data A = 2e618a, Data B = 68bdf2, Result = 12f8b36b1674
                2280-> 2e618a *  68bdf2 = 12f8b36b1674
                2310-> 4b34d8 *  c4b341 = 12f8b36b1674
                2320-> ERROR: Data A = 4b34d8, Data B = c4b341, Result = 39c8fadb72d8
                2320-> 4b34d8 *  c4b341 = 39c8fadb72d8
                2387-> 20f378 *  c4b341 = 39c8fadb72d8
                2390-> ERROR: Data A = 20f378, Data B = c4b341, Result = 195164aab978
                2390-> 20f378 *  c4b341 = 195164aab978
                2415-> 20f378 *  8a1289 = 195164aab978
                2430-> ERROR: Data A = 20f378, Data B = 8a1289, Result = 11c57af0bb38
                2430-> 20f378 *  8a1289 = 11c57af0bb38
                2464-> c50deb *  8a1289 = 11c57af0bb38
                2470-> ERROR: Data A = c50deb, Data B = 8a1289, Result = 6a46eb7cf8c3
                2470-> c50deb *  8a1289 = 6a46eb7cf8c3
                2520-> c50deb *  0265b6 = 6a46eb7cf8c3
                2530-> ERROR: Data A = c50deb, Data B = 0265b6, Result = 01d712db9c12
                2530-> c50deb *  0265b6 = 01d712db9c12
                2541-> 4bf9c6 *  0265b6 = 01d712db9c12
                2580-> ERROR: Data A = 4bf9c6, Data B = 0265b6, Result = 00b578eab0c4
                2580-> 4bf9c6 *  0265b6 = 00b578eab0c4
                2618-> 1513ae *  0265b6 = 00b578eab0c4
                2620-> ERROR: Data A = 1513ae, Data B = 0265b6, Result = 0071fc0ba3b4
                2620-> 1513ae *  0265b6 = 0071fc0ba3b4
                2625-> 1513ae *  7502bc = 0071fc0ba3b4
                2660-> ERROR: Data A = 1513ae, Data B = 7502bc, Result = 09a192a7cfc8
                2660-> 1513ae *  7502bc = 09a192a7cfc8
                2695-> 0fdd2a *  7502bc = 09a192a7cfc8
                2730-> ERROR: Data A = 0fdd2a, Data B = d79a0b, Result = 073ff9d2bed8
                2730-> 0fdd2a *  d79a0b = 073ff9d2bed8
                2740-> ERROR: Data A = 0fdd2a, Data B = d79a0b, Result = 0d5bd06fc4ce
                2740-> 0fdd2a *  d79a0b = 0d5bd06fc4ce
                2750-> ERROR: Data A = 0fdd2a, Data B = d79a0b, Result = 000000000000
                2750-> 0fdd2a *  d79a0b = 000000000000
                2772-> 97be71 *  d79a0b = 000000000000
                2835-> 97be71 *  f24185 = 000000000000
                2849-> f2554f *  f24185 = 000000000000
                2926-> cc603b *  f24185 = 000000000000
                2940-> cc603b *  06333a = 000000000000
                3003-> 23327e *  06333a = 000000000000
                3030-> ERROR: Data A = 23327e, Data B = 06333a, Result = 00da143c8a8c
                3030-> 23327e *  06333a = 00da143c8a8c
                3045-> 23327e *  aa4b15 = 00da143c8a8c
                3050-> ERROR: Data A = 23327e, Data B = aa4b15, Result = 1769369a0e56
                3050-> 23327e *  aa4b15 = 1769369a0e56
                3080-> d99bf1 *  aa4b15 = 1769369a0e56
                3110-> ERROR: Data A = d99bf1, Data B = aa4b15, Result = 90c0900365c5
                3110-> d99bf1 *  aa4b15 = 90c0900365c5
                3150-> d99bf1 *  9c4bd9 = 90c0900365c5
                3157-> 230762 *  9c4bd9 = 90c0900365c5
                3180-> ERROR: Data A = 230762, Data B = 9c4bd9, Result = 15628dc2f812
                3180-> 230762 *  9c4bd9 = 15628dc2f812
                3234-> 35fb4c *  9c4bd9 = 15628dc2f812
                3255-> 35fb4c *  a1559f = 15628dc2f812
                3260-> ERROR: Data A = 35fb4c, Data B = a1559f, Result = 220467335034
                3260-> 35fb4c *  a1559f = 220467335034
                3311-> b9a18f *  a1559f = 220467335034
                3330-> ERROR: Data A = b9a18f, Data B = a1559f, Result = 74fc0ceed2d1
                3330-> b9a18f *  a1559f = 74fc0ceed2d1
                3360-> b9a18f *  6da9f8 = 74fc0ceed2d1
                3370-> ERROR: Data A = b9a18f, Data B = 6da9f8, Result = 4f842f8ee988
                3370-> b9a18f *  6da9f8 = 4f842f8ee988
                3388-> cd60b7 *  6da9f8 = 4f842f8ee988
                3410-> ERROR: Data A = cd60b7, Data B = 6da9f8, Result = 57f9e4898048
                3410-> cd60b7 *  6da9f8 = 57f9e4898048
                3465-> 7d945c *  c4569f = 57f9e4898048
                3480-> ERROR: Data A = 7d945c, Data B = c4569f, Result = 604f03b60d24
                3480-> 7d945c *  c4569f = 604f03b60d24
                3500-> ERROR: Data A = 7d945c, Data B = c4569f, Result = 000000000000
                3500-> 7d945c *  c4569f = 000000000000
                3542-> cbc05b *  c4569f = 000000000000
                3570-> cbc05b *  de3789 = 000000000000
                3619-> ae3249 *  de3789 = 000000000000
                3675-> ae3249 *  233ed0 = 000000000000
                3696-> fec0d7 *  233ed0 = 000000000000
                3773-> c7fc51 *  233ed0 = 000000000000
                3780-> ERROR: Data A = c7fc51, Data B = 212f96, Result = 1b87dd7b9fd0
                3780-> c7fc51 *  212f96 = 1b87dd7b9fd0
                3790-> ERROR: Data A = c7fc51, Data B = 212f96, Result = 19eb8971b676
                3790-> c7fc51 *  212f96 = 19eb8971b676
                3850-> 1d7f0c *  212f96 = 19eb8971b676
                3860-> ERROR: Data A = 1d7f0c, Data B = 212f96, Result = 03d1b117a508
                3860-> 1d7f0c *  212f96 = 03d1b117a508
                3885-> 1d7f0c *  2ccec2 = 03d1b117a508
                3890-> ERROR: Data A = 1d7f0c, Data B = 2ccec2, Result = 0528b335ef18
                3890-> 1d7f0c *  2ccec2 = 0528b335ef18
                3927-> 57edc8 *  2ccec2 = 0528b335ef18
                3930-> ERROR: Data A = 57edc8, Data B = 2ccec2, Result = 0f6327f92190
                3930-> 57edc8 *  2ccec2 = 0f6327f92190
                3990-> 57edc8 *  825a77 = 0f6327f92190
                4004-> f2ed3d *  825a77 = 0f6327f92190
                4010-> ERROR: Data A = f2ed3d, Data B = 825a77, Result = 7bb0f7ddb95b
                4010-> f2ed3d *  825a77 = 7bb0f7ddb95b
                4081-> 0cdb12 *  825a77 = 7bb0f7ddb95b
                4090-> ERROR: Data A = 0cdb12, Data B = 825a77, Result = 068ac632295e
                4090-> 0cdb12 *  825a77 = 068ac632295e
                4095-> 0cdb12 *  05007e = 068ac632295e
                4100-> ERROR: Data A = 0cdb12, Data B = 05007e, Result = 007fd79dd2dc
                4100-> 0cdb12 *  05007e = 007fd79dd2dc
                4158-> e5816d *  05007e = 007fd79dd2dc
                4160-> ERROR: Data A = e5816d, Data B = 05007e, Result = 04bb5ca6b3a6
                4160-> e5816d *  05007e = 04bb5ca6b3a6
                4200-> e5816d *  d9e739 = 04bb5ca6b3a6
                4230-> ERROR: Data A = e5816d, Data B = d9e739, Result = c358a6e82c45
                4230-> e5816d *  d9e739 = c358a6e82c45
                4235-> d28f1f *  d9e739 = c358a6e82c45
                4240-> ERROR: Data A = d28f1f, Data B = d9e739, Result = b33798ddd6e7
                4240-> d28f1f *  d9e739 = b33798ddd6e7
                4250-> ERROR: Data A = d28f1f, Data B = d9e739, Result = 000000000000
                4250-> d28f1f *  d9e739 = 000000000000
                4305-> d28f1f *  ebf6d3 = 000000000000
                4312-> d92f85 *  ebf6d3 = 000000000000
                4389-> 148878 *  ebf6d3 = 000000000000
                4410-> 148878 *  da595b = 000000000000
                4466-> 8b4b49 *  da595b = 000000000000
                4515-> 8b4b49 *  f2ae3f = 000000000000
                4530-> ERROR: Data A = 8b4b49, Data B = f2ae3f, Result = 8409356524f7
                4530-> 8b4b49 *  f2ae3f = 8409356524f7
                4543-> 0caf2a *  f2ae3f = 8409356524f7
                4550-> ERROR: Data A = 0caf2a, Data B = f2ae3f, Result = 0c03c7f1a756
                4550-> 0caf2a *  f2ae3f = 0c03c7f1a756
                4620-> 3f3886 *  156358 = 0c03c7f1a756
                4630-> ERROR: Data A = 3f3886, Data B = 156358, Result = 0547a2854010
                4630-> 3f3886 *  156358 = 0547a2854010
                4697-> 1a0c8e *  156358 = 0547a2854010
                4700-> ERROR: Data A = 1a0c8e, Data B = 156358, Result = 022cb9153ad0
                4700-> 1a0c8e *  156358 = 022cb9153ad0
                4725-> 1a0c8e *  2ff29c = 022cb9153ad0
                4760-> ERROR: Data A = 1a0c8e, Data B = 2ff29c, Result = 04e0aeefe288
                4760-> 1a0c8e *  2ff29c = 04e0aeefe288
                4774-> 3599fa *  2ff29c = 04e0aeefe288
                4780-> ERROR: Data A = 3599fa, Data B = 2ff29c, Result = 0a09ac2e2858
                4780-> 3599fa *  2ff29c = 0a09ac2e2858
                4830-> 3599fa *  7dbc26 = 0a09ac2e2858
                4840-> ERROR: Data A = 3599fa, Data B = 7dbc26, Result = 1a52c2fa731c
                4840-> 3599fa *  7dbc26 = 1a52c2fa731c
                4851-> 961773 *  7dbc26 = 1a52c2fa731c
                4860-> ERROR: Data A = 961773, Data B = 7dbc26, Result = 49b6ee96ef12
                4860-> 961773 *  7dbc26 = 49b6ee96ef12
                4928-> 8bb4a3 *  7dbc26 = 49b6ee96ef12
                4930-> ERROR: Data A = 8bb4a3, Data B = 7dbc26, Result = 449cf45b8432
                4930-> 8bb4a3 *  7dbc26 = 449cf45b8432
                4935-> 8bb4a3 *  99a82f = 449cf45b8432
                4940-> ERROR: Data A = 8bb4a3, Data B = 99a82f, Result = 53d9795c21ed
                4940-> 8bb4a3 *  99a82f = 53d9795c21ed
                5000-> ERROR: Data A = 8bb4a3, Data B = 99a82f, Result = 000000000000
                5000-> 8bb4a3 *  99a82f = 000000000000
                5005-> d292b3 *  99a82f = 000000000000
                5040-> d292b3 *  d8565f = 000000000000
                5082-> 290d44 *  d8565f = 000000000000
                5145-> 290d44 *  f8fdf7 = 000000000000
                5159-> 9b36cb *  f8fdf7 = 000000000000
                5236-> 091ae6 *  f8fdf7 = 000000000000
                5250-> 091ae6 *  28db5a = 000000000000
                5280-> ERROR: Data A = 091ae6, Data B = 28db5a, Result = 0172aab636dc
                5280-> 091ae6 *  28db5a = 0172aab636dc
                5313-> cfc129 *  28db5a = 0172aab636dc
                5320-> ERROR: Data A = cfc129, Data B = 28db5a, Result = 21273efffb6a
                5320-> cfc129 *  28db5a = 21273efffb6a
                5355-> cfc129 *  82e2ed = 21273efffb6a
                5360-> ERROR: Data A = cfc129, Data B = 82e2ed, Result = 6a37dd8e04f5
                5360-> cfc129 *  82e2ed = 6a37dd8e04f5
                5390-> 536cda *  82e2ed = 6a37dd8e04f5
                5430-> ERROR: Data A = 536cda, Data B = 82e2ed, Result = 2aa6e74839d2
                5430-> 536cda *  82e2ed = 2aa6e74839d2
                5460-> 536cda *  9fb665 = 2aa6e74839d2
                5467-> 8ae2b5 *  9fb665 = 2aa6e74839d2
                5470-> ERROR: Data A = 8ae2b5, Data B = 9fb665, Result = 56a478631f69
                5470-> 8ae2b5 *  9fb665 = 56a478631f69
                5544-> be94df *  9fb665 = 56a478631f69
                5565-> be94df *  f11979 = 56a478631f69
                5580-> ERROR: Data A = be94df, Data B = f11979, Result = b37c2b6d2467
                5580-> be94df *  f11979 = b37c2b6d2467
                5621-> 31ff44 *  f11979 = b37c2b6d2467
                5660-> ERROR: Data A = 31ff44, Data B = f11979, Result = 2f1502e34b24
                5660-> 31ff44 *  f11979 = 2f1502e34b24
                5670-> 31ff44 *  740cd0 = 2f1502e34b24
                5680-> ERROR: Data A = 31ff44, Data B = 740cd0, Result = 16a90fe69740
                5680-> 31ff44 *  740cd0 = 16a90fe69740
                5698-> 090b2a *  740cd0 = 16a90fe69740
                5730-> ERROR: Data A = 090b2a, Data B = 740cd0, Result = 0418dae70a20
                5730-> 090b2a *  740cd0 = 0418dae70a20
                5750-> ERROR: Data A = 090b2a, Data B = 740cd0, Result = 000000000000
                5750-> 090b2a *  740cd0 = 000000000000
                5775-> 6fcf0e *  f6adab = 000000000000
                5852-> 5daddc *  f6adab = 000000000000
                5880-> 5daddc *  5ebc9a = 000000000000
                5929-> df72fd *  5ebc9a = 000000000000
                5985-> df72fd *  f102c3 = 000000000000
                6006-> 0eed56 *  f102c3 = 000000000000
                6030-> ERROR: Data A = 0eed56, Data B = f102c3, Result = 0e0c712f7482
                6030-> 0eed56 *  f102c3 = 0e0c712f7482
                6083-> 79e94e *  f102c3 = 0e0c712f7482
                6090-> 79e94e *  d97667 = 0e0c712f7482
                6110-> ERROR: Data A = 79e94e, Data B = d97667, Result = 678d1a94d262
                6110-> 79e94e *  d97667 = 678d1a94d262
                6160-> 31340a *  d97667 = 678d1a94d262
                6180-> ERROR: Data A = 31340a, Data B = d97667, Result = 29cb29528c06
                6180-> 31340a *  d97667 = 29cb29528c06
                6195-> 31340a *  6fb9b6 = 29cb29528c06
                6200-> ERROR: Data A = 31340a, Data B = 6fb9b6, Result = 1578db3c391c
                6200-> 31340a *  6fb9b6 = 1578db3c391c
                6237-> 0e8a38 *  6fb9b6 = 1578db3c391c
                6260-> ERROR: Data A = 0e8a38, Data B = 6fb9b6, Result = 0657f520bbd0
                6260-> 0e8a38 *  6fb9b6 = 0657f520bbd0
                6300-> 0e8a38 *  d18779 = 0657f520bbd0
                6314-> 2bc4b8 *  d18779 = 0657f520bbd0
                6330-> ERROR: Data A = 2bc4b8, Data B = d18779, Result = 23d18b8502f8
                6330-> 2bc4b8 *  d18779 = 23d18b8502f8
                6391-> 74bf94 *  d18779 = 23d18b8502f8
                6405-> 74bf94 *  c65d93 = 23d18b8502f8
                6410-> ERROR: Data A = 74bf94, Data B = c65d93, Result = 5a7458cac5fc
                6410-> 74bf94 *  c65d93 = 5a7458cac5fc
                6468-> 3f2c04 *  c65d93 = 5a7458cac5fc
                6480-> ERROR: Data A = 3f2c04, Data B = c65d93, Result = 30f0c1bbba4c
                6480-> 3f2c04 *  c65d93 = 30f0c1bbba4c
                6500-> ERROR: Data A = 3f2c04, Data B = c65d93, Result = 000000000000
                6500-> 3f2c04 *  c65d93 = 000000000000
                6510-> 3f2c04 *  b7ca59 = 000000000000
                6545-> cb69db *  b7ca59 = 000000000000
                6615-> cb69db *  fcde4d = 000000000000
                6622-> b0b7d9 *  fcde4d = 000000000000
                6699-> a4266d *  fcde4d = 000000000000
                6720-> a4266d *  45e276 = 000000000000
                6776-> 3b49ca *  45e276 = 000000000000
                6780-> ERROR: Data A = 3b49ca, Data B = 45e276, Result = 102e670a571c
                6780-> 3b49ca *  45e276 = 102e670a571c
                6825-> 3b49ca *  172db6 = 102e670a571c
                6853-> 937195 *  172db6 = 102e670a571c
                6860-> ERROR: Data A = 937195, Data B = 172db6, Result = 0d58c52cf0ee
                6860-> 937195 *  172db6 = 0d58c52cf0ee
                6930-> 749b04 *  071a46 = 0d58c52cf0ee
                6940-> ERROR: Data A = 749b04, Data B = 071a46, Result = 033b53eccb18
                6940-> 749b04 *  071a46 = 033b53eccb18
                7007-> d261f7 *  071a46 = 033b53eccb18
                7010-> ERROR: Data A = d261f7, Data B = 071a46, Result = 05d5b80adf8a
                7010-> d261f7 *  071a46 = 05d5b80adf8a
                7035-> d261f7 *  980769 = 05d5b80adf8a
                7040-> ERROR: Data A = d261f7, Data B = 980769, Result = 7cef40efef4f
                7040-> d261f7 *  980769 = 7cef40efef4f
                7084-> 6ebab4 *  980769 = 7cef40efef4f
                7090-> ERROR: Data A = 6ebab4, Data B = 980769, Result = 41c0e9c57fd4
                7090-> 6ebab4 *  980769 = 41c0e9c57fd4
                7140-> 6ebab4 *  018d88 = 41c0e9c57fd4
                7160-> ERROR: Data A = 6ebab4, Data B = 018d88, Result = 00ab780c53a0
                7160-> 6ebab4 *  018d88 = 00ab780c53a0
                7161-> 7cd928 *  018d88 = 00ab780c53a0
                7170-> ERROR: Data A = 7cd928, Data B = 018d88, Result = 00c0d7a66540
                7170-> 7cd928 *  018d88 = 00c0d7a66540
                7238-> 90042d *  018d88 = 00c0d7a66540
                7240-> ERROR: Data A = 90042d, Data B = 018d88, Result = 00df230c00e8
                7240-> 90042d *  018d88 = 00df230c00e8
                7245-> 90042d *  c530c7 = 00df230c00e8
                7250-> ERROR: Data A = 90042d, Data B = c530c7, Result = 000000000000
                7250-> 90042d *  c530c7 = 000000000000
                7315-> 5c9c2e *  c530c7 = 000000000000
                7350-> 5c9c2e *  77e408 = 000000000000
                7392-> 41451c *  77e408 = 000000000000
                7455-> 41451c *  a7a6fd = 000000000000
                7469-> 9e0729 *  a7a6fd = 000000000000
                7530-> ERROR: Data A = 9e0729, Data B = a7a6fd, Result = 677cb090a985
                7530-> 9e0729 *  a7a6fd = 677cb090a985
                7546-> 37901c *  a7a6fd = 677cb090a985
                7550-> ERROR: Data A = 37901c, Data B = a7a6fd, Result = 2462dfef93ac
                7550-> 37901c *  a7a6fd = 2462dfef93ac
                7560-> 37901c *  356786 = 2462dfef93ac
                7570-> ERROR: Data A = 37901c, Data B = 356786, Result = 0b970a0cb2a8
                7570-> 37901c *  356786 = 0b970a0cb2a8
                7623-> 3408da *  356786 = 0b970a0cb2a8
                7630-> ERROR: Data A = 3408da, Data B = 356786, Result = 0ada33ce581c
                7630-> 3408da *  356786 = 0ada33ce581c
                7665-> 3408da *  b7c63d = 0ada33ce581c
                7680-> ERROR: Data A = 3408da, Data B = b7c63d, Result = 255a10b4b7f2
                7680-> 3408da *  b7c63d = 255a10b4b7f2
                7700-> 4ea766 *  b7c63d = 255a10b4b7f2
                7710-> ERROR: Data A = 4ea766, Data B = b7c63d, Result = 38758da0c74e
                7710-> 4ea766 *  b7c63d = 38758da0c74e
                7770-> 4ea766 *  55c470 = 38758da0c74e
                7777-> f50473 *  55c470 = 38758da0c74e
                7780-> ERROR: Data A = f50473, Data B = 55c470, Result = 521573f8fe50
                7780-> f50473 *  55c470 = 521573f8fe50
                7854-> 7199ba *  55c470 = 521573f8fe50
                7860-> ERROR: Data A = 7199ba, Data B = 55c470, Result = 260e36d7a960
                7860-> 7199ba *  55c470 = 260e36d7a960
                7875-> 7199ba *  3ab35e = 260e36d7a960
                7910-> ERROR: Data A = 7199ba, Data B = 3ab35e, Result = 1a0c1127804c
                7910-> 7199ba *  3ab35e = 1a0c1127804c
                7931-> 4779fa *  3ab35e = 1a0c1127804c
                7940-> ERROR: Data A = 4779fa, Data B = 3ab35e, Result = 1063448c97cc
                7940-> 4779fa *  3ab35e = 1063448c97cc
                7980-> 4779fa *  8e05d5 = 1063448c97cc
                7990-> ERROR: Data A = 4779fa, Data B = 8e05d5, Result = 27a61ff65f02
                7990-> 4779fa *  8e05d5 = 27a61ff65f02
                8000-> ERROR: Data A = 4779fa, Data B = 8e05d5, Result = 000000000000
                8000-> 4779fa *  8e05d5 = 000000000000
                8008-> 24f61a *  8e05d5 = 000000000000
                8085-> 876137 *  f000b9 = 000000000000
                8162-> 273796 *  f000b9 = 000000000000
                8190-> 273796 *  3921c0 = 000000000000
                8239-> 259f26 *  3921c0 = 000000000000
                8280-> ERROR: Data A = 259f26, Data B = 3921c0, Result = 086467914280
                8280-> 259f26 *  3921c0 = 086467914280
                8295-> 259f26 *  461ab6 = 086467914280
                8300-> ERROR: Data A = 259f26, Data B = 461ab6, Result = 0a4c524d0104
                8300-> 259f26 *  461ab6 = 0a4c524d0104
                8316-> 99837d *  461ab6 = 0a4c524d0104
                8320-> ERROR: Data A = 99837d, Data B = 461ab6, Result = 2a09abec2cde
                8320-> 99837d *  461ab6 = 2a09abec2cde
                8393-> 5f0fdc *  461ab6 = 2a09abec2cde
                8400-> 5f0fdc *  615786 = 2a09abec2cde
                8430-> ERROR: Data A = 5f0fdc, Data B = 615786, Result = 2424b9b21128
                8430-> 5f0fdc *  615786 = 2424b9b21128
                8470-> 03ff78 *  615786 = 2424b9b21128
                8505-> 03ff78 *  5a9b7e = 2424b9b21128
                8510-> ERROR: Data A = 03ff78, Data B = 5a9b7e, Result = 01697d656510
                8510-> 03ff78 *  5a9b7e = 01697d656510
                8547-> 8d80db *  5a9b7e = 01697d656510
                8580-> ERROR: Data A = 8d80db, Data B = 5a9b7e, Result = 3214a4f804ca
                8580-> 8d80db *  5a9b7e = 3214a4f804ca
                8610-> 8d80db *  c3b6cf = 3214a4f804ca
                8620-> ERROR: Data A = 8d80db, Data B = c3b6cf, Result = 6c2dadd7e315
                8620-> 8d80db *  c3b6cf = 6c2dadd7e315
                8624-> ed2b79 *  c3b6cf = 6c2dadd7e315
                8660-> ERROR: Data A = ed2b79, Data B = c3b6cf, Result = b550a7392cd7
                8660-> ed2b79 *  c3b6cf = b550a7392cd7
                8701-> 28e4fa *  c3b6cf = b550a7392cd7
                8715-> 28e4fa *  bcee61 = b550a7392cd7
                8730-> ERROR: Data A = 28e4fa, Data B = bcee61, Result = 1e2df5e72eba
                8730-> 28e4fa *  bcee61 = 1e2df5e72eba
                8750-> ERROR: Data A = 28e4fa, Data B = bcee61, Result = 000000000000
                8750-> 28e4fa *  bcee61 = 000000000000
                8778-> 940917 *  bcee61 = 000000000000
                8820-> 940917 *  f578a1 = 000000000000
                8855-> 779186 *  f578a1 = 000000000000
                8925-> 779186 *  639650 = 000000000000
                8932-> 8c59f5 *  639650 = 000000000000
                9009-> b48835 *  639650 = 000000000000
                9030-> ERROR: Data A = b48835, Data B = 9a8a29, Result = 4639d4089e90
                9030-> b48835 *  9a8a29 = 4639d4089e90
                9040-> ERROR: Data A = b48835, Data B = 9a8a29, Result = 6cf96d28627d
                9040-> b48835 *  9a8a29 = 6cf96d28627d
                9086-> b175c1 *  9a8a29 = 6cf96d28627d
                9110-> ERROR: Data A = b175c1, Data B = 9a8a29, Result = 6b1f1e6fe5e9
                9110-> b175c1 *  9a8a29 = 6b1f1e6fe5e9
                9135-> b175c1 *  e574c5 = 6b1f1e6fe5e9
                9140-> ERROR: Data A = b175c1, Data B = e574c5, Result = 9f0e3cd01185
                9140-> b175c1 *  e574c5 = 9f0e3cd01185
                9163-> 01b498 *  e574c5 = 9f0e3cd01185
                9180-> ERROR: Data A = 01b498, Data B = e574c5, Result = 0186ca3cd8f8
                9180-> 01b498 *  e574c5 = 0186ca3cd8f8
                9240-> 8c4273 *  b27b4b = 0186ca3cd8f8
                9260-> ERROR: Data A = 8c4273, Data B = b27b4b, Result = 61c88cfab8b1
                9260-> 8c4273 *  b27b4b = 61c88cfab8b1
                9317-> 22e6ec *  b27b4b = 61c88cfab8b1
                9330-> ERROR: Data A = 22e6ec, Data B = b27b4b, Result = 185497850b24
                9330-> 22e6ec *  b27b4b = 185497850b24
                9345-> 22e6ec *  50168a = 185497850b24
                9350-> ERROR: Data A = 22e6ec, Data B = 50168a, Result = 0aeb0aa8c338
                9350-> 22e6ec *  50168a = 0aeb0aa8c338
                9394-> 58d14e *  50168a = 0aeb0aa8c338
                9410-> ERROR: Data A = 58d14e, Data B = 50168a, Result = 1bc8ae7d880c
                9410-> 58d14e *  50168a = 1bc8ae7d880c
                9450-> 58d14e *  4b80a8 = 1bc8ae7d880c
                9471-> 9efda9 *  4b80a8 = 1bc8ae7d880c
                9480-> ERROR: Data A = 9efda9, Data B = 4b80a8, Result = 2ee30eadf6e8
                9480-> 9efda9 *  4b80a8 = 2ee30eadf6e8
                9500-> ERROR: Data A = 9efda9, Data B = 4b80a8, Result = 000000000000
                9500-> 9efda9 *  4b80a8 = 000000000000
                9548-> ca8ca1 *  4b80a8 = 000000000000
                9555-> ca8ca1 *  0bb90e = 000000000000
                9625-> 3466e6 *  0bb90e = 000000000000
                9660-> 3466e6 *  d6c09f = 000000000000
                9702-> 2fb52a *  d6c09f = 000000000000
                9765-> 2fb52a *  5a1d2a = 000000000000
                9779-> b5f48d *  5a1d2a = 000000000000
                9780-> ERROR: Data A = b5f48d, Data B = 5a1d2a, Result = 400b29101822
                9780-> b5f48d *  5a1d2a = 400b29101822
                9856-> 75ff9e *  5a1d2a = 400b29101822
                9860-> ERROR: Data A = 75ff9e, Data B = 5a1d2a, Result = 29875adcd5ec
                9860-> 75ff9e *  5a1d2a = 29875adcd5ec
                9870-> 75ff9e *  6de638 = 29875adcd5ec
                9880-> ERROR: Data A = 75ff9e, Data B = 6de638, Result = 32a6eabdde90
                9880-> 75ff9e *  6de638 = 32a6eabdde90
                9933-> cfa879 *  6de638 = 32a6eabdde90
                9940-> ERROR: Data A = cfa879, Data B = 6de638, Result = 592485ae9078
                9940-> cfa879 *  6de638 = 592485ae9078
                9975-> cfa879 *  64e3c8 = 592485ae9078
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:49:22 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474794582889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> 000001 *  f05663 = 000000f05663
                 154-> b97b0d *  f05663 = 000000f05663
                 180-> b97b0d *  f05663 = ae21f340f407
                 210-> b97b0d *  df998d = ae21f340f407
                 220-> b97b0d *  df998d = a20171068b29
                 231-> c28465 *  df998d = a20171068b29
                 260-> c28465 *  df998d = a9e6003e48a1
                 308-> 375212 *  df998d = a9e6003e48a1
                 315-> 375212 *  f3e301 = a9e6003e48a1
                 330-> 375212 *  f3e301 = 34b3f5134812
                 385-> d7cd0d *  f3e301 = 34b3f5134812
                 410-> d7cd0d *  f3e301 = cd96ff01540d
                 420-> d7cd0d *  23f176 = cd96ff01540d
                 430-> d7cd0d *  23f176 = 1e4c9448c0fe
                 462-> 8dcd3d *  23f176 = 1e4c9448c0fe
                 480-> 8dcd3d *  23f176 = 13e8ceea071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> aff7e5 *  13d2aa = 0da034337812
                 840-> aff7e5 *  d27277 = 0da034337812
                 847-> 32d612 *  d27277 = 0da034337812
                 860-> 32d612 *  d27277 = 29ca55b9865e
                 924-> ecdb8f *  d27277 = 29ca55b9865e
                 930-> ecdb8f *  d27277 = c2b6032dbd79
                 945-> ecdb8f *  3069f2 = c2b6032dbd79
                 950-> ecdb8f *  3069f2 = 2ccb30c5342e
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_2
launch_runs synth_2 -jobs 2
[Thu Sep 15 23:49:43 2016] Launched synth_2...
Run output will be captured here: /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 6299.348 ; gain = 344.629 ; free physical = 1118 ; free virtual = 7525
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/testbench_RKOA_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/testbench_RKOA_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/Hexadecimal_R.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/testbench_RKOA_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized0
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized1
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized10
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized11
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized12
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized13
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized14
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized15
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized16
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized17
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized18
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized19
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized2
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized20
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized21
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized22
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized23
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized24
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized25
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized26
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized27
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized28
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized29
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized3
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized30
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized31
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized32
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized33
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized34
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized35
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized36
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized37
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized38
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized39
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized4
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized40
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized41
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized42
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized43
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized44
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized45
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized46
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized47
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized48
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized49
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized5
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized50
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized51
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized52
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized53
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized54
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized55
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized56
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized57
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized58
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized59
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized6
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized60
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized61
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized62
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized63
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized64
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized65
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized66
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized67
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized68
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized69
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized7
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized70
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized71
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized72
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized73
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized74
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized75
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized76
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized77
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized78
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized79
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized8
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized80
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized9
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module adder__parameterized19
INFO: [VRFC 10-311] analyzing module adder__parameterized28
INFO: [VRFC 10-311] analyzing module adder__parameterized29
INFO: [VRFC 10-311] analyzing module adder__parameterized39
INFO: [VRFC 10-311] analyzing module adder__parameterized40
INFO: [VRFC 10-311] analyzing module adder__parameterized41
INFO: [VRFC 10-311] analyzing module adder__parameterized45
INFO: [VRFC 10-311] analyzing module adder__parameterized54
INFO: [VRFC 10-311] analyzing module adder__parameterized55
INFO: [VRFC 10-311] analyzing module adder__parameterized56
INFO: [VRFC 10-311] analyzing module adder__parameterized59
INFO: [VRFC 10-311] analyzing module adder__parameterized62
INFO: [VRFC 10-311] analyzing module adder__parameterized70
INFO: [VRFC 10-311] analyzing module adder__parameterized8
INFO: [VRFC 10-311] analyzing module adder__parameterized9
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-311] analyzing module multiplier_C_0
INFO: [VRFC 10-311] analyzing module multiplier_C_10
INFO: [VRFC 10-311] analyzing module multiplier_C_12
INFO: [VRFC 10-311] analyzing module multiplier_C_13
INFO: [VRFC 10-311] analyzing module multiplier_C_15
INFO: [VRFC 10-311] analyzing module multiplier_C_17
INFO: [VRFC 10-311] analyzing module multiplier_C_18
INFO: [VRFC 10-311] analyzing module multiplier_C_2
INFO: [VRFC 10-311] analyzing module multiplier_C_20
INFO: [VRFC 10-311] analyzing module multiplier_C_3
INFO: [VRFC 10-311] analyzing module multiplier_C_5
INFO: [VRFC 10-311] analyzing module multiplier_C_7
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized0
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized1
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized10
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized11
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized12
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized13
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized14
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized15
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized16
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized17
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized18
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized19
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized2
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized20
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized21
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized22
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized23
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized24
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized25
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized26
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized27
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized28
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized29
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized3
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized30
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized31
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized32
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized33
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized34
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized35
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized36
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized37
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized38
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized39
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized4
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized40
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized41
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized5
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized6
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized7
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized8
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized9
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-311] analyzing module substractor_1
INFO: [VRFC 10-311] analyzing module substractor_11
INFO: [VRFC 10-311] analyzing module substractor_14
INFO: [VRFC 10-311] analyzing module substractor_16
INFO: [VRFC 10-311] analyzing module substractor_19
INFO: [VRFC 10-311] analyzing module substractor_4
INFO: [VRFC 10-311] analyzing module substractor_6
INFO: [VRFC 10-311] analyzing module substractor_8
INFO: [VRFC 10-311] analyzing module substractor_9
INFO: [VRFC 10-311] analyzing module substractor__parameterized1
INFO: [VRFC 10-311] analyzing module substractor__parameterized11
INFO: [VRFC 10-311] analyzing module substractor__parameterized13
INFO: [VRFC 10-311] analyzing module substractor__parameterized15
INFO: [VRFC 10-311] analyzing module substractor__parameterized17
INFO: [VRFC 10-311] analyzing module substractor__parameterized19
INFO: [VRFC 10-311] analyzing module substractor__parameterized21
INFO: [VRFC 10-311] analyzing module substractor__parameterized23
INFO: [VRFC 10-311] analyzing module substractor__parameterized25
INFO: [VRFC 10-311] analyzing module substractor__parameterized27
INFO: [VRFC 10-311] analyzing module substractor__parameterized29
INFO: [VRFC 10-311] analyzing module substractor__parameterized3
INFO: [VRFC 10-311] analyzing module substractor__parameterized31
INFO: [VRFC 10-311] analyzing module substractor__parameterized5
INFO: [VRFC 10-311] analyzing module substractor__parameterized7
INFO: [VRFC 10-311] analyzing module substractor__parameterized9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
WARNING: [VRFC 10-1195] overwriting previous definition of module RegisterAdd [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
WARNING: [VRFC 10-1195] overwriting previous definition of module substractor [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
WARNING: [VRFC 10-1195] overwriting previous definition of module RecursiveKOA [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
WARNING: [VRFC 10-1195] overwriting previous definition of module multiplier_C [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
WARNING: [VRFC 10-1195] overwriting previous definition of module KOA_c [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_RKOA_func_synth xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/xsim.dir/testbench_RKOA_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:51:20 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_func_synth -key {Post-Synthesis:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474794582889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> 000001 *  f05663 = 000000f05663
                 154-> b97b0d *  f05663 = 000000f05663
                 180-> b97b0d *  f05663 = ae21f340f407
                 210-> b97b0d *  df998d = ae21f340f407
                 220-> b97b0d *  df998d = a20171068b29
                 231-> c28465 *  df998d = a20171068b29
                 260-> c28465 *  df998d = a9e6003e48a1
                 308-> 375212 *  df998d = a9e6003e48a1
                 315-> 375212 *  f3e301 = a9e6003e48a1
                 330-> 375212 *  f3e301 = 34b3f5134812
                 385-> d7cd0d *  f3e301 = 34b3f5134812
                 410-> d7cd0d *  f3e301 = cd96ff01540d
                 420-> d7cd0d *  23f176 = cd96ff01540d
                 430-> d7cd0d *  23f176 = 1e4c9448c0fe
                 462-> 8dcd3d *  23f176 = 1e4c9448c0fe
                 480-> 8dcd3d *  23f176 = 13e8ceea071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> aff7e5 *  13d2aa = 0da034337812
                 840-> aff7e5 *  d27277 = 0da034337812
                 847-> 32d612 *  d27277 = 0da034337812
                 860-> 32d612 *  d27277 = 29ca55b9865e
                 924-> ecdb8f *  d27277 = 29ca55b9865e
                 930-> ecdb8f *  d27277 = c2b6032dbd79
                 945-> ecdb8f *  3069f2 = c2b6032dbd79
                 950-> ecdb8f *  3069f2 = 2ccb30c5342e
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 6359.520 ; gain = 404.801 ; free physical = 1044 ; free virtual = 7461
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474794582889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> 000001 *  f05663 = 000000f05663
                 154-> b97b0d *  f05663 = 000000f05663
                 180-> b97b0d *  f05663 = ae21f340f407
                 210-> b97b0d *  df998d = ae21f340f407
                 220-> b97b0d *  df998d = a20171068b29
                 231-> c28465 *  df998d = a20171068b29
                 260-> c28465 *  df998d = a9e6003e48a1
                 308-> 375212 *  df998d = a9e6003e48a1
                 315-> 375212 *  f3e301 = a9e6003e48a1
                 330-> 375212 *  f3e301 = 34b3f5134812
                 385-> d7cd0d *  f3e301 = 34b3f5134812
                 410-> d7cd0d *  f3e301 = cd96ff01540d
                 420-> d7cd0d *  23f176 = cd96ff01540d
                 430-> d7cd0d *  23f176 = 1e4c9448c0fe
                 462-> 8dcd3d *  23f176 = 1e4c9448c0fe
                 480-> 8dcd3d *  23f176 = 13e8ceea071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> aff7e5 *  13d2aa = 0da034337812
                 840-> aff7e5 *  d27277 = 0da034337812
                 847-> 32d612 *  d27277 = 0da034337812
                 860-> 32d612 *  d27277 = 29ca55b9865e
                 924-> ecdb8f *  d27277 = 29ca55b9865e
                 930-> ecdb8f *  d27277 = c2b6032dbd79
                 945-> ecdb8f *  3069f2 = c2b6032dbd79
                 950-> ecdb8f *  3069f2 = 2ccb30c5342e
                1001-> 7696ce *  3069f2 = 2ccb30c5342e
                1010-> 7696ce *  3069f2 = 166d5a950cbc
                1050-> 7696ce *  007ae8 = 166d5a950cbc
                1078-> ca4ec5 *  007ae8 = 166d5a950cbc
                1080-> ca4ec5 *  007ae8 = 006120e14488
                1155-> 8e28bd *  58495c = 006120e14488
                1160-> 8e28bd *  58495c = 3106bdac88ec
                1232-> ab582d *  58495c = 3106bdac88ec
                1240-> ab582d *  58495c = 3b176930852c
                1250-> ERROR: Data A = ab582d, Data B = 58495c, Result = 000000000000
                1250-> ab582d *  58495c = 000000000000
                1260-> ab582d *  a72665 = 000000000000
                1309-> ef6263 *  a72665 = 000000000000
                1365-> ef6263 *  73870a = 000000000000
                1386-> 3b2280 *  73870a = 000000000000
                1463-> 642120 *  73870a = 000000000000
                1470-> 642120 *  7845aa = 000000000000
                1530-> 642120 *  7845aa = 2f0ac66b9f40
                1540-> cccc9d *  7845aa = 2f0ac66b9f40
                1550-> cccc9d *  7845aa = 6037a4be3142
                1575-> cccc9d *  203e96 = 6037a4be3142
                1610-> cccc9d *  203e96 = 19cba52de9fe
                1617-> 83b813 *  203e96 = 19cba52de9fe
                1620-> 83b813 *  203e96 = 109736227522
                1680-> 83b813 *  bc380d = 109736227522
                1690-> 83b813 *  bc380d = 60d804e880f7
                1694-> a7d653 *  bc380d = 60d804e880f7
                1700-> a7d653 *  bc380d = 7b66245c0a37
                1771-> 9fdd6b *  bc380d = 7b66245c0a37
                1780-> 9fdd6b *  bc380d = 75899b21a66f
                1785-> 9fdd6b *  a62ad5 = 75899b21a66f
                1790-> 9fdd6b *  a62ad5 = 67c452b8c807
                1848-> 174a02 *  a62ad5 = 67c452b8c807
                1850-> 174a02 *  a62ad5 = 0f1de2d0e7aa
                1890-> 174a02 *  563eae = 0f1de2d0e7aa
                1910-> 174a02 *  563eae = 07d8906cc95c
                1925-> ffe91d *  563eae = 07d8906cc95c
                1930-> ffe91d *  563eae = 5636f82377b6
                1995-> ffe91d *  c572cf = 5636f82377b6
                2000-> ERROR: Data A = ffe91d, Data B = c572cf, Result = 000000000000
                2000-> ffe91d *  c572cf = 000000000000
                2002-> 844923 *  c572cf = 000000000000
                2079-> 09650a *  c572cf = 000000000000
                2100-> 09650a *  730aca = 000000000000
                2156-> 314c3c *  730aca = 000000000000
                2205-> 314c3c *  68bdf2 = 000000000000
                2233-> 2e618a *  68bdf2 = 000000000000
                2280-> 2e618a *  68bdf2 = 12fa09eb1674
                2310-> 4b34d8 *  c4b341 = 12fa09eb1674
                2320-> 4b34d8 *  c4b341 = 39c91e6b72d8
                2387-> 20f378 *  c4b341 = 39c91e6b72d8
                2390-> 20f378 *  c4b341 = 19517a7ab978
                2415-> 20f378 *  8a1289 = 19517a7ab978
                2430-> 20f378 *  8a1289 = 11c5a170bb38
                2464-> c50deb *  8a1289 = 11c5a170bb38
                2470-> c50deb *  8a1289 = 6a47c51cf8c3
                2520-> c50deb *  0265b6 = 6a47c51cf8c3
                2530-> c50deb *  0265b6 = 01d8666b9c12
                2541-> 4bf9c6 *  0265b6 = 01d8666b9c12
                2580-> 4bf9c6 *  0265b6 = 00b6231ab0c4
                2618-> 1513ae *  0265b6 = 00b6231ab0c4
                2620-> 1513ae *  0265b6 = 0032871ba3b4
                2625-> 1513ae *  7502bc = 0032871ba3b4
                2660-> 1513ae *  7502bc = 09a23827cfc8
                2695-> 0fdd2a *  7502bc = 09a23827cfc8
                2730-> ERROR: Data A = 0fdd2a, Data B = d79a0b, Result = 07403f92bed8
                2730-> 0fdd2a *  d79a0b = 07403f92bed8
                2740-> 0fdd2a *  d79a0b = 0d5c49ffc4ce
                2750-> ERROR: Data A = 0fdd2a, Data B = d79a0b, Result = 000000000000
                2750-> 0fdd2a *  d79a0b = 000000000000
                2772-> 97be71 *  d79a0b = 000000000000
                2835-> 97be71 *  f24185 = 000000000000
                2849-> f2554f *  f24185 = 000000000000
                2926-> cc603b *  f24185 = 000000000000
                2940-> cc603b *  06333a = 000000000000
                3003-> 23327e *  06333a = 000000000000
                3030-> 23327e *  06333a = 00da39fc8a8c
                3045-> 23327e *  aa4b15 = 00da39fc8a8c
                3050-> 23327e *  aa4b15 = 1769da5a0e56
                3080-> d99bf1 *  aa4b15 = 1769da5a0e56
                3110-> d99bf1 *  aa4b15 = 90c1609365c5
                3150-> d99bf1 *  9c4bd9 = 90c1609365c5
                3157-> 230762 *  9c4bd9 = 90c1609365c5
                3180-> 230762 *  9c4bd9 = 1562e092f812
                3234-> 35fb4c *  9c4bd9 = 1562e092f812
                3255-> 35fb4c *  a1559f = 1562e092f812
                3260-> 35fb4c *  a1559f = 220518c35034
                3311-> b9a18f *  a1559f = 220518c35034
                3330-> b9a18f *  a1559f = 74fcb0ded2d1
                3360-> b9a18f *  6da9f8 = 74fcb0ded2d1
                3370-> b9a18f *  6da9f8 = 4f85095ee988
                3388-> cd60b7 *  6da9f8 = 4f85095ee988
                3410-> cd60b7 *  6da9f8 = 57fa89b98048
                3465-> 7d945c *  c4569f = 57fa89b98048
                3480-> 7d945c *  c4569f = 605014460d24
                3500-> ERROR: Data A = 7d945c, Data B = c4569f, Result = 000000000000
                3500-> 7d945c *  c4569f = 000000000000
                3542-> cbc05b *  c4569f = 000000000000
                3570-> cbc05b *  de3789 = 000000000000
                3619-> ae3249 *  de3789 = 000000000000
                3675-> ae3249 *  233ed0 = 000000000000
                3696-> fec0d7 *  233ed0 = 000000000000
                3773-> c7fc51 *  233ed0 = 000000000000
                3780-> ERROR: Data A = c7fc51, Data B = 212f96, Result = 1b8890ab9fd0
                3780-> c7fc51 *  212f96 = 1b8890ab9fd0
                3790-> c7fc51 *  212f96 = 19ecb2f1b676
                3850-> 1d7f0c *  212f96 = 19ecb2f1b676
                3860-> 1d7f0c *  212f96 = 03d2dc27a508
                3885-> 1d7f0c *  2ccec2 = 03d2dc27a508
                3890-> 1d7f0c *  2ccec2 = 0529a8a5ef18
                3927-> 57edc8 *  2ccec2 = 0529a8a5ef18
                3930-> 57edc8 *  2ccec2 = 0f63e2592190
                3990-> 57edc8 *  825a77 = 0f63e2592190
                4004-> f2ed3d *  825a77 = 0f63e2592190
                4010-> f2ed3d *  825a77 = 7bb2514db95b
                4081-> 0cdb12 *  825a77 = 7bb2514db95b
                4090-> 0cdb12 *  825a77 = 068bca22295e
                4095-> 0cdb12 *  05007e = 068bca22295e
                4100-> 0cdb12 *  05007e = 00404dadd2dc
                4158-> e5816d *  05007e = 00404dadd2dc
                4160-> e5816d *  05007e = 047bf816b3a6
                4200-> e5816d *  d9e739 = 047bf816b3a6
                4230-> e5816d *  d9e739 = c35a00482c45
                4235-> d28f1f *  d9e739 = c35a00482c45
                4240-> d28f1f *  d9e739 = b3397f4dd6e7
                4250-> ERROR: Data A = d28f1f, Data B = d9e739, Result = 000000000000
                4250-> d28f1f *  d9e739 = 000000000000
                4305-> d28f1f *  ebf6d3 = 000000000000
                4312-> d92f85 *  ebf6d3 = 000000000000
                4389-> 148878 *  ebf6d3 = 000000000000
                4410-> 148878 *  da595b = 000000000000
                4466-> 8b4b49 *  da595b = 000000000000
                4515-> 8b4b49 *  f2ae3f = 000000000000
                4530-> 8b4b49 *  f2ae3f = 840bfa7524f7
                4543-> 0caf2a *  f2ae3f = 840bfa7524f7
                4550-> 0caf2a *  f2ae3f = 0c0637e1a756
                4620-> 3f3886 *  156358 = 0c0637e1a756
                4630-> 3f3886 *  156358 = 05482b954010
                4697-> 1a0c8e *  156358 = 05482b954010
                4700-> 1a0c8e *  156358 = 022d23753ad0
                4725-> 1a0c8e *  2ff29c = 022d23753ad0
                4760-> 1a0c8e *  2ff29c = 04e0fdcfe288
                4774-> 3599fa *  2ff29c = 04e0fdcfe288
                4780-> 3599fa *  2ff29c = 0a0a111e2858
                4830-> 3599fa *  7dbc26 = 0a0a111e2858
                4840-> 3599fa *  7dbc26 = 1a53941a731c
                4851-> 961773 *  7dbc26 = 1a53941a731c
                4860-> 961773 *  7dbc26 = 49b7c2a6ef12
                4928-> 8bb4a3 *  7dbc26 = 49b7c2a6ef12
                4930-> 8bb4a3 *  7dbc26 = 449de0fb8432
                4935-> 8bb4a3 *  99a82f = 449de0fb8432
                4940-> 8bb4a3 *  99a82f = 53dabd9c21ed
                5000-> ERROR: Data A = 8bb4a3, Data B = 99a82f, Result = 000000000000
                5000-> 8bb4a3 *  99a82f = 000000000000
                5005-> d292b3 *  99a82f = 000000000000
                5040-> d292b3 *  d8565f = 000000000000
                5082-> 290d44 *  d8565f = 000000000000
                5145-> 290d44 *  f8fdf7 = 000000000000
                5159-> 9b36cb *  f8fdf7 = 000000000000
                5236-> 091ae6 *  f8fdf7 = 000000000000
                5250-> 091ae6 *  28db5a = 000000000000
                5280-> 091ae6 *  28db5a = 0174012636dc
                5313-> cfc129 *  28db5a = 0174012636dc
                5320-> cfc129 *  28db5a = 212831affb6a
                5355-> cfc129 *  82e2ed = 212831affb6a
                5360-> cfc129 *  82e2ed = 6a383fae04f5
                5390-> 536cda *  82e2ed = 6a383fae04f5
                5430-> 536cda *  82e2ed = 2aa73a0839d2
                5460-> 536cda *  9fb665 = 2aa73a0839d2
                5467-> 8ae2b5 *  9fb665 = 2aa73a0839d2
                5470-> 8ae2b5 *  9fb665 = 56a5c2631f69
                5544-> be94df *  9fb665 = 56a5c2631f69
                5565-> be94df *  f11979 = 56a5c2631f69
                5580-> be94df *  f11979 = b37d1c8d2467
                5621-> 31ff44 *  f11979 = b37d1c8d2467
                5660-> 31ff44 *  f11979 = 2f1648934b24
                5670-> 31ff44 *  740cd0 = 2f1648934b24
                5680-> 31ff44 *  740cd0 = 16aa2b669740
                5698-> 090b2a *  740cd0 = 16aa2b669740
                5730-> 090b2a *  740cd0 = 041982e70a20
                5750-> ERROR: Data A = 090b2a, Data B = 740cd0, Result = 000000000000
                5750-> 090b2a *  740cd0 = 000000000000
                5775-> 6fcf0e *  f6adab = 000000000000
                5852-> 5daddc *  f6adab = 000000000000
                5880-> 5daddc *  5ebc9a = 000000000000
                5929-> df72fd *  5ebc9a = 000000000000
                5985-> df72fd *  f102c3 = 000000000000
                6006-> 0eed56 *  f102c3 = 000000000000
                6030-> 0eed56 *  f102c3 = 0e0d972f7482
                6083-> 79e94e *  f102c3 = 0e0d972f7482
                6090-> 79e94e *  d97667 = 0e0d972f7482
                6110-> 79e94e *  d97667 = 678f25b4d262
                6160-> 31340a *  d97667 = 678f25b4d262
                6180-> 31340a *  d97667 = 29cbde428c06
                6195-> 31340a *  6fb9b6 = 29cbde428c06
                6200-> 31340a *  6fb9b6 = 157941ec391c
                6237-> 0e8a38 *  6fb9b6 = 157941ec391c
                6260-> 0e8a38 *  6fb9b6 = 06587a80bbd0
                6300-> 0e8a38 *  d18779 = 06587a80bbd0
                6314-> 2bc4b8 *  d18779 = 06587a80bbd0
                6330-> 2bc4b8 *  d18779 = 23d2c3a502f8
                6391-> 74bf94 *  d18779 = 23d2c3a502f8
                6405-> 74bf94 *  c65d93 = 23d2c3a502f8
                6410-> 74bf94 *  c65d93 = 5a76d91ac5fc
                6468-> 3f2c04 *  c65d93 = 5a76d91ac5fc
                6480-> 3f2c04 *  c65d93 = 30f3225bba4c
                6500-> ERROR: Data A = 3f2c04, Data B = c65d93, Result = 000000000000
                6500-> 3f2c04 *  c65d93 = 000000000000
                6510-> 3f2c04 *  b7ca59 = 000000000000
                6545-> cb69db *  b7ca59 = 000000000000
                6615-> cb69db *  fcde4d = 000000000000
                6622-> b0b7d9 *  fcde4d = 000000000000
                6699-> a4266d *  fcde4d = 000000000000
                6720-> a4266d *  45e276 = 000000000000
                6776-> 3b49ca *  45e276 = 000000000000
                6780-> 3b49ca *  45e276 = 102f55ea571c
                6825-> 3b49ca *  172db6 = 102f55ea571c
                6853-> 937195 *  172db6 = 102f55ea571c
                6860-> 937195 *  172db6 = 0d59882cf0ee
                6930-> 749b04 *  071a46 = 0d59882cf0ee
                6940-> 749b04 *  071a46 = 033c34bccb18
                7007-> d261f7 *  071a46 = 033c34bccb18
                7010-> d261f7 *  071a46 = 05d6453adf8a
                7035-> d261f7 *  980769 = 05d6453adf8a
                7040-> d261f7 *  980769 = 7cf0419fef4f
                7084-> 6ebab4 *  980769 = 7cf0419fef4f
                7090-> 6ebab4 *  980769 = 41c20f657fd4
                7140-> 6ebab4 *  018d88 = 41c20f657fd4
                7160-> 6ebab4 *  018d88 = 00abf25c53a0
                7161-> 7cd928 *  018d88 = 00abf25c53a0
                7170-> 7cd928 *  018d88 = 00c1df166540
                7238-> 90042d *  018d88 = 00c1df166540
                7240-> 90042d *  018d88 = 00dfa2fc00e8
                7245-> 90042d *  c530c7 = 00dfa2fc00e8
                7250-> ERROR: Data A = 90042d, Data B = c530c7, Result = 000000000000
                7250-> 90042d *  c530c7 = 000000000000
                7315-> 5c9c2e *  c530c7 = 000000000000
                7350-> 5c9c2e *  77e408 = 000000000000
                7392-> 41451c *  77e408 = 000000000000
                7455-> 41451c *  a7a6fd = 000000000000
                7469-> 9e0729 *  a7a6fd = 000000000000
                7530-> 9e0729 *  a7a6fd = 677dc090a985
                7546-> 37901c *  a7a6fd = 677dc090a985
                7550-> 37901c *  a7a6fd = 2463409f93ac
                7560-> 37901c *  356786 = 2463409f93ac
                7570-> 37901c *  356786 = 0b974ddcb2a8
                7623-> 3408da *  356786 = 0b974ddcb2a8
                7630-> 3408da *  356786 = 0adadfee581c
                7665-> 3408da *  b7c63d = 0adadfee581c
                7680-> 3408da *  b7c63d = 255a9f14b7f2
                7700-> 4ea766 *  b7c63d = 255a9f14b7f2
                7710-> 4ea766 *  b7c63d = 38769220c74e
                7770-> 4ea766 *  55c470 = 38769220c74e
                7777-> f50473 *  55c470 = 38769220c74e
                7780-> f50473 *  55c470 = 52167cc8fe50
                7854-> 7199ba *  55c470 = 52167cc8fe50
                7860-> 7199ba *  55c470 = 260f3627a960
                7875-> 7199ba *  3ab35e = 260f3627a960
                7910-> 7199ba *  3ab35e = 1a0c6c57804c
                7931-> 4779fa *  3ab35e = 1a0c6c57804c
                7940-> 4779fa *  3ab35e = 1063b72c97cc
                7980-> 4779fa *  8e05d5 = 1063b72c97cc
                7990-> 4779fa *  8e05d5 = 27a749865f02
                8000-> ERROR: Data A = 4779fa, Data B = 8e05d5, Result = 000000000000
                8000-> 4779fa *  8e05d5 = 000000000000
                8008-> 24f61a *  8e05d5 = 000000000000
                8085-> 876137 *  f000b9 = 000000000000
                8162-> 273796 *  f000b9 = 000000000000
                8190-> 273796 *  3921c0 = 000000000000
                8239-> 259f26 *  3921c0 = 000000000000
                8280-> 259f26 *  3921c0 = 086565314280
                8295-> 259f26 *  461ab6 = 086565314280
                8300-> 259f26 *  461ab6 = 0a4d714d0104
                8316-> 99837d *  461ab6 = 0a4d714d0104
                8320-> 99837d *  461ab6 = 2a09f8ac2cde
                8393-> 5f0fdc *  461ab6 = 2a09f8ac2cde
                8400-> 5f0fdc *  615786 = 2a09f8ac2cde
                8430-> 5f0fdc *  615786 = 242582821128
                8470-> 03ff78 *  615786 = 242582821128
                8505-> 03ff78 *  5a9b7e = 242582821128
                8510-> 03ff78 *  5a9b7e = 016a3dd56510
                8547-> 8d80db *  5a9b7e = 016a3dd56510
                8580-> 8d80db *  5a9b7e = 32153fa804ca
                8610-> 8d80db *  c3b6cf = 32153fa804ca
                8620-> 8d80db *  c3b6cf = 6c2e32d7e315
                8624-> ed2b79 *  c3b6cf = 6c2e32d7e315
                8660-> ed2b79 *  c3b6cf = b55179d92cd7
                8701-> 28e4fa *  c3b6cf = b55179d92cd7
                8715-> 28e4fa *  bcee61 = b55179d92cd7
                8730-> 28e4fa *  bcee61 = 1e2e3bf72eba
                8750-> ERROR: Data A = 28e4fa, Data B = bcee61, Result = 000000000000
                8750-> 28e4fa *  bcee61 = 000000000000
                8778-> 940917 *  bcee61 = 000000000000
                8820-> 940917 *  f578a1 = 000000000000
                8855-> 779186 *  f578a1 = 000000000000
                8925-> 779186 *  639650 = 000000000000
                8932-> 8c59f5 *  639650 = 000000000000
                9009-> b48835 *  639650 = 000000000000
                9030-> ERROR: Data A = b48835, Data B = 9a8a29, Result = 463aacb89e90
                9030-> b48835 *  9a8a29 = 463aacb89e90
                9040-> b48835 *  9a8a29 = 6cfb5e38627d
                9086-> b175c1 *  9a8a29 = 6cfb5e38627d
                9110-> b175c1 *  9a8a29 = 6b209bffe5e9
                9135-> b175c1 *  e574c5 = 6b209bffe5e9
                9140-> b175c1 *  e574c5 = 9f0f47901185
                9163-> 01b498 *  e574c5 = 9f0f47901185
                9180-> 01b498 *  e574c5 = 0187531cd8f8
                9240-> 8c4273 *  b27b4b = 0187531cd8f8
                9260-> 8c4273 *  b27b4b = 61c9c0fab8b1
                9317-> 22e6ec *  b27b4b = 61c9c0fab8b1
                9330-> 22e6ec *  b27b4b = 18555f450b24
                9345-> 22e6ec *  50168a = 18555f450b24
                9350-> 22e6ec *  50168a = 0aeb3c68c338
                9394-> 58d14e *  50168a = 0aeb3c68c338
                9410-> 58d14e *  50168a = 1bc93a3d880c
                9450-> 58d14e *  4b80a8 = 1bc93a3d880c
                9471-> 9efda9 *  4b80a8 = 1bc93a3d880c
                9480-> 9efda9 *  4b80a8 = 2ee437adf6e8
                9500-> ERROR: Data A = 9efda9, Data B = 4b80a8, Result = 000000000000
                9500-> 9efda9 *  4b80a8 = 000000000000
                9548-> ca8ca1 *  4b80a8 = 000000000000
                9555-> ca8ca1 *  0bb90e = 000000000000
                9625-> 3466e6 *  0bb90e = 000000000000
                9660-> 3466e6 *  d6c09f = 000000000000
                9702-> 2fb52a *  d6c09f = 000000000000
                9765-> 2fb52a *  5a1d2a = 000000000000
                9779-> b5f48d *  5a1d2a = 000000000000
                9780-> b5f48d *  5a1d2a = 400cb4201822
                9856-> 75ff9e *  5a1d2a = 400cb4201822
                9860-> 75ff9e *  5a1d2a = 29894edcd5ec
                9870-> 75ff9e *  6de638 = 29894edcd5ec
                9880-> 75ff9e *  6de638 = 32a7f3bdde90
                9933-> cfa879 *  6de638 = 32a7f3bdde90
                9940-> cfa879 *  6de638 = 59257a4e9078
                9975-> cfa879 *  64e3c8 = 59257a4e9078
run 10 us
               10010-> ERROR: Data A = 2345ca, Data B = 64e3c8, Result = 51d693e2e988
               10010-> 2345ca *  64e3c8 = 51d693e2e988
               10020-> 2345ca *  64e3c8 = 0de6a558a3d0
               10080-> 2345ca *  ff4113 = 0de6a558a3d0
               10087-> a0c96b *  ff4113 = 0de6a558a3d0
               10090-> a0c96b *  ff4113 = a05180a81df1
               10164-> b7aec7 *  ff4113 = a05180a81df1
               10170-> b7aec7 *  ff4113 = b725c93b7fc5
               10185-> b7aec7 *  0bddb6 = b725c93b7fc5
               10190-> b7aec7 *  0bddb6 = 088397050c7a
               10241-> 059dba *  0bddb6 = 088397050c7a
               10250-> ERROR: Data A = 059dba, Data B = 0bddb6, Result = 000000000000
               10250-> 059dba *  0bddb6 = 000000000000
               10290-> 059dba *  16abc4 = 000000000000
               10318-> 8295b9 *  16abc4 = 000000000000
               10395-> 269ab4 *  2fd392 = 000000000000
               10472-> bb3b7f *  2fd392 = 000000000000
               10500-> bb3b7f *  339086 = 000000000000
               10530-> bb3b7f *  339086 = 25b68dc5947a
               10549-> 6df5fa *  339086 = 25b68dc5947a
               10550-> 6df5fa *  339086 = 162614b960dc
               10605-> 6df5fa *  2794f2 = 162614b960dc
               10610-> 6df5fa *  2794f2 = 1100733d0e54
               10626-> 452132 *  2794f2 = 1100733d0e54
               10630-> 452132 *  2794f2 = 0ab047284944
               10703-> ce5ebd *  2794f2 = 0ab047284944
               10710-> ERROR: Data A = ce5ebd, Data B = 4fcd84, Result = 1fe880a5d2aa
               10710-> ce5ebd *  4fcd84 = 1fe880a5d2aa
               10720-> ce5ebd *  4fcd84 = 4054e8993274
               10780-> 49a4e4 *  4fcd84 = 4054e8993274
               10790-> 49a4e4 *  4fcd84 = 16f5015f9990
               10815-> 49a4e4 *  43cfca = 16f5015f9990
               10830-> 49a4e4 *  43cfca = 1381ee1c77e8
               10857-> a879a9 *  43cfca = 1381ee1c77e8
               10860-> a879a9 *  43cfca = 2ca0968aa65a
               10920-> a879a9 *  95a8a1 = 2ca0968aa65a
               10930-> a879a9 *  95a8a1 = 627dc9286b49
               10934-> 65a98e *  95a8a1 = 627dc9286b49
               10940-> 65a98e *  95a8a1 = 3b6ea6dad24e
               11000-> ERROR: Data A = 65a98e, Data B = 95a8a1, Result = 000000000000
               11000-> 65a98e *  95a8a1 = 000000000000
               11011-> 8b6afb *  95a8a1 = 000000000000
               11025-> 8b6afb *  e51e0b = 000000000000
               11088-> 8290ef *  e51e0b = 000000000000
               11130-> 8290ef *  c83dc9 = 000000000000
               11165-> 60e536 *  c83dc9 = 000000000000
               11235-> 60e536 *  b14875 = 000000000000
               11242-> e8568f *  b14875 = 000000000000
               11280-> e8568f *  b14875 = a0e59b66c75b
               11319-> cdbf6b *  b14875 = a0e59b66c75b
               11320-> cdbf6b *  b14875 = 8e7b94d993e7
               11340-> cdbf6b *  65e788 = 8e7b94d993e7
               11360-> cdbf6b *  65e788 = 51e69a3e3dd8
               11396-> 3fb4ae *  65e788 = 51e69a3e3dd8
               11430-> 3fb4ae *  65e788 = 195be686fe70
               11445-> 3fb4ae *  f3819b = 195be686fe70
               11450-> 3fb4ae *  f3819b = 3c98c1c8135a
               11473-> 3e4592 *  f3819b = 3c98c1c8135a
               11510-> 3e4592 *  f3819b = 3b3b9058b166
               11550-> 84e02d *  44df28 = 3b3b9058b166
               11580-> 84e02d *  44df28 = 23bf5ffe3a08
               11627-> b75f4b *  44df28 = 23bf5ffe3a08
               11655-> b75f4b *  69b0c2 = 23bf5ffe3a08
               11660-> b75f4b *  69b0c2 = 4bb4b23cc6d6
               11704-> 1cf61e *  69b0c2 = 4bb4b23cc6d6
               11730-> 1cf61e *  69b0c2 = 0bf4f17522bc
               11750-> ERROR: Data A = 1cf61e, Data B = 69b0c2, Result = 000000000000
               11750-> 1cf61e *  69b0c2 = 000000000000
               11760-> 1cf61e *  b3050d = 000000000000
               11781-> 79fdec *  b3050d = 000000000000
               11858-> 039d18 *  b3050d = 000000000000
               11865-> 039d18 *  ae1bd1 = 000000000000
               11935-> 761c86 *  ae1bd1 = 000000000000
               11970-> 761c86 *  c02441 = 000000000000
               12012-> bf643b *  c02441 = 000000000000
               12030-> bf643b *  c02441 = 8fa646f0befb
               12075-> bf643b *  44f9d8 = 8fa646f0befb
               12089-> efe953 *  44f9d8 = 8fa646f0befb
               12110-> efe953 *  44f9d8 = 40a41e6a9908
               12166-> 196256 *  44f9d8 = 40a41e6a9908
               12180-> ERROR: Data A = 196256, Data B = ac225b, Result = 06d6e4e89e90
               12180-> 196256 *  ac225b = 06d6e4e89e90
               12190-> 196256 *  ac225b = 111179dd6092
               12243-> 66fae2 *  ac225b = 111179dd6092
               12260-> 66fae2 *  ac225b = 453e61c53256
               12285-> 66fae2 *  73e204 = 453e61c53256
               12290-> 66fae2 *  73e204 = 2e9d9e9d6f88
               12320-> ac0373 *  73e204 = 2e9d9e9d6f88
               12330-> ac0373 *  73e204 = 4ddd6a6493cc
               12390-> ac0373 *  50b4d8 = 4ddd6a6493cc
               12397-> 3e4d12 *  50b4d8 = 4ddd6a6493cc
               12410-> 3e4d12 *  50b4d8 = 13a41861af30
               12474-> 0344b8 *  50b4d8 = 13a41861af30
               12480-> 0344b8 *  50b4d8 = 0107c8935b40
               12495-> 0344b8 *  811239 = 0107c8935b40
               12500-> ERROR: Data A = 0344b8, Data B = 811239, Result = 000000000000
               12500-> 0344b8 *  811239 = 000000000000
               12551-> 87b6e5 *  811239 = 000000000000
               12600-> 87b6e5 *  c5dca1 = 000000000000
               12628-> 890f2b *  c5dca1 = 000000000000
               12705-> 1b85c8 *  905d81 = 000000000000
               12780-> 1b85c8 *  905d81 = 0f854df811c8
               12782-> b55527 *  905d81 = 0f854df811c8
               12790-> b55527 *  905d81 = 6642213f13a7
               12810-> b55527 *  d5f9a1 = 6642213f13a7
               12820-> b55527 *  d5f9a1 = 9790ab507c87
               12859-> 8c6e1f *  d5f9a1 = 9790ab507c87
               12860-> 8c6e1f *  d5f9a1 = 75608f38687f
               12915-> 8c6e1f *  223a04 = 75608f38687f
               12930-> 8c6e1f *  223a04 = 12c67342be7c
               12936-> 2d2358 *  223a04 = 12c67342be7c
               12940-> 2d2358 *  223a04 = 0608ec667d60
               13013-> 5c8096 *  223a04 = 0608ec667d60
               13020-> ERROR: Data A = 5c8096, Data B = 6e9314, Result = 0c5e0a7ffe58
               13020-> 5c8096 *  6e9314 = 0c5e0a7ffe58
               13030-> 5c8096 *  6e9314 = 27f465842db8
               13090-> 19b412 *  6e9314 = 27f465842db8
               13100-> 19b412 *  6e9314 = 0b1a24246768
               13125-> 19b412 *  227096 = 0b1a24246768
               13160-> 19b412 *  227096 = 0375383b628c
               13167-> ace2b1 *  227096 = 0375383b628c
               13170-> ace2b1 *  227096 = 174223fc43b6
               13230-> ace2b1 *  c2d555 = 174223fc43b6
               13240-> ace2b1 *  c2d555 = 8393dc2689c5
               13244-> c38eed *  c2d555 = 8393dc2689c5
               13250-> ERROR: Data A = c38eed, Data B = c2d555, Result = 000000000000
               13250-> c38eed *  c2d555 = 000000000000
               13321-> 8b2b2b *  c2d555 = 000000000000
               13335-> 8b2b2b *  b11bf5 = 000000000000
               13398-> b403ad *  b11bf5 = 000000000000
               13440-> b403ad *  c12227 = 000000000000
               13475-> 49ff84 *  c12227 = 000000000000
               13530-> 49ff84 *  c12227 = 37d381b9751c
               13545-> 49ff84 *  a8e4a7 = 37d381b9751c
               13550-> 49ff84 *  a8e4a7 = 30d1c6773f1c
               13552-> d7a6e7 *  a8e4a7 = 30d1c6773f1c
               13560-> d7a6e7 *  a8e4a7 = 8e4624eb9cb1
               13629-> ef90b9 *  a8e4a7 = 8e4624eb9cb1
               13630-> ef90b9 *  a8e4a7 = 9e0cf2942caf
               13650-> ef90b9 *  da5649 = 9e0cf2942caf
               13680-> ef90b9 *  da5649 = cc51fc786ac1
               13706-> e5bbdb *  da5649 = cc51fc786ac1
               13710-> e5bbdb *  da5649 = c3ef671c2373
               13755-> e5bbdb *  ba0fc9 = c3ef671c2373
               13760-> e5bbdb *  ba0fc9 = a6f8a78053f3
               13783-> 83b151 *  ba0fc9 = a6f8a78053f3
               13790-> 83b151 *  ba0fc9 = 5fb6f3a3f799
               13860-> 46dd2a *  bc5ea1 = 5fb6f3a3f799
               13870-> 46dd2a *  bc5ea1 = 34249c9e836a
               13937-> 2a45fa *  bc5ea1 = 34249c9e836a
               13940-> 2a45fa *  bc5ea1 = 1f1b03dfce3a
               13965-> 2a45fa *  e62045 = 1f1b03dfce3a
               13980-> 2a45fa *  e62045 = 260032c01c62
               14000-> ERROR: Data A = 2a45fa, Data B = e62045, Result = 000000000000
               14000-> 2a45fa *  e62045 = 000000000000
               14014-> a10583 *  e62045 = 000000000000
               14070-> a10583 *  75427c = 000000000000
               14091-> 461472 *  75427c = 000000000000
               14168-> 4f3cfe *  75427c = 000000000000
               14175-> 4f3cfe *  55f268 = 000000000000
               14245-> dfaa6f *  55f268 = 000000000000
               14280-> ERROR: Data A = dfaa6f, Data B = 460d86, Result = 4b1760d52b18
               14280-> dfaa6f *  460d86 = 4b1760d52b18
               14290-> dfaa6f *  460d86 = 3d346b14d91a
               14322-> 2321f0 *  460d86 = 3d346b14d91a
               14360-> 2321f0 *  460d86 = 099d22bcf3a0
               14385-> 2321f0 *  719738 = 099d22bcf3a0
               14390-> 2321f0 *  719738 = 0f96bba3fc80
               14399-> 769140 *  719738 = 0f96bba3fc80
               14430-> 769140 *  719738 = 349c26dc8600
               14476-> 097628 *  719738 = 349c26dc8600
               14490-> 097628 *  0da9f6 = 349c26dc8600
               14510-> 097628 *  0da9f6 = 0081481ff270
               14553-> bf1ac5 *  0da9f6 = 0081481ff270
               14580-> bf1ac5 *  0da9f6 = 0a333c50c64e
               14595-> bf1ac5 *  2831c0 = 0a333c50c64e
               14600-> bf1ac5 *  2831c0 = 1e01523bc8c0
               14630-> 625f74 *  2831c0 = 1e01523bc8c0
               14660-> 625f74 *  2831c0 = 0f72082ccb00
               14700-> 625f74 *  de7139 = 0f72082ccb00
               14707-> 6a6ab0 *  de7139 = 0f72082ccb00
               14730-> 6a6ab0 *  de7139 = 5c7795697130
               14750-> ERROR: Data A = 6a6ab0, Data B = de7139, Result = 000000000000
               14750-> 6a6ab0 *  de7139 = 000000000000
               14784-> 1c873c *  de7139 = 000000000000
               14805-> 1c873c *  21932a = 000000000000
               14861-> 24d362 *  21932a = 000000000000
               14910-> 24d362 *  ec3515 = 000000000000
               14938-> b14ee1 *  ec3515 = 000000000000
               15015-> 8bee43 *  e29d17 = 000000000000
               15030-> 8bee43 *  e29d17 = 7bde34d77f05
               15092-> b5e3c9 *  e29d17 = 7bde34d77f05
               15110-> b5e3c9 *  e29d17 = a102b47bbc0f
               15120-> b5e3c9 *  360486 = a102b47bbc0f
               15130-> b5e3c9 *  360486 = 2661432a5f36
               15169-> 97cb25 *  360486 = 2661432a5f36
               15180-> 97cb25 *  360486 = 2007886ee95e
               15225-> 97cb25 *  f69dc1 = 2007886ee95e
               15246-> 9da28d *  f69dc1 = 2007886ee95e
               15260-> 9da28d *  f69dc1 = 97db5706054d
               15323-> 67e25a *  f69dc1 = 97db5706054d
               15330-> ERROR: Data A = 67e25a, Data B = d62707, Result = 6413869ed7da
               15330-> 67e25a *  d62707 = 6413869ed7da
               15340-> 67e25a *  d62707 = 56e70d8ee676
               15400-> 5b7b2c *  d62707 = 56e70d8ee676
               15410-> 5b7b2c *  d62707 = 4c86e90c1234
               15435-> 5b7b2c *  0a5d0c = 4c86e90c1234
               15440-> 5b7b2c *  0a5d0c = 03b40fc0c210
               15477-> ade671 *  0a5d0c = 03b40fc0c210
               15480-> ade671 *  0a5d0c = 070a3547da4c
               15500-> ERROR: Data A = ade671, Data B = 0a5d0c, Result = 000000000000
               15500-> ade671 *  0a5d0c = 000000000000
               15540-> ade671 *  e17c3b = 000000000000
               15554-> 60e5b6 *  e17c3b = 000000000000
               15631-> dfc2f7 *  e17c3b = 000000000000
               15645-> dfc2f7 *  14ce9e = 000000000000
               15708-> 78585c *  14ce9e = 000000000000
               15750-> 78585c *  b8f755 = 000000000000
               15780-> 78585c *  b8f755 = 56f3c7561a8c
               15785-> 2a3a20 *  b8f755 = 56f3c7561a8c
               15790-> 2a3a20 *  b8f755 = 1e82931a2ca0
               15855-> 2a3a20 *  0b12a0 = 1e82931a2ca0
               15860-> 2a3a20 *  0b12a0 = 01d391da9400
               15862-> 600972 *  0b12a0 = 01d391da9400
               15870-> 600972 *  0b12a0 = 04276495eb40
               15939-> 3d8cb4 *  0b12a0 = 04276495eb40
               15940-> 3d8cb4 *  0b12a0 = 02a986189880
               15960-> 3d8cb4 *  8af5dd = 02a986189880
               15970-> 3d8cb4 *  8af5dd = 2168f5d2bb64
               16016-> dcf00d *  8af5dd = 2168f5d2bb64
               16020-> dcf00d *  8af5dd = 77ed9779ac39
               16065-> dcf00d *  b0994b = 77ed9779ac39
               16080-> dcf00d *  b0994b = 9869552218cf
               16093-> cc4279 *  b0994b = 9869552218cf
               16100-> cc4279 *  b0994b = 8ce802c1ca73
               16170-> f064fd *  63da9e = 8ce802c1ca73
               16180-> f064fd *  63da9e = 5dc45834c626
               16247-> e0d27b *  63da9e = 5dc45834c626
               16250-> ERROR: Data A = e0d27b, Data B = 63da9e, Result = 000000000000
               16250-> e0d27b *  63da9e = 000000000000
               16275-> e0d27b *  e2738f = 000000000000
               16324-> c39a03 *  e2738f = 000000000000
               16380-> c39a03 *  c129e3 = 000000000000
               16401-> 92431d *  c129e3 = 000000000000
               16478-> f93db1 *  c129e3 = 000000000000
               16485-> f93db1 *  119f44 = 000000000000
               16530-> f93db1 *  119f44 = 112828465204
               16555-> 9cbc95 *  119f44 = 112828465204
               16560-> 9cbc95 *  119f44 = 0aca08a7a294
               16590-> 9cbc95 *  1d34e0 = 0aca08a7a294
               16610-> 9cbc95 *  1d34e0 = 11e1bc544660
               16632-> a178ed *  1d34e0 = 11e1bc544660
               16640-> a178ed *  1d34e0 = 126c0cb2f360
               16695-> a178ed *  7a1552 = 126c0cb2f360
               16700-> a178ed *  7a1552 = 4d0113962cea
               16709-> 1e5bf8 *  7a1552 = 4d0113962cea
               16710-> 1e5bf8 *  7a1552 = 0e7a5b74cd70
               16786-> dcb78d *  7a1552 = 0e7a5b74cd70
               16790-> dcb78d *  7a1552 = 6941daf35c2a
               16800-> dcb78d *  5fc452 = 6941daf35c2a
               16830-> dcb78d *  5fc452 = 5291608dbf2a
               16863-> 19e784 *  5fc452 = 5291608dbf2a
               16870-> 19e784 *  5fc452 = 09b0c7893848
               16905-> 19e784 *  6afd46 = 09b0c7893848
               16910-> 19e784 *  6afd46 = 0ad37d8ac218
               16940-> 3a928c *  6afd46 = 0ad37d8ac218
               16980-> 3a928c *  6afd46 = 187aa0d06e48
               17000-> ERROR: Data A = 3a928c, Data B = 6afd46, Result = 000000000000
               17000-> 3a928c *  6afd46 = 000000000000
               17010-> 3a928c *  487d90 = 000000000000
               17017-> eac117 *  487d90 = 000000000000
               17094-> 2d616a *  487d90 = 000000000000
               17115-> 2d616a *  7b5784 = 000000000000
               17171-> 5bbcaa *  7b5784 = 000000000000
               17220-> 5bbcaa *  6f0f7c = 000000000000
               17248-> 520260 *  6f0f7c = 000000000000
               17280-> 520260 *  6f0f7c = 2393fd7cc680
               17325-> a1608b *  4a4dba = 2393fd7cc680
               17360-> a1608b *  4a4dba = 2ed6e777f3fe
               17402-> 1dfea6 *  4a4dba = 2ed6e777f3fe
               17430-> ERROR: Data A = 1dfea6, Data B = 831e25, Result = 08b4b75ef29c
               17430-> 1dfea6 *  831e25 = 08b4b75ef29c
               17440-> 1dfea6 *  831e25 = 0f5cd71f41fe
               17479-> 058332 *  831e25 = 0f5cd71f41fe
               17510-> 058332 *  831e25 = 02d2c8c1d23a
               17535-> 058332 *  0504a2 = 02d2c8c1d23a
               17540-> 058332 *  0504a2 = 001ba983cda4
               17556-> 8f7c49 *  0504a2 = 001ba983cda4
               17580-> 8f7c49 *  0504a2 = 02d0062aca32
               17633-> 64b014 *  0504a2 = 02d0062aca32
               17640-> 64b014 *  c9c03d = 02d0062aca32
               17660-> 64b014 *  c9c03d = 4f59dbc0f4c4
               17710-> f2034b *  c9c03d = 4f59dbc0f4c4
               17730-> f2034b *  c9c03d = beba520608df
               17745-> f2034b *  68305c = beba520608df
               17750-> ERROR: Data A = f2034b, Data B = 68305c, Result = 000000000000
               17750-> f2034b *  68305c = 000000000000
               17787-> 907547 *  68305c = 000000000000
               17850-> 907547 *  3e9786 = 000000000000
               17864-> af7a39 *  3e9786 = 000000000000
               17941-> 058ab4 *  3e9786 = 000000000000
               17955-> 058ab4 *  51e5d0 = 000000000000
               18018-> 22502c *  51e5d0 = 000000000000
               18030-> 22502c *  51e5d0 = 0afa2b847fc0
               18060-> 22502c *  7c458c = 0afa2b847fc0
               18070-> 22502c *  7c458c = 10a827afb410
               18095-> e9b707 *  7c458c = 10a827afb410
               18110-> e9b707 *  7c458c = 71742588fad4
               18165-> e9b707 *  22406a = 71742588fad4
               18172-> 95f911 *  22406a = 71742588fad4
               18180-> 95f911 *  22406a = 1410d09f610a
               18249-> 6affe8 *  22406a = 1410d09f610a
               18260-> 6affe8 *  22406a = 0e50e917f610
               18270-> 6affe8 *  e79e4b = 0e50e917f610
               18280-> 6affe8 *  e79e4b = 60cf13a228f8
               18326-> e48173 *  e79e4b = 60cf13a228f8
               18330-> e48173 *  e79e4b = cebe199be6b1
               18375-> e48173 *  295bec = cebe199be6b1
               18403-> fe0523 *  295bec = cebe199be6b1
               18410-> fe0523 *  295bec = 290a089b2d44
               18480-> e165c9 *  0eefa4 = 290a089b2d44
               18490-> e165c9 *  0eefa4 = 0d268f69dbc4
               18500-> ERROR: Data A = e165c9, Data B = 0eefa4, Result = 000000000000
               18500-> e165c9 *  0eefa4 = 000000000000
               18557-> a70439 *  0eefa4 = 000000000000
               18585-> a70439 *  8372df = 000000000000
               18634-> 5814d4 *  8372df = 000000000000
               18690-> 5814d4 *  836567 = 000000000000
               18711-> a0419d *  836567 = 000000000000
               18780-> a0419d *  836567 = 52410db4572b
               18788-> 3125b0 *  836567 = 52410db4572b
               18790-> 3125b0 *  836567 = 1939c0b499d0
               18795-> 3125b0 *  103982 = 1939c0b499d0
               18800-> 3125b0 *  103982 = 031d65595360
               18865-> d2bf49 *  103982 = 031d65595360
               18870-> d2bf49 *  103982 = 0d5b4c2c6412
               18900-> d2bf49 *  b91ad9 = 0d5b4c2c6412
               18930-> d2bf49 *  b91ad9 = 986255d28ee1
               18942-> 00b720 *  b91ad9 = 986255d28ee1
               18950-> 00b720 *  b91ad9 = 008469547a20
               19005-> 00b720 *  054c1c = 008469547a20
               19010-> 00b720 *  054c1c = 0003ca118780
               19019-> b16f93 *  054c1c = 0003ca118780
               19020-> b16f93 *  054c1c = 03abee66d814
               19096-> b461e3 *  054c1c = 03abee66d814
               19100-> b461e3 *  054c1c = 03bb8a3918d4
               19110-> b461e3 *  4b822a = 03bb8a3918d4
               19120-> b461e3 *  4b822a = 353464ce553e
               19173-> 71f8c8 *  4b822a = 353464ce553e
               19180-> 71f8c8 *  4b822a = 219dd5a060d0
               19215-> 71f8c8 *  d72e5d = 219dd5a060d0
               19230-> 71f8c8 *  d72e5d = 5fcc941350a8
               19250-> ERROR: Data A = 3f9d3a, Data B = d72e5d, Result = 000000000000
               19250-> 3f9d3a *  d72e5d = 000000000000
               19320-> 3f9d3a *  26a984 = 000000000000
               19327-> a9a82b *  26a984 = 000000000000
               19404-> 8d7f39 *  26a984 = 000000000000
               19425-> 8d7f39 *  7f1c12 = 000000000000
               19481-> 7f0052 *  7f1c12 = 000000000000
               19530-> ERROR: Data A = 7f0052, Data B = 848959, Result = 3f0f15a4fdc4
               19530-> 7f0052 *  848959 = 3f0f15a4fdc4
               19540-> 7f0052 *  848959 = 41c04d9afe82
               19558-> 2b96d0 *  848959 = 41c04d9afe82
               19560-> 2b96d0 *  848959 = 1691261cbe50
               19635-> f52997 *  59ea6e = 1691261cbe50
               19640-> f52997 *  59ea6e = 561bf6dae4e2
               19712-> 8b87db *  59ea6e = 561bf6dae4e2
               19720-> 8b87db *  59ea6e = 310201458e1a
               19740-> 8b87db *  5277a6 = 310201458e1a
               19760-> 8b87db *  5277a6 = 2cf2bac6e502
               19789-> 85d3bb *  5277a6 = 2cf2bac6e502
               19790-> 85d3bb *  5277a6 = 2b1c5e193842
               19845-> 85d3bb *  797c00 = 2b1c5e193842
               19850-> 85d3bb *  797c00 = 3f81e5f19400
               19866-> e44c0f *  797c00 = 3f81e5f19400
               19870-> e44c0f *  797c00 = 6c5687ee4400
               19943-> e8d669 *  797c00 = 6c5687ee4400
               19950-> e8d669 *  53620c = 6c5687ee4400
               19980-> e8d669 *  53620c = 4bd6b1093eec
               20000-> ERROR: Data A = e8d669, Data B = 53620c, Result = 000000000000
               20000-> e8d669 *  53620c = 000000000000
current_run [get_runs synth_1]
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6714.242 ; gain = 90.379 ; free physical = 692 ; free virtual = 7119
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Sep 15 23:52:35 2016] Launched synth_1...
Run output will be captured here: /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Sep 15 23:53:26 2016] Launched synth_1...
Run output will be captured here: /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.runs/synth_1/runme.log
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_RKOA_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:57:38 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0-> ERROR: Data A = 153524, Data B = 895e81, Result = 000000000000
                  90<< Starting the Simulation>>
                  90-> ERROR: Data A = 000001, Data B = 000001, Result = 474794582889
                 100-> 000001 *  000001 = 000000000001
                 105-> 000001 *  f05663 = 000000000001
                 110-> 000001 *  f05663 = 000000f05663
                 154-> b97b0d *  f05663 = 000000f05663
                 180-> b97b0d *  f05663 = ae21f340f407
                 210-> b97b0d *  df998d = ae21f340f407
                 220-> b97b0d *  df998d = a20171068b29
                 231-> c28465 *  df998d = a20171068b29
                 260-> c28465 *  df998d = a9e6003e48a1
                 308-> 375212 *  df998d = a9e6003e48a1
                 315-> 375212 *  f3e301 = a9e6003e48a1
                 330-> 375212 *  f3e301 = 34b3f5134812
                 385-> d7cd0d *  f3e301 = 34b3f5134812
                 410-> d7cd0d *  f3e301 = cd96ff01540d
                 420-> d7cd0d *  23f176 = cd96ff01540d
                 430-> d7cd0d *  23f176 = 1e4c9448c0fe
                 462-> 8dcd3d *  23f176 = 1e4c9448c0fe
                 480-> 8dcd3d *  23f176 = 13e8ceea071e
                 500-> ERROR: Data A = 8dcd3d, Data B = 23f176, Result = 000000000000
                 500-> 8dcd3d *  23f176 = 000000000000
                 525-> 8dcd3d *  d457ed = 000000000000
                 539-> 2df78c *  d457ed = 000000000000
                 616-> fde9f9 *  d457ed = 000000000000
                 630-> fde9f9 *  3724c6 = 000000000000
                 693-> f784c5 *  3724c6 = 000000000000
                 735-> f784c5 *  13d2aa = 000000000000
                 770-> aff7e5 *  13d2aa = 000000000000
                 780-> aff7e5 *  13d2aa = 0da034337812
                 840-> aff7e5 *  d27277 = 0da034337812
                 847-> 32d612 *  d27277 = 0da034337812
                 860-> 32d612 *  d27277 = 29ca55b9865e
                 924-> ecdb8f *  d27277 = 29ca55b9865e
                 930-> ecdb8f *  d27277 = c2b6032dbd79
                 945-> ecdb8f *  3069f2 = c2b6032dbd79
                 950-> ecdb8f *  3069f2 = 2ccb30c5342e
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6714.242 ; gain = 0.000 ; free physical = 621 ; free virtual = 7040
set_property top Testbench_FPU_multiplication [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/ResultadoXilinxFLM.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_R.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Decimal_A.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/Hexadecimal_R.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
xvlog -m64 --relax -prj Testbench_FPU_multiplication_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 83c4f9698eee450992069ac841852b3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_FPU_multiplication_behav xil_defaultlib.Testbench_FPU_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_Mult_Function
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterMult(W=32)
Compiling module xil_defaultlib.First_Phase_M(W=32)
Compiling module xil_defaultlib.Comparator_Equal(S=31)
Compiling module xil_defaultlib.Zero_InfMult_Unit(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=9)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=9)
Compiling module xil_defaultlib.RegisterMult(W=9)
Compiling module xil_defaultlib.RegisterMult(W=1)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Exp_Operation_m(EW=8)
Compiling module xil_defaultlib.XOR_M
Compiling module xil_defaultlib.multiplier_C(W=6)
Compiling module xil_defaultlib.KOA_c(SW=6,precision=1)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.multiplier_C(W=7)
Compiling module xil_defaultlib.KOA_c(SW=7,precision=1)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.KOA_c(SW=12,precision=1)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.adder(W=7)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.KOA_c(SW=4,precision=1)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.KOA_c(SW=5,precision=1)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_c(SW=8,precision=1)
Compiling module xil_defaultlib.substractor(W=16)
Compiling module xil_defaultlib.adder(W=26)
Compiling module xil_defaultlib.KOA_c(SW=13,precision=1)
Compiling module xil_defaultlib.substractor(W=26)
Compiling module xil_defaultlib.adder(W=48)
Compiling module xil_defaultlib.KOA_c(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=48)
Compiling module xil_defaultlib.RecursiveKOA(SW=24)
Compiling module xil_defaultlib.Multiplexer_AC(W=24)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=24,LEVEL=0)
Compiling module xil_defaultlib.RegisterMult(W=24)
Compiling module xil_defaultlib.Barrel_Shifter_M(SW=24)
Compiling module xil_defaultlib.OR_Module(W=24)
Compiling module xil_defaultlib.Deco_Round_Mult
Compiling module xil_defaultlib.Round_decoder_M(SW=24)
Compiling module xil_defaultlib.RegisterAdd(W=24)
Compiling module xil_defaultlib.Adder_Round(SW=24)
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Multiplication_Function_v2(W...
Compiling module xil_defaultlib.Testbench_FPU_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_multiplication_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav/xsim.dir/Testbench_FPU_multiplication_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 15 23:58:07 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_multiplication_behav -key {Behavioral:sim_1:Functional:Testbench_FPU_multiplication} -tclbatch {Testbench_FPU_multiplication.tcl} -view {/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/clk was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_X was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/Data_Y was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/final_result_ieee was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/FS_Module/state_reg was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Value_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Shift_Data_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Left_Right_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/Bit_Shift_i was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Barrel_Shifter_module/N_mant_o was not found in the design.
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source Testbench_FPU_multiplication.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_multiplication_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 143345 ns : File "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" Line 131
set_property top FPU_Multiplication_Function_v2 [current_fileset]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Sep 16 00:00:40 2016] Launched synth_1...
Run output will be captured here: /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project /home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v2_RKOA.xpr.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-3031-jorge-pc' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'synth_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
