Analysis & Synthesis Status : Successful - Thu May 11 11:51:46 2023
Quartus Prime Version : 22.1std.1 Build 917 02/14/2023 SC Lite Edition
Revision Name : TP3_chenillard
Top-level Entity Name : clock_divider
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 24
Total pins : 8
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
