0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.sim/sim_1/synth/func/xsim/alu_tb_func_synth.v,1668829251,verilog,,C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sim_1/new/alu_tb.v,,alu_top;glbl,,,,,,,,
C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sim_1/new/alu_tb.v,1668829145,verilog,,,,alu_tb,,,,,,,,
