Loading plugins phase: Elapsed time ==> 0s.283ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -d CY8C4246AZI-L433 -s \\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.976ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC4200L.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -dcpsoc3 PSoC4200L.v -verilog
======================================================================

======================================================================
Compiling:  PSoC4200L.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -dcpsoc3 PSoC4200L.v -verilog
======================================================================

======================================================================
Compiling:  PSoC4200L.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -dcpsoc3 -verilog PSoC4200L.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 07 21:45:06 2023


======================================================================
Compiling:  PSoC4200L.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC4200L.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 07 21:45:06 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC4200L.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC4200L.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -dcpsoc3 -verilog PSoC4200L.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 07 21:45:06 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\codegentemp\PSoC4200L.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\codegentemp\PSoC4200L.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC4200L.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -dcpsoc3 -verilog PSoC4200L.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 07 21:45:06 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\codegentemp\PSoC4200L.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\codegentemp\PSoC4200L.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM_EE:BSPIM:mosi_after_ld\
	\SPIM_EE:BSPIM:so_send\
	\SPIM_EE:BSPIM:mosi_fin\
	\SPIM_EE:BSPIM:mosi_cpha_0\
	\SPIM_EE:BSPIM:mosi_cpha_1\
	\SPIM_EE:BSPIM:pre_mosi\
	\SPIM_EE:BSPIM:dpcounter_zero\
	\SPIM_EE:BSPIM:control_7\
	\SPIM_EE:BSPIM:control_6\
	\SPIM_EE:BSPIM:control_5\
	\SPIM_EE:BSPIM:control_4\
	\SPIM_EE:BSPIM:control_3\
	\SPIM_EE:BSPIM:control_2\
	\SPIM_EE:BSPIM:control_1\
	\SPIM_EE:BSPIM:control_0\
	\SPIM_EE:Net_294\
	\SPIS_HOST:BSPIS:dpMISO_fifo_not_empty\
	\SPIS_HOST:BSPIS:control_7\
	\SPIS_HOST:BSPIS:control_6\
	\SPIS_HOST:BSPIS:control_5\
	\SPIS_HOST:BSPIS:control_4\
	\SPIS_HOST:BSPIS:control_3\
	\SPIS_HOST:BSPIS:control_2\
	\SPIS_HOST:BSPIS:control_1\
	\SPIS_HOST:BSPIS:control_0\
	\SPIS_HOST:Net_182\
	\SPIS_HOST:BSPIS:dpcounter_zero\
	Net_18
	Net_66
	Net_67
	Net_69
	Net_70
	Net_71
	Net_72


Deleted 34 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIM_EE:BSPIM:tx_status_3\ to \SPIM_EE:BSPIM:load_rx_data\
Aliasing \SPIM_EE:BSPIM:tx_status_6\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:tx_status_5\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:rx_status_3\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:rx_status_2\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:rx_status_1\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:rx_status_0\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing zero to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:Net_289\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:tx_status_5\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:tx_status_4\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:tx_status_3\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:rx_status_2\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:rx_status_1\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:rx_status_0\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:reset\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIS_HOST:BSPIS:sR8:Dp:cs_addr_1\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing tmpOE__EE_MISO_net_0 to one
Aliasing \Control_SELECT_SPI:clk\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \Control_SELECT_SPI:rst\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing tmpOE__HOST_MOSI_net_0 to one
Aliasing tmpOE__EE_SS_net_0 to one
Aliasing tmpOE__HOST_SS_net_0 to one
Aliasing tmpOE__EE_MOSI_net_0 to one
Aliasing tmpOE__EE_CLK_net_0 to one
Aliasing tmpOE__HOST_MISO_net_0 to one
Aliasing tmpOE__HOST_CLK_net_0 to one
Aliasing tmpOE__EE_WP_net_0 to one
Aliasing Net_78 to \SPIM_EE:BSPIM:pol_supprt\
Aliasing tmpOE__HOST_WP_net_0 to one
Aliasing tmpOE__EE_HOLD_net_0 to one
Aliasing Net_82 to \SPIM_EE:BSPIM:pol_supprt\
Aliasing tmpOE__HOST_HOLD_net_0 to one
Aliasing \USBUART:Net_287\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:Net_155\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:Net_162\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:Net_165\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:Net_167\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:Net_170\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:Net_173\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:Net_189\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \USBUART:Net_186\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:so_send_reg\\D\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:mosi_pre_reg\\D\ to \SPIM_EE:BSPIM:pol_supprt\
Aliasing \SPIM_EE:BSPIM:dpcounter_one_reg\\D\ to \SPIM_EE:BSPIM:load_rx_data\
Removing Rhs of wire \SPIM_EE:Net_276\[0] = \SPIM_EE:Net_288\[1]
Removing Rhs of wire \SPIM_EE:BSPIM:load_rx_data\[6] = \SPIM_EE:BSPIM:dpcounter_one\[7]
Removing Lhs of wire \SPIM_EE:BSPIM:miso_to_dp\[9] = \SPIM_EE:Net_244\[10]
Removing Lhs of wire \SPIM_EE:Net_244\[10] = Net_56[104]
Removing Rhs of wire Net_24[14] = \SPIM_EE:BSPIM:mosi_reg\[15]
Removing Rhs of wire \SPIM_EE:BSPIM:tx_status_1\[37] = \SPIM_EE:BSPIM:dpMOSI_fifo_empty\[38]
Removing Rhs of wire \SPIM_EE:BSPIM:tx_status_2\[39] = \SPIM_EE:BSPIM:dpMOSI_fifo_not_full\[40]
Removing Lhs of wire \SPIM_EE:BSPIM:tx_status_3\[41] = \SPIM_EE:BSPIM:load_rx_data\[6]
Removing Rhs of wire \SPIM_EE:BSPIM:rx_status_4\[43] = \SPIM_EE:BSPIM:dpMISO_fifo_full\[44]
Removing Rhs of wire \SPIM_EE:BSPIM:rx_status_5\[45] = \SPIM_EE:BSPIM:dpMISO_fifo_not_empty\[46]
Removing Lhs of wire \SPIM_EE:BSPIM:tx_status_6\[48] = \SPIM_EE:BSPIM:pol_supprt\[8]
Removing Lhs of wire \SPIM_EE:BSPIM:tx_status_5\[49] = \SPIM_EE:BSPIM:pol_supprt\[8]
Removing Lhs of wire \SPIM_EE:BSPIM:rx_status_3\[50] = \SPIM_EE:BSPIM:pol_supprt\[8]
Removing Lhs of wire \SPIM_EE:BSPIM:rx_status_2\[51] = \SPIM_EE:BSPIM:pol_supprt\[8]
Removing Lhs of wire \SPIM_EE:BSPIM:rx_status_1\[52] = \SPIM_EE:BSPIM:pol_supprt\[8]
Removing Lhs of wire \SPIM_EE:BSPIM:rx_status_0\[53] = \SPIM_EE:BSPIM:pol_supprt\[8]
Removing Rhs of wire \SPIM_EE:Net_273\[63] = \SPIM_EE:BSPIM:pol_supprt\[8]
Removing Rhs of wire zero[68] = \SPIM_EE:Net_273\[63]
Removing Lhs of wire \SPIM_EE:Net_289\[105] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:cnt_reset\[106] = Net_12[107]
Removing Rhs of wire \SPIS_HOST:BSPIS:tx_load\[109] = \SPIS_HOST:BSPIS:load\[110]
Removing Rhs of wire \SPIS_HOST:BSPIS:tx_load\[109] = \SPIS_HOST:BSPIS:dpcounter_one\[128]
Removing Lhs of wire \SPIS_HOST:BSPIS:prc_clk_src\[117] = Net_11[118]
Removing Rhs of wire \SPIS_HOST:Net_81\[121] = \SPIS_HOST:Net_176\[213]
Removing Lhs of wire \SPIS_HOST:BSPIS:tx_status_2\[141] = \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\[131]
Removing Rhs of wire \SPIS_HOST:BSPIS:tx_status_1\[142] = \SPIS_HOST:BSPIS:dpMISO_fifo_not_full\[143]
Removing Lhs of wire \SPIS_HOST:BSPIS:tx_status_6\[144] = \SPIS_HOST:BSPIS:byte_complete\[111]
Removing Lhs of wire \SPIS_HOST:BSPIS:rx_status_3\[147] = \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\[146]
Removing Lhs of wire \SPIS_HOST:BSPIS:rx_status_5\[148] = \SPIS_HOST:BSPIS:rx_buf_overrun\[114]
Removing Lhs of wire \SPIS_HOST:BSPIS:rx_status_6\[149] = \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\[136]
Removing Lhs of wire \SPIS_HOST:BSPIS:tx_status_5\[150] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:tx_status_4\[151] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:tx_status_3\[152] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:rx_status_2\[153] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:rx_status_1\[154] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:rx_status_0\[155] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:mosi_fin\[156] = \SPIS_HOST:Net_75\[157]
Removing Lhs of wire \SPIS_HOST:Net_75\[157] = Net_10[212]
Removing Lhs of wire \SPIS_HOST:BSPIS:reset\[183] = zero[68]
Removing Lhs of wire \SPIS_HOST:BSPIS:sR8:Dp:cs_addr_1\[184] = zero[68]
Removing Lhs of wire tmpOE__EE_MISO_net_0[217] = one[4]
Removing Rhs of wire Net_68[222] = \Control_SELECT_SPI:control_out_0\[226]
Removing Rhs of wire Net_68[222] = \Control_SELECT_SPI:control_0\[249]
Removing Rhs of wire Net_61[223] = \mux_4:tmp__mux_4_reg\[221]
Removing Lhs of wire \Control_SELECT_SPI:clk\[224] = zero[68]
Removing Lhs of wire \Control_SELECT_SPI:rst\[225] = zero[68]
Removing Rhs of wire Net_30[227] = \Control_SELECT_SPI:control_out_1\[228]
Removing Rhs of wire Net_30[227] = \Control_SELECT_SPI:control_1\[248]
Removing Rhs of wire Net_27[251] = \mux_1:tmp__mux_1_reg\[250]
Removing Rhs of wire Net_31[253] = \mux_2:tmp__mux_2_reg\[252]
Removing Lhs of wire tmpOE__HOST_MOSI_net_0[255] = one[4]
Removing Lhs of wire tmpOE__EE_SS_net_0[260] = one[4]
Removing Lhs of wire tmpOE__HOST_SS_net_0[266] = one[4]
Removing Lhs of wire tmpOE__EE_MOSI_net_0[271] = one[4]
Removing Rhs of wire Net_52[277] = \mux_3:tmp__mux_3_reg\[276]
Removing Lhs of wire tmpOE__EE_CLK_net_0[279] = one[4]
Removing Lhs of wire tmpOE__HOST_MISO_net_0[285] = one[4]
Removing Lhs of wire tmpOE__HOST_CLK_net_0[291] = one[4]
Removing Lhs of wire tmpOE__EE_WP_net_0[296] = one[4]
Removing Rhs of wire Net_75[297] = \mux_5:tmp__mux_5_reg\[302]
Removing Lhs of wire Net_78[304] = zero[68]
Removing Lhs of wire tmpOE__HOST_WP_net_0[306] = one[4]
Removing Lhs of wire tmpOE__EE_HOLD_net_0[311] = one[4]
Removing Rhs of wire Net_79[312] = \mux_6:tmp__mux_6_reg\[317]
Removing Lhs of wire Net_82[319] = zero[68]
Removing Lhs of wire tmpOE__HOST_HOLD_net_0[321] = one[4]
Removing Lhs of wire \USBUART:Net_203\[325] = zero[68]
Removing Lhs of wire \USBUART:Net_287\[326] = zero[68]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[328] = one[4]
Removing Lhs of wire \USBUART:dma_nrq_7\[344] = zero[68]
Removing Lhs of wire \USBUART:dma_nrq_6\[345] = zero[68]
Removing Lhs of wire \USBUART:dma_nrq_5\[346] = zero[68]
Removing Lhs of wire \USBUART:dma_nrq_4\[347] = zero[68]
Removing Lhs of wire \USBUART:dma_nrq_3\[348] = zero[68]
Removing Lhs of wire \USBUART:dma_nrq_2\[349] = zero[68]
Removing Lhs of wire \USBUART:dma_nrq_1\[350] = zero[68]
Removing Lhs of wire \USBUART:dma_nrq_0\[351] = zero[68]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[361] = one[4]
Removing Lhs of wire \USBUART:Net_155\[366] = zero[68]
Removing Lhs of wire \USBUART:Net_162\[367] = zero[68]
Removing Lhs of wire \USBUART:Net_165\[368] = zero[68]
Removing Lhs of wire \USBUART:Net_167\[369] = zero[68]
Removing Lhs of wire \USBUART:Net_170\[370] = zero[68]
Removing Lhs of wire \USBUART:Net_173\[371] = zero[68]
Removing Lhs of wire \USBUART:Net_189\[372] = zero[68]
Removing Lhs of wire \USBUART:Net_186\[373] = zero[68]
Removing Lhs of wire \SPIM_EE:BSPIM:so_send_reg\\D\[374] = zero[68]
Removing Lhs of wire \SPIM_EE:BSPIM:mosi_pre_reg\\D\[380] = zero[68]
Removing Lhs of wire \SPIM_EE:BSPIM:dpcounter_one_reg\\D\[382] = \SPIM_EE:BSPIM:load_rx_data\[6]
Removing Lhs of wire \SPIM_EE:BSPIM:mosi_from_dp_reg\\D\[383] = \SPIM_EE:BSPIM:mosi_from_dp\[21]
Removing Lhs of wire \SPIS_HOST:BSPIS:dpcounter_one_reg\\D\[387] = \SPIS_HOST:BSPIS:dpcounter_one_fin\[112]
Removing Lhs of wire \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\\D\[388] = \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\[115]
Removing Lhs of wire \SPIS_HOST:BSPIS:mosi_tmp\\D\[389] = Net_10[212]

------------------------------------------------------
Aliased 0 equations, 93 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\SPIM_EE:BSPIM:load_rx_data\' (cost = 1):
\SPIM_EE:BSPIM:load_rx_data\ <= ((not \SPIM_EE:BSPIM:count_4\ and not \SPIM_EE:BSPIM:count_3\ and not \SPIM_EE:BSPIM:count_2\ and not \SPIM_EE:BSPIM:count_1\ and \SPIM_EE:BSPIM:count_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIS_HOST:BSPIS:tx_load\' (cost = 6):
\SPIS_HOST:BSPIS:tx_load\ <= ((not \SPIS_HOST:BSPIS:count_3\ and not \SPIS_HOST:BSPIS:count_2\ and not \SPIS_HOST:BSPIS:count_1\ and \SPIS_HOST:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS_HOST:BSPIS:byte_complete\' (cost = 1):
\SPIS_HOST:BSPIS:byte_complete\ <= ((not \SPIS_HOST:BSPIS:dpcounter_one_reg\ and \SPIS_HOST:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for 'Net_13' (cost = 1):
Net_13 <= ((not Net_12 and \SPIS_HOST:BSPIS:miso_from_dp\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -dcpsoc3 PSoC4200L.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.334ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 07 May 2023 21:45:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj -d CY8C4246AZI-L433 PSoC4200L.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM_EE:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_EE:BSPIM:mosi_pre_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIS_HOST_IntClock'. Fanout=1, Signal=\SPIS_HOST:Net_81_digital\
    Digital Clock 1: Automatic-assigning  clock 'SPIM_EE_IntClock'. Fanout=1, Signal=\SPIM_EE:Net_276_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM_EE:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_HOST:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_HOST:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: HOST_CLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HOST_CLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_HOST:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: HOST_CLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HOST_CLK(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, HOST_HOLD(0), HOST_WP(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = EE_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EE_MISO(0)__PA ,
            fb => Net_56 ,
            pad => EE_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOST_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HOST_MOSI(0)__PA ,
            fb => Net_10 ,
            pad => HOST_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EE_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EE_SS(0)__PA ,
            pin_input => Net_61 ,
            pad => EE_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOST_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HOST_SS(0)__PA ,
            fb => Net_12 ,
            pad => HOST_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EE_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EE_MOSI(0)__PA ,
            pin_input => Net_27 ,
            pad => EE_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EE_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EE_CLK(0)__PA ,
            pin_input => Net_52 ,
            pad => EE_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOST_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HOST_MISO(0)__PA ,
            pin_input => Net_31 ,
            pad => HOST_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOST_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HOST_CLK(0)__PA ,
            fb => Net_11 ,
            pad => HOST_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EE_WP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EE_WP(0)__PA ,
            pin_input => Net_75 ,
            pad => EE_WP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOST_WP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HOST_WP(0)__PA ,
            fb => Net_77 ,
            pad => HOST_WP(0)_PAD );

    Pin : Name = EE_HOLD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EE_HOLD(0)__PA ,
            pin_input => Net_79 ,
            pad => EE_HOLD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HOST_HOLD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HOST_HOLD(0)__PA ,
            fb => Net_81 ,
            pad => HOST_HOLD(0)_PAD );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            pin_input => \USBUART:Net_254\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            pin_input => \USBUART:Net_235\ ,
            pad => \USBUART:Dm(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPIM_EE:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\
        );
        Output = \SPIM_EE:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_EE:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
        );
        Output = \SPIM_EE:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_EE:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\
        );
        Output = \SPIM_EE:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_EE:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\ * \SPIM_EE:BSPIM:rx_status_4\
        );
        Output = \SPIM_EE:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIS_HOST:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_12
        );
        Output = \SPIS_HOST:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPIS_HOST:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_HOST:BSPIS:count_3\ * !\SPIS_HOST:BSPIS:count_2\ * 
              !\SPIS_HOST:BSPIS:count_1\ * \SPIS_HOST:BSPIS:count_0\
        );
        Output = \SPIS_HOST:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS_HOST:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_HOST:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_HOST:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_HOST:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_HOST:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_HOST:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_HOST:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpMOSI_fifo_full\ * !\SPIS_HOST:BSPIS:count_3\ * 
              !\SPIS_HOST:BSPIS:count_2\ * !\SPIS_HOST:BSPIS:count_1\ * 
              \SPIS_HOST:BSPIS:count_0\
        );
        Output = \SPIS_HOST:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_HOST:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_HOST:BSPIS:dpcounter_one_reg\ * 
              \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_HOST:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS_HOST:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_HOST:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS_HOST:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS_HOST:BSPIS:count_3\ * !\SPIS_HOST:BSPIS:count_2\ * 
              !\SPIS_HOST:BSPIS:count_1\ * \SPIS_HOST:BSPIS:count_0\ * Net_10
            + \SPIS_HOST:BSPIS:count_3\ * \SPIS_HOST:BSPIS:mosi_tmp\
            + \SPIS_HOST:BSPIS:count_2\ * \SPIS_HOST:BSPIS:mosi_tmp\
            + \SPIS_HOST:BSPIS:count_1\ * \SPIS_HOST:BSPIS:mosi_tmp\
            + !\SPIS_HOST:BSPIS:count_0\ * \SPIS_HOST:BSPIS:mosi_tmp\
        );
        Output = \SPIS_HOST:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=Net_61, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3 * !Net_68
            + Net_12 * Net_68
        );
        Output = Net_61 (fanout=1)

    MacroCell: Name=Net_27, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_24 * Net_68
            + Net_10 * !Net_68
        );
        Output = Net_27 (fanout=1)

    MacroCell: Name=Net_31, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_56 * !Net_30
            + !Net_12 * \SPIS_HOST:BSPIS:miso_from_dp\ * Net_30
        );
        Output = Net_31 (fanout=1)

    MacroCell: Name=Net_52, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_54 * Net_68
            + Net_11 * !Net_68
        );
        Output = Net_52 (fanout=1)

    MacroCell: Name=Net_75, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_30 * Net_77
        );
        Output = Net_75 (fanout=1)

    MacroCell: Name=Net_79, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_30 * Net_81
        );
        Output = Net_79 (fanout=1)

    MacroCell: Name=Net_24, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_24 * !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * \SPIM_EE:BSPIM:count_1\ * 
              !\SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:ld_ident\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:mosi_from_dp\
            + !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:mosi_from_dp\
        );
        Output = Net_24 (fanout=2)

    MacroCell: Name=\SPIM_EE:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              \SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              !\SPIM_EE:BSPIM:ld_ident\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              \SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:tx_status_1\
        );
        Output = \SPIM_EE:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_EE:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              \SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:tx_status_1\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * \SPIM_EE:BSPIM:count_1\ * 
              !\SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:ld_ident\
        );
        Output = \SPIM_EE:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_EE:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\
            + !\SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:tx_status_1\
        );
        Output = \SPIM_EE:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * !Net_3
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !Net_3
            + \SPIM_EE:BSPIM:state_1\ * \SPIM_EE:BSPIM:state_0\ * !Net_3
        );
        Output = Net_3 (fanout=2)

    MacroCell: Name=\SPIM_EE:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              !\SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              \SPIM_EE:BSPIM:load_cond\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:load_cond\
            + \SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              !\SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              \SPIM_EE:BSPIM:load_cond\
            + \SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              !\SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              \SPIM_EE:BSPIM:load_cond\
        );
        Output = \SPIM_EE:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_EE:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:ld_ident\
            + \SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:ld_ident\
            + \SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * \SPIM_EE:BSPIM:count_1\ * 
              !\SPIM_EE:BSPIM:count_0\ * \SPIM_EE:BSPIM:ld_ident\
        );
        Output = \SPIM_EE:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_EE:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:cnt_enable\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:cnt_enable\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:cnt_enable\
            + \SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:cnt_enable\
        );
        Output = \SPIM_EE:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_54, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_1\ * \SPIM_EE:BSPIM:state_0\ * Net_54
        );
        Output = Net_54 (fanout=2)

    MacroCell: Name=\SPIS_HOST:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_HOST:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_HOST:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_HOST:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_HOST:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS_HOST:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10
        );
        Output = \SPIS_HOST:BSPIS:mosi_tmp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM_EE:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_EE:Net_276_digital\ ,
            cs_addr_2 => \SPIM_EE:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_EE:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_EE:BSPIM:state_0\ ,
            route_si => Net_56 ,
            f1_load => \SPIM_EE:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_EE:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_EE:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_EE:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_EE:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_EE:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS_HOST:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_11 ,
            cs_addr_2 => \SPIS_HOST:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPIS_HOST:BSPIS:tx_load\ ,
            route_si => \SPIS_HOST:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS_HOST:BSPIS:tx_load\ ,
            so_comb => \SPIS_HOST:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS_HOST:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS_HOST:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS_HOST:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM_EE:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_EE:Net_276_digital\ ,
            status_4 => \SPIM_EE:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_EE:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_EE:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_EE:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_EE:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_EE:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_EE:Net_276_digital\ ,
            status_6 => \SPIM_EE:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_EE:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_EE:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_HOST:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPIS_HOST:Net_81_digital\ ,
            status_6 => \SPIS_HOST:BSPIS:byte_complete\ ,
            status_2 => \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_HOST:BSPIS:tx_status_1\ ,
            status_0 => \SPIS_HOST:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_HOST:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPIS_HOST:Net_81_digital\ ,
            status_6 => \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS_HOST:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS_HOST:BSPIS:rx_status_4\ ,
            status_3 => \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_HOST:BSPIS:sync_1\
        PORT MAP (
            clock => \SPIS_HOST:Net_81_digital\ ,
            in => \SPIS_HOST:BSPIS:tx_load\ ,
            out => \SPIS_HOST:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_HOST:BSPIS:sync_2\
        PORT MAP (
            clock => \SPIS_HOST:Net_81_digital\ ,
            in => \SPIS_HOST:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_HOST:BSPIS:sync_3\
        PORT MAP (
            clock => \SPIS_HOST:Net_81_digital\ ,
            in => \SPIS_HOST:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_HOST:BSPIS:sync_4\
        PORT MAP (
            clock => \SPIS_HOST:Net_81_digital\ ,
            in => \SPIS_HOST:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_SELECT_SPI:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_SELECT_SPI:control_7\ ,
            control_6 => \Control_SELECT_SPI:control_6\ ,
            control_5 => \Control_SELECT_SPI:control_5\ ,
            control_4 => \Control_SELECT_SPI:control_4\ ,
            control_3 => \Control_SELECT_SPI:control_3\ ,
            control_2 => \Control_SELECT_SPI:control_2\ ,
            control_1 => Net_30 ,
            control_0 => Net_68 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_EE:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_EE:Net_276_digital\ ,
            enable => \SPIM_EE:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_EE:BSPIM:count_6\ ,
            count_5 => \SPIM_EE:BSPIM:count_5\ ,
            count_4 => \SPIM_EE:BSPIM:count_4\ ,
            count_3 => \SPIM_EE:BSPIM:count_3\ ,
            count_2 => \SPIM_EE:BSPIM:count_2\ ,
            count_1 => \SPIM_EE:BSPIM:count_1\ ,
            count_0 => \SPIM_EE:BSPIM:count_0\ ,
            tc => \SPIM_EE:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS_HOST:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_11 ,
            reset => Net_12 ,
            enable => \SPIS_HOST:BSPIS:inv_ss\ ,
            count_6 => \SPIS_HOST:BSPIS:count_6\ ,
            count_5 => \SPIS_HOST:BSPIS:count_5\ ,
            count_4 => \SPIS_HOST:BSPIS:count_4\ ,
            count_3 => \SPIS_HOST:BSPIS:count_3\ ,
            count_2 => \SPIS_HOST:BSPIS:count_2\ ,
            count_1 => \SPIS_HOST:BSPIS:count_1\ ,
            count_0 => \SPIS_HOST:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:high_int\
        PORT MAP (
            interrupt => \USBUART:Net_237\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:med_int\
        PORT MAP (
            interrupt => \USBUART:Net_259\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:lo_int\
        PORT MAP (
            interrupt => \USBUART:Net_258\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   16 :   21 :   37 : 43.24 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    3 :    3 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   30 :   34 :   64 : 46.88 %
  Unique P-terms              :   58 :   70 :  128 : 45.31 %
  Total P-terms               :   63 :      :      :        
  Datapath Cells              :    2 :    6 :    8 : 25.00 %
  Status Cells                :    7 :    1 :    8 : 87.50 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    3 :    5 :    8 : 37.50 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 2s.492ms
Tech Mapping phase: Elapsed time ==> 2s.564ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
EE_MISO(0)                          : [IOP=(3)][IoId=(5)]                
HOST_MOSI(0)                        : [IOP=(1)][IoId=(2)]                
EE_SS(0)                            : [IOP=(3)][IoId=(4)]                
HOST_SS(0)                          : [IOP=(2)][IoId=(0)]                
EE_MOSI(0)                          : [IOP=(3)][IoId=(1)]                
EE_CLK(0)                           : [IOP=(3)][IoId=(7)]                
HOST_MISO(0)                        : [IOP=(1)][IoId=(3)]                
HOST_CLK(0)                         : [IOP=(2)][IoId=(1)]                
EE_WP(0)                            : [IOP=(3)][IoId=(0)]                
EE_HOLD(0)                          : [IOP=(3)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\USBUART:Dp(0)\                     : [IOP=(13)][IoId=(0)]               
\USBUART:Dm(0)\                     : [IOP=(13)][IoId=(1)]               
\USBUART:cy_m0s8_usb\               : USB_[FFB(USB,0)]                   
HOST_WP(0)                          : [IOP=(0)][IoId=(0)]                
HOST_HOLD(0)                        : [IOP=(0)][IoId=(1)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.0113540s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.490ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0010575 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :    2 :   16 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.64
                   Pterms :            4.21
               Macrocells :            2.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       9.75 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_HOST:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpMOSI_fifo_full\ * !\SPIS_HOST:BSPIS:count_3\ * 
              !\SPIS_HOST:BSPIS:count_2\ * !\SPIS_HOST:BSPIS:count_1\ * 
              \SPIS_HOST:BSPIS:count_0\
        );
        Output = \SPIS_HOST:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_27, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_24 * Net_68
            + Net_10 * !Net_68
        );
        Output = Net_27 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_75, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_30 * Net_77
        );
        Output = Net_75 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_61, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3 * !Net_68
            + Net_12 * Net_68
        );
        Output = Net_61 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_EE:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:cnt_enable\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:cnt_enable\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:cnt_enable\
            + \SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:cnt_enable\
        );
        Output = \SPIM_EE:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS_HOST:BSPIS:sync_3\
    PORT MAP (
        clock => \SPIS_HOST:Net_81_digital\ ,
        in => \SPIS_HOST:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_HOST:BSPIS:sync_4\
    PORT MAP (
        clock => \SPIS_HOST:Net_81_digital\ ,
        in => \SPIS_HOST:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
count7cell: Name =\SPIS_HOST:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_11 ,
        reset => Net_12 ,
        enable => \SPIS_HOST:BSPIS:inv_ss\ ,
        count_6 => \SPIS_HOST:BSPIS:count_6\ ,
        count_5 => \SPIS_HOST:BSPIS:count_5\ ,
        count_4 => \SPIS_HOST:BSPIS:count_4\ ,
        count_3 => \SPIS_HOST:BSPIS:count_3\ ,
        count_2 => \SPIS_HOST:BSPIS:count_2\ ,
        count_1 => \SPIS_HOST:BSPIS:count_1\ ,
        count_0 => \SPIS_HOST:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_HOST:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_12
        );
        Output = \SPIS_HOST:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_HOST:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS_HOST:BSPIS:count_3\ * !\SPIS_HOST:BSPIS:count_2\ * 
              !\SPIS_HOST:BSPIS:count_1\ * \SPIS_HOST:BSPIS:count_0\ * Net_10
            + \SPIS_HOST:BSPIS:count_3\ * \SPIS_HOST:BSPIS:mosi_tmp\
            + \SPIS_HOST:BSPIS:count_2\ * \SPIS_HOST:BSPIS:mosi_tmp\
            + \SPIS_HOST:BSPIS:count_1\ * \SPIS_HOST:BSPIS:mosi_tmp\
            + !\SPIS_HOST:BSPIS:count_0\ * \SPIS_HOST:BSPIS:mosi_tmp\
        );
        Output = \SPIS_HOST:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_EE:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\
            + !\SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:tx_status_1\
        );
        Output = \SPIM_EE:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * !Net_3
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !Net_3
            + \SPIM_EE:BSPIM:state_1\ * \SPIM_EE:BSPIM:state_0\ * !Net_3
        );
        Output = Net_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_HOST:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_HOST:BSPIS:count_3\ * !\SPIS_HOST:BSPIS:count_2\ * 
              !\SPIS_HOST:BSPIS:count_1\ * \SPIS_HOST:BSPIS:count_0\
        );
        Output = \SPIS_HOST:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_EE:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_EE:Net_276_digital\ ,
        enable => \SPIM_EE:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_EE:BSPIM:count_6\ ,
        count_5 => \SPIM_EE:BSPIM:count_5\ ,
        count_4 => \SPIM_EE:BSPIM:count_4\ ,
        count_3 => \SPIM_EE:BSPIM:count_3\ ,
        count_2 => \SPIM_EE:BSPIM:count_2\ ,
        count_1 => \SPIM_EE:BSPIM:count_1\ ,
        count_0 => \SPIM_EE:BSPIM:count_0\ ,
        tc => \SPIM_EE:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS_HOST:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_HOST:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_HOST:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10
        );
        Output = \SPIS_HOST:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_79, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_30 * Net_81
        );
        Output = Net_79 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_HOST:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_11 ,
        cs_addr_2 => \SPIS_HOST:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPIS_HOST:BSPIS:tx_load\ ,
        route_si => \SPIS_HOST:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS_HOST:BSPIS:tx_load\ ,
        so_comb => \SPIS_HOST:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS_HOST:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS_HOST:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS_HOST:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

statusicell: Name =\SPIS_HOST:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPIS_HOST:Net_81_digital\ ,
        status_6 => \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS_HOST:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS_HOST:BSPIS:rx_status_4\ ,
        status_3 => \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_EE:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              !\SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              \SPIM_EE:BSPIM:load_cond\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:load_cond\
            + \SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              !\SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              \SPIM_EE:BSPIM:load_cond\
            + \SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              !\SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              \SPIM_EE:BSPIM:load_cond\
        );
        Output = \SPIM_EE:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_EE:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\ * \SPIM_EE:BSPIM:rx_status_4\
        );
        Output = \SPIM_EE:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_52, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_54 * Net_68
            + Net_11 * !Net_68
        );
        Output = Net_52 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_EE:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_EE:Net_276_digital\ ,
        status_6 => \SPIM_EE:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_EE:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_EE:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_SELECT_SPI:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_SELECT_SPI:control_7\ ,
        control_6 => \Control_SELECT_SPI:control_6\ ,
        control_5 => \Control_SELECT_SPI:control_5\ ,
        control_4 => \Control_SELECT_SPI:control_4\ ,
        control_3 => \Control_SELECT_SPI:control_3\ ,
        control_2 => \Control_SELECT_SPI:control_2\ ,
        control_1 => Net_30 ,
        control_0 => Net_68 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_EE:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              \SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:tx_status_1\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * \SPIM_EE:BSPIM:count_1\ * 
              !\SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:ld_ident\
        );
        Output = \SPIM_EE:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_EE:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:count_4\ * 
              !\SPIM_EE:BSPIM:count_3\ * !\SPIM_EE:BSPIM:count_2\ * 
              \SPIM_EE:BSPIM:count_1\ * !\SPIM_EE:BSPIM:count_0\ * 
              !\SPIM_EE:BSPIM:ld_ident\
            + !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              \SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:tx_status_1\
        );
        Output = \SPIM_EE:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_EE:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:ld_ident\
            + \SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\ * \SPIM_EE:BSPIM:ld_ident\
            + \SPIM_EE:BSPIM:state_1\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * \SPIM_EE:BSPIM:count_1\ * 
              !\SPIM_EE:BSPIM:count_0\ * \SPIM_EE:BSPIM:ld_ident\
        );
        Output = \SPIM_EE:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_24, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_24 * !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\
            + !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_0\ * 
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * \SPIM_EE:BSPIM:count_1\ * 
              !\SPIM_EE:BSPIM:count_0\ * !\SPIM_EE:BSPIM:ld_ident\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:mosi_from_dp\
            + !\SPIM_EE:BSPIM:state_0\ * !\SPIM_EE:BSPIM:mosi_from_dp\
        );
        Output = Net_24 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_EE:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
        );
        Output = \SPIM_EE:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_EE:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EE:BSPIM:state_2\ * !\SPIM_EE:BSPIM:state_1\ * 
              !\SPIM_EE:BSPIM:state_0\
        );
        Output = \SPIM_EE:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_EE:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_EE:Net_276_digital\ ,
        cs_addr_2 => \SPIM_EE:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_EE:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_EE:BSPIM:state_0\ ,
        route_si => Net_56 ,
        f1_load => \SPIM_EE:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_EE:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_EE:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_EE:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_EE:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_EE:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_HOST:BSPIS:sync_1\
    PORT MAP (
        clock => \SPIS_HOST:Net_81_digital\ ,
        in => \SPIS_HOST:BSPIS:tx_load\ ,
        out => \SPIS_HOST:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_HOST:BSPIS:sync_2\
    PORT MAP (
        clock => \SPIS_HOST:Net_81_digital\ ,
        in => \SPIS_HOST:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_HOST:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_HOST:BSPIS:dpcounter_one_reg\ * 
              \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_HOST:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_31, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_56 * !Net_30
            + !Net_12 * \SPIS_HOST:BSPIS:miso_from_dp\ * Net_30
        );
        Output = Net_31 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_HOST:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_HOST:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_HOST:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_HOST:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_HOST:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM_EE:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_EE:Net_276_digital\ ,
        status_4 => \SPIM_EE:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_EE:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_EE:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_EE:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_EE:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_HOST:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_HOST:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_HOST:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_HOST:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_HOST:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_HOST:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_HOST:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_54, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_EE:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_EE:BSPIM:state_2\ * \SPIM_EE:BSPIM:state_1\ * 
              \SPIM_EE:BSPIM:state_0\
            + \SPIM_EE:BSPIM:state_1\ * \SPIM_EE:BSPIM:state_0\ * Net_54
        );
        Output = Net_54 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_EE:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EE:BSPIM:count_4\ * !\SPIM_EE:BSPIM:count_3\ * 
              !\SPIM_EE:BSPIM:count_2\ * !\SPIM_EE:BSPIM:count_1\ * 
              \SPIM_EE:BSPIM:count_0\
        );
        Output = \SPIM_EE:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIS_HOST:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPIS_HOST:Net_81_digital\ ,
        status_6 => \SPIS_HOST:BSPIS:byte_complete\ ,
        status_2 => \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_HOST:BSPIS:tx_status_1\ ,
        status_0 => \SPIS_HOST:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:med_int\
        PORT MAP (
            interrupt => \USBUART:Net_259\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(30)] 
    interrupt: Name =\USBUART:high_int\
        PORT MAP (
            interrupt => \USBUART:Net_237\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(31)] 
    interrupt: Name =\USBUART:lo_int\
        PORT MAP (
            interrupt => \USBUART:Net_258\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = HOST_HOLD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HOST_HOLD(0)__PA ,
        fb => Net_81 ,
        pad => HOST_HOLD(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = HOST_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HOST_MOSI(0)__PA ,
        fb => Net_10 ,
        pad => HOST_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HOST_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HOST_MISO(0)__PA ,
        pin_input => Net_31 ,
        pad => HOST_MISO(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = HOST_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HOST_SS(0)__PA ,
        fb => Net_12 ,
        pad => HOST_SS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = HOST_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HOST_CLK(0)__PA ,
        fb => Net_11 ,
        pad => HOST_CLK(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = EE_WP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EE_WP(0)__PA ,
        pin_input => Net_75 ,
        pad => EE_WP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = EE_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EE_MOSI(0)__PA ,
        pin_input => Net_27 ,
        pad => EE_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EE_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EE_SS(0)__PA ,
        pin_input => Net_61 ,
        pad => EE_SS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EE_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EE_MISO(0)__PA ,
        fb => Net_56 ,
        pad => EE_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EE_HOLD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EE_HOLD(0)__PA ,
        pin_input => Net_79 ,
        pad => EE_HOLD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EE_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EE_CLK(0)__PA ,
        pin_input => Net_52 ,
        pad => EE_CLK(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = HOST_WP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HOST_WP(0)__PA ,
        fb => Net_77 ,
        pad => HOST_WP(0)_PAD );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Port 13 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            drive_mode = "110"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "1"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        pin_input => \USBUART:Net_254\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        pin_input => \USBUART:Net_235\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PICU group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    p4usbcell: Name =\USBUART:cy_m0s8_usb\
        PORT MAP (
            dp => \USBUART:Net_254\ ,
            dm => \USBUART:Net_235\ ,
            interrupt_lo => \USBUART:Net_258\ ,
            interrupt_med => \USBUART:Net_259\ ,
            interrupt_hi => \USBUART:Net_237\ ,
            dsi_usb_sof => Net_83 ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ );
        Properties:
        {
            cy_registers = ""
        }
LPCOMP group 0: empty
SCB group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \SPIS_HOST:Net_81_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => \SPIM_EE:Net_276_digital\ ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |    HOST_HOLD(0) | FB(Net_81)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |    HOST_MOSI(0) | FB(Net_10)
     |   3 |     * |      NONE |         CMOS_OUT |    HOST_MISO(0) | In(Net_31)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |      HOST_SS(0) | FB(Net_12)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     HOST_CLK(0) | FB(Net_11)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |        EE_WP(0) | In(Net_75)
     |   1 |     * |      NONE |         CMOS_OUT |      EE_MOSI(0) | In(Net_27)
     |   4 |     * |      NONE |         CMOS_OUT |        EE_SS(0) | In(Net_61)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      EE_MISO(0) | FB(Net_56)
     |   6 |     * |      NONE |         CMOS_OUT |      EE_HOLD(0) | In(Net_79)
     |   7 |     * |      NONE |         CMOS_OUT |       EE_CLK(0) | In(Net_52)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   4 |   0 |       |      NONE |     HI_Z_DIGITAL |      HOST_WP(0) | FB(Net_77)
-----+-----+-------+-----------+------------------+-----------------+----------------------
  13 |   0 |       |   FALLING |         CMOS_OUT | \USBUART:Dp(0)\ | In(\USBUART:Net_254\)
     |   1 |       |      NONE |         CMOS_OUT | \USBUART:Dm(0)\ | In(\USBUART:Net_235\)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 2s.376ms
Digital Placement phase: Elapsed time ==> 4s.449ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "PSoC4200L_r.vh2" --pcf-path "PSoC4200L.pco" --des-name "PSoC4200L" --dsf-path "PSoC4200L.dsf" --sdc-path "PSoC4200L.sdc" --lib-path "PSoC4200L_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.617ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC4200L_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.542ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.460ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.462ms
API generation phase: Elapsed time ==> 4s.492ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.003ms
