<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='827' type='bool llvm::MachineRegisterInfo::isPhysRegUsed(unsigned int PhysReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='823'>/// Return true if the specified register is modified or read in this
  /// function. This checks that no machine operands exist for the register or
  /// any of its aliases. The register is also considered used when it is set
  /// in the UsedPhysRegMask.</doc>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='429' u='c' c='_ZN4llvm18ExecutionDomainFix20runOnMachineFunctionERNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='594' ll='604' type='bool llvm::MachineRegisterInfo::isPhysRegUsed(unsigned int PhysReg) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2134' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='157' u='c' c='_ZNK4llvm15SIFrameLowering34getReservedPrivateSegmentBufferRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFunctionInf953228'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='218' u='c' c='_ZNK4llvm15SIFrameLowering42getReservedPrivateSegmentWaveByteOffsetRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFun393513'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='107' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1478' u='c' c='_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='1919' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='1966' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='1976' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='2015' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='309' u='c' c='_ZL20verifyLeafProcRegUsePN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='313' u='c' c='_ZL20verifyLeafProcRegUsePN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='335' u='c' c='_ZNK4llvm18SparcFrameLowering20remapRegsForLeafProcERNS_15MachineFunctionE'/>
