// Seed: 3959376319
module module_0 ();
  assign id_1 = 1 - id_1;
  module_2();
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5
);
  assign id_7 = id_4 || 1;
  wire id_8;
  logic [7:0] id_9;
  module_0();
  assign id_9[1] = id_9;
endmodule
module module_2 ();
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
