$date
	Wed Oct 10 01:43:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testshiftregister $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 8 " parallelDataIn [7:0] $end
$var wire 1 # parallelLoad $end
$var wire 1 $ peripheralClkEdge $end
$var wire 1 % serialDataIn $end
$var reg 8 & parallelDataOut [7:0] $end
$var reg 1 ' serialDataOut $end
$var reg 9 ( shiftregistermem [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
x'
bx &
x%
x$
1#
b11001100 "
0!
$end
#10000
b11001100 &
1!
#20000
0!
#30000
1!
#40000
0!
#50000
1!
#60000
0!
#70000
1!
#80000
0!
#90000
1!
#100000
0!
b0 "
#110000
b0 &
1!
#120000
0!
#130000
1!
#140000
0!
#150000
1!
#160000
0!
#170000
1!
#180000
0!
#190000
1!
#200000
0!
b1010101 "
#210000
b1010101 &
1!
#220000
0!
#230000
1!
#240000
0!
#250000
1!
#260000
0!
#270000
1!
#280000
0!
#290000
1!
#300000
0!
1%
0#
#310000
0'
1!
#320000
0!
#330000
1!
#340000
0!
#350000
1!
#360000
0!
#370000
1!
#380000
0!
#390000
1!
#400000
0!
0%
#410000
1!
#420000
0!
#430000
1!
#440000
0!
#450000
1!
#460000
0!
#470000
1!
#480000
0!
#490000
1!
#500000
0!
1%
#510000
1!
#520000
0!
#530000
1!
#540000
0!
#550000
1!
#560000
0!
#570000
1!
#580000
0!
#590000
1!
#600000
0!
