
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2021.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2023 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxivdma.h"

/*
* The configuration table for devices
*/

XAxiVdma_Config XAxiVdma_ConfigTable[XPAR_XAXIVDMA_NUM_INSTANCES] =
{
	{
		XPAR_AXI_VDMA_0_DEVICE_ID,
		XPAR_AXI_VDMA_0_BASEADDR,
		XPAR_AXI_VDMA_0_NUM_FSTORES,
		XPAR_AXI_VDMA_0_INCLUDE_MM2S,
		XPAR_AXI_VDMA_0_INCLUDE_MM2S_DRE,
		XPAR_AXI_VDMA_0_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_VDMA_0_INCLUDE_S2MM,
		XPAR_AXI_VDMA_0_INCLUDE_S2MM_DRE,
		XPAR_AXI_VDMA_0_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_VDMA_0_INCLUDE_SG,
		XPAR_AXI_VDMA_0_ENABLE_VIDPRMTR_READS,
		XPAR_AXI_VDMA_0_USE_FSYNC,
		XPAR_AXI_VDMA_0_FLUSH_ON_FSYNC,
		XPAR_AXI_VDMA_0_MM2S_LINEBUFFER_DEPTH,
		XPAR_AXI_VDMA_0_S2MM_LINEBUFFER_DEPTH,
		XPAR_AXI_VDMA_0_MM2S_GENLOCK_MODE,
		XPAR_AXI_VDMA_0_S2MM_GENLOCK_MODE,
		XPAR_AXI_VDMA_0_INCLUDE_INTERNAL_GENLOCK,
		XPAR_AXI_VDMA_0_S2MM_SOF_ENABLE,
		XPAR_AXI_VDMA_0_M_AXIS_MM2S_TDATA_WIDTH,
		XPAR_AXI_VDMA_0_S_AXIS_S2MM_TDATA_WIDTH,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_1,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_5,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_6,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_7,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_9,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_13,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_14,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_15,
		XPAR_AXI_VDMA_0_ENABLE_DEBUG_ALL,
		XPAR_AXI_VDMA_0_ADDR_WIDTH,
		XPAR_AXI_VDMA_0_ENABLE_VERT_FLIP
	},
	{
		XPAR_AXI_VDMA_1_DEVICE_ID,
		XPAR_AXI_VDMA_1_BASEADDR,
		XPAR_AXI_VDMA_1_NUM_FSTORES,
		XPAR_AXI_VDMA_1_INCLUDE_MM2S,
		XPAR_AXI_VDMA_1_INCLUDE_MM2S_DRE,
		XPAR_AXI_VDMA_1_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_VDMA_1_INCLUDE_S2MM,
		XPAR_AXI_VDMA_1_INCLUDE_S2MM_DRE,
		XPAR_AXI_VDMA_1_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_VDMA_1_INCLUDE_SG,
		XPAR_AXI_VDMA_1_ENABLE_VIDPRMTR_READS,
		XPAR_AXI_VDMA_1_USE_FSYNC,
		XPAR_AXI_VDMA_1_FLUSH_ON_FSYNC,
		XPAR_AXI_VDMA_1_MM2S_LINEBUFFER_DEPTH,
		XPAR_AXI_VDMA_1_S2MM_LINEBUFFER_DEPTH,
		XPAR_AXI_VDMA_1_MM2S_GENLOCK_MODE,
		XPAR_AXI_VDMA_1_S2MM_GENLOCK_MODE,
		XPAR_AXI_VDMA_1_INCLUDE_INTERNAL_GENLOCK,
		XPAR_AXI_VDMA_1_S2MM_SOF_ENABLE,
		XPAR_AXI_VDMA_1_M_AXIS_MM2S_TDATA_WIDTH,
		XPAR_AXI_VDMA_1_S_AXIS_S2MM_TDATA_WIDTH,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_1,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_5,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_6,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_7,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_9,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_13,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_14,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_INFO_15,
		XPAR_AXI_VDMA_1_ENABLE_DEBUG_ALL,
		XPAR_AXI_VDMA_1_ADDR_WIDTH,
		XPAR_AXI_VDMA_1_ENABLE_VERT_FLIP
	},
	{
		XPAR_AXI_VDMA_2_DEVICE_ID,
		XPAR_AXI_VDMA_2_BASEADDR,
		XPAR_AXI_VDMA_2_NUM_FSTORES,
		XPAR_AXI_VDMA_2_INCLUDE_MM2S,
		XPAR_AXI_VDMA_2_INCLUDE_MM2S_DRE,
		XPAR_AXI_VDMA_2_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_VDMA_2_INCLUDE_S2MM,
		XPAR_AXI_VDMA_2_INCLUDE_S2MM_DRE,
		XPAR_AXI_VDMA_2_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_VDMA_2_INCLUDE_SG,
		XPAR_AXI_VDMA_2_ENABLE_VIDPRMTR_READS,
		XPAR_AXI_VDMA_2_USE_FSYNC,
		XPAR_AXI_VDMA_2_FLUSH_ON_FSYNC,
		XPAR_AXI_VDMA_2_MM2S_LINEBUFFER_DEPTH,
		XPAR_AXI_VDMA_2_S2MM_LINEBUFFER_DEPTH,
		XPAR_AXI_VDMA_2_MM2S_GENLOCK_MODE,
		XPAR_AXI_VDMA_2_S2MM_GENLOCK_MODE,
		XPAR_AXI_VDMA_2_INCLUDE_INTERNAL_GENLOCK,
		XPAR_AXI_VDMA_2_S2MM_SOF_ENABLE,
		XPAR_AXI_VDMA_2_M_AXIS_MM2S_TDATA_WIDTH,
		XPAR_AXI_VDMA_2_S_AXIS_S2MM_TDATA_WIDTH,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_1,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_5,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_6,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_7,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_9,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_13,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_14,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_INFO_15,
		XPAR_AXI_VDMA_2_ENABLE_DEBUG_ALL,
		XPAR_AXI_VDMA_2_ADDR_WIDTH,
		XPAR_AXI_VDMA_2_ENABLE_VERT_FLIP
	}
};


