- Name: ChkVBTMP108
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:35.909000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:35.708000'
  Results:
  - Proc: Commander
    Result:
      ChkVBTMP108_1: '49'
      ChkVBTMP108_2: 4a
    Time: '2018-05-05 14:55:35.708000'
  Time: '2018-05-05 14:55:35.708000'
- Name: TMP108-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.109000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.009000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 14:55:36.009000'
  Time: '2018-05-05 14:55:36.009000'
- Name: ChkSi5340
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.309000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.209000'
  Results:
  - Proc: Commander
    Result:
      ChkSi5340: '77'
    Time: '2018-05-05 14:55:36.209000'
  Time: '2018-05-05 14:55:36.209000'
- Name: ChkLMH1219
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.509000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.409000'
  Results:
  - Proc: Commander
    Result:
      ChkLMH1219: []
    Time: '2018-05-05 14:55:36.409000'
  Time: '2018-05-05 14:55:36.409000'
- Name: ChkClock
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.709000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.609000'
  Results:
  - Proc: Commander
    Result:
      ChkClock: INFO
    Time: '2018-05-05 14:55:36.609000'
  Time: '2018-05-05 14:55:36.609000'
- Name: ChkFPGA-discover
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:37.909000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:36.809000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-discover: INFO
    Time: '2018-05-05 14:55:36.809000'
  Time: '2018-05-05 14:55:36.809000'
- Name: ChkFPGA-pcie
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:38.109000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:38.009000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-pcie: INFO
    Time: '2018-05-05 14:55:38.009000'
  Time: '2018-05-05 14:55:38.009000'
- Name: ChkFPGA-qspi
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:39.409000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:38.209000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-qspi: INFO
    Time: '2018-05-05 14:55:38.209000'
  Time: '2018-05-05 14:55:38.209000'
- Name: ChkFPGA-emmc
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:43.109000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:39.509000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-emmc: INFO
    Time: '2018-05-05 14:55:39.509000'
  Time: '2018-05-05 14:55:39.509000'
- Name: ChkFPGA-HDMI1
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:46.311000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:43.209000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI1: INFO
    Time: '2018-05-05 14:55:43.209000'
  Time: '2018-05-05 14:55:43.209000'
- Name: ChkFPGA-HDMI2
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:49.511000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:46.411000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI2: INFO
    Time: '2018-05-05 14:55:46.411000'
  Time: '2018-05-05 14:55:46.411000'
- Name: ChkFPGA-OneWire
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:52.711000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:49.611000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-OneWire: INFO
    Time: '2018-05-05 14:55:49.611000'
  Time: '2018-05-05 14:55:49.611000'
- Name: TestDutCompleted
  PostTest:
    Proc: TestDutCompleted
    Time: '2018-05-05 14:55:52.911000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 14:55:52.811000'
  Results:
  - Proc: Dummy
    Result: true
    Time: '2018-05-05 14:55:52.811000'
  Time: '2018-05-05 14:55:52.811000'
