# Dynamic-Instruction-Scheduling
A simulator for an out-of-order superscalar processor based on Tomasuloâ€™s algorithm that fetches, dispatches, and issues N instructions per cycle.
