-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Thu May 14 02:09:54 2020

COMPONENT u_detenciones
	PORT
	(
		selregr		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		selregrid		:	 IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		selregrex		:	 IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		ifidwrite		:	 OUT STD_LOGIC;
		PCWrite		:	 OUT STD_LOGIC;
		selctrl		:	 OUT STD_LOGIC;
		selregr2		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		sels1		:	 OUT STD_LOGIC;
		sr		:	 OUT STD_LOGIC;
		cin		:	 OUT STD_LOGIC;
		sels2		:	 OUT STD_LOGIC;
		seldato		:	 OUT STD_LOGIC;
		selsrc		:	 OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		seldir		:	 OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
		selop		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		selresult		:	 OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
		selc		:	 OUT STD_LOGIC;
		cadj		:	 OUT STD_LOGIC;
		selfalgs		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		selbranch		:	 OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		vf		:	 OUT STD_LOGIC;
		selregw		:	 OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		memw		:	 OUT STD_LOGIC;
		seldirw		:	 OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
	);
END COMPONENT;