
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_mubi_pkg.sv ast_pkg.sv adc_ctrl_reg_pkg.sv prim_alert_pkg.sv prim_pkg.sv prim_secded_pkg.sv top_pkg.sv prim_subreg_pkg.sv tlul_pkg.sv adc_ctrl.sv adc_ctrl_core.sv adc_ctrl_fsm.sv adc_ctrl_intr.sv adc_ctrl_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_generic_buf.sv prim_subreg.sv prim_generic_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_flop_2sync.sv prim_generic_flop.sv tlul_cmd_intg_chk.sv prim_secded_inv_64_57_dec.sv tlul_data_integ_dec.sv prim_secded_inv_39_32_dec.sv tlul_rsp_intg_gen.sv prim_secded_inv_64_57_enc.sv tlul_data_integ_enc.sv prim_secded_inv_39_32_enc.sv tlul_adapter_reg.sv tlul_err.sv prim_sync_reqack.sv prim_reg_cdc.sv prim_subreg_ext.sv prim_pulse_sync.sv prim_intr_hw.sv
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl" "*.svh"]] 
# }
# synth_design -top adc_ctrl \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top adc_ctrl -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 156742
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2718.906 ; gain = 0.000 ; free physical = 265446 ; free virtual = 440336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_reg_top' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_reg_top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_err.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (18#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetVal bound to: 2'b00 
	Parameter BitMask bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 409696 - type: integer 
	Parameter BitMask bound to: -15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetVal bound to: 8'b00000100 
	Parameter BitMask bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetVal bound to: 16'b0000000010011011 
	Parameter BitMask bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized2' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized3' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetVal bound to: 1'b0 
	Parameter BitMask bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized3' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized4' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 0 - type: integer 
	Parameter BitMask bound to: -1879302148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized4' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized5' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000011100 
	Parameter ResetVal bound to: 28'b0000000000000000000000000000 
	Parameter BitMask bound to: 28'b1111111111110000111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized5' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized6' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetVal bound to: 8'b00000000 
	Parameter BitMask bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized6' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (20#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000011000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 24'b000000000000011001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 8'b00000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000010011011 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_reg_top.sv:3871]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_reg_top.sv:3994]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_reg_top' (22#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_reg_top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_core' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_core.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_fsm' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_fsm.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_fsm.sv:232]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_fsm' (23#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_fsm.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_pulse_sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'prim_pulse_sync' (24#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl_intr' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_intr.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_intr' (26#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_intr.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_core' (27#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl_core.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl' (28#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/adc_ctrl.sv:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.906 ; gain = 0.000 ; free physical = 265962 ; free virtual = 440855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.906 ; gain = 0.000 ; free physical = 266146 ; free virtual = 441041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.781 ; gain = 7.875 ; free physical = 266124 ; free virtual = 441019
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_q_reg' in module 'adc_ctrl_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   PWRDN |                            01001 |                            00000
                   PWRUP |                            01011 |                            00001
                    IDLE |                            00111 |                            00010
                 ONEST_0 |                            00101 |                            00011
               ONEST_021 |                            00110 |                            00100
                 ONEST_1 |                            10001 |                            00101
              ONEST_DONE |                            01111 |                            00110
                    LP_0 |                            00100 |                            00111
                  LP_021 |                            01110 |                            01000
                    LP_1 |                            10000 |                            01001
                 LP_EVAL |                            01101 |                            01010
                  LP_SLP |                            01100 |                            01011
                LP_PWRUP |                            00011 |                            01100
                    NP_0 |                            00010 |                            01101
                  NP_021 |                            00000 |                            01110
                    NP_1 |                            00001 |                            01111
                 NP_EVAL |                            01010 |                            10000
                 NP_DONE |                            01000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_q_reg' using encoding 'sequential' in module 'adc_ctrl_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2726.789 ; gain = 7.883 ; free physical = 265999 ; free virtual = 440896
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 103   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 38    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 26    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 428   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	  26 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	  18 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 299   
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
	  18 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 266455 ; free virtual = 441329
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 266450 ; free virtual = 441323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 266443 ; free virtual = 441313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267687 ; free virtual = 442558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267687 ; free virtual = 442558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267686 ; free virtual = 442557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267685 ; free virtual = 442556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267685 ; free virtual = 442556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267685 ; free virtual = 442555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     5|
|4     |LUT2   |    43|
|5     |LUT3   |    45|
|6     |LUT4   |    60|
|7     |LUT5   |   163|
|8     |LUT6   |   648|
|9     |FDCE   |   790|
|10    |FDPE   |    20|
|11    |IBUF   |   120|
|12    |OBUF   |    73|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+--------------------------------------------+------+
|      |Instance                                |Module                                      |Cells |
+------+----------------------------------------+--------------------------------------------+------+
|1     |top                                     |                                            |  1979|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                           |    45|
|3     |    i_decode_ack                        |prim_diff_decode                            |    16|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_241         |     4|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_246 |     4|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_247       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_248       |     3|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_242                         |     7|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_243                 |     7|
|10    |          u_sync_1                      |prim_generic_flop_244                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_245                       |     6|
|12    |    i_decode_ping                       |prim_diff_decode_235                        |    21|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0             |     3|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0     |     3|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0           |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_240       |     2|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync_236                         |    14|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_237                 |    14|
|19    |          u_sync_1                      |prim_generic_flop_238                       |     1|
|20    |          u_sync_2                      |prim_generic_flop_239                       |    13|
|21    |  u_adc_ctrl_core                       |adc_ctrl_core                               |   137|
|22    |    u_adc_ctrl_fsm                      |adc_ctrl_fsm                                |   132|
|23    |    u_oneshot_done_sync                 |prim_pulse_sync                             |     5|
|24    |      prim_flop_2sync                   |prim_flop_2sync_231                         |     3|
|25    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_232                 |     3|
|26    |          u_sync_1                      |prim_generic_flop_233                       |     1|
|27    |          u_sync_2                      |prim_generic_flop_234                       |     2|
|28    |  u_reg                                 |adc_ctrl_reg_top                            |  1602|
|29    |    u_adc_chn0_filter_ctl_0_cdc         |prim_reg_cdc__parameterized4                |    63|
|30    |      u_prim_sync                       |prim_sync_reqack_222                        |    36|
|31    |        ack_sync                        |prim_flop_2sync_223                         |    27|
|32    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_228                 |    27|
|33    |            u_sync_1                    |prim_generic_flop_229                       |     1|
|34    |            u_sync_2                    |prim_generic_flop_230                       |    26|
|35    |        req_sync                        |prim_flop_2sync_224                         |     3|
|36    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_225                 |     3|
|37    |            u_sync_1                    |prim_generic_flop_226                       |     1|
|38    |            u_sync_2                    |prim_generic_flop_227                       |     2|
|39    |    u_adc_chn0_filter_ctl_1_cdc         |prim_reg_cdc__parameterized4_0              |    68|
|40    |      u_prim_sync                       |prim_sync_reqack_213                        |    36|
|41    |        ack_sync                        |prim_flop_2sync_214                         |    27|
|42    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_219                 |    27|
|43    |            u_sync_1                    |prim_generic_flop_220                       |     1|
|44    |            u_sync_2                    |prim_generic_flop_221                       |    26|
|45    |        req_sync                        |prim_flop_2sync_215                         |     3|
|46    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_216                 |     3|
|47    |            u_sync_1                    |prim_generic_flop_217                       |     1|
|48    |            u_sync_2                    |prim_generic_flop_218                       |     2|
|49    |    u_adc_chn0_filter_ctl_2_cdc         |prim_reg_cdc__parameterized4_1              |    71|
|50    |      u_prim_sync                       |prim_sync_reqack_204                        |    36|
|51    |        ack_sync                        |prim_flop_2sync_205                         |    27|
|52    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_210                 |    27|
|53    |            u_sync_1                    |prim_generic_flop_211                       |     1|
|54    |            u_sync_2                    |prim_generic_flop_212                       |    26|
|55    |        req_sync                        |prim_flop_2sync_206                         |     3|
|56    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_207                 |     3|
|57    |            u_sync_1                    |prim_generic_flop_208                       |     1|
|58    |            u_sync_2                    |prim_generic_flop_209                       |     2|
|59    |    u_adc_chn0_filter_ctl_3_cdc         |prim_reg_cdc__parameterized4_2              |    68|
|60    |      u_prim_sync                       |prim_sync_reqack_195                        |    37|
|61    |        ack_sync                        |prim_flop_2sync_196                         |    27|
|62    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_201                 |    27|
|63    |            u_sync_1                    |prim_generic_flop_202                       |     1|
|64    |            u_sync_2                    |prim_generic_flop_203                       |    26|
|65    |        req_sync                        |prim_flop_2sync_197                         |     3|
|66    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_198                 |     3|
|67    |            u_sync_1                    |prim_generic_flop_199                       |     1|
|68    |            u_sync_2                    |prim_generic_flop_200                       |     2|
|69    |    u_adc_chn0_filter_ctl_4_cdc         |prim_reg_cdc__parameterized4_3              |    67|
|70    |      u_prim_sync                       |prim_sync_reqack_186                        |    36|
|71    |        ack_sync                        |prim_flop_2sync_187                         |    27|
|72    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_192                 |    27|
|73    |            u_sync_1                    |prim_generic_flop_193                       |     1|
|74    |            u_sync_2                    |prim_generic_flop_194                       |    26|
|75    |        req_sync                        |prim_flop_2sync_188                         |     3|
|76    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_189                 |     3|
|77    |            u_sync_1                    |prim_generic_flop_190                       |     1|
|78    |            u_sync_2                    |prim_generic_flop_191                       |     2|
|79    |    u_adc_chn0_filter_ctl_5_cdc         |prim_reg_cdc__parameterized4_4              |    73|
|80    |      u_prim_sync                       |prim_sync_reqack_177                        |    36|
|81    |        ack_sync                        |prim_flop_2sync_178                         |    27|
|82    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_183                 |    27|
|83    |            u_sync_1                    |prim_generic_flop_184                       |     1|
|84    |            u_sync_2                    |prim_generic_flop_185                       |    26|
|85    |        req_sync                        |prim_flop_2sync_179                         |     3|
|86    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_180                 |     3|
|87    |            u_sync_1                    |prim_generic_flop_181                       |     1|
|88    |            u_sync_2                    |prim_generic_flop_182                       |     2|
|89    |    u_adc_chn0_filter_ctl_6_cdc         |prim_reg_cdc__parameterized4_5              |    58|
|90    |      u_prim_sync                       |prim_sync_reqack_168                        |    35|
|91    |        ack_sync                        |prim_flop_2sync_169                         |    27|
|92    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_174                 |    27|
|93    |            u_sync_1                    |prim_generic_flop_175                       |     1|
|94    |            u_sync_2                    |prim_generic_flop_176                       |    26|
|95    |        req_sync                        |prim_flop_2sync_170                         |     3|
|96    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_171                 |     3|
|97    |            u_sync_1                    |prim_generic_flop_172                       |     1|
|98    |            u_sync_2                    |prim_generic_flop_173                       |     2|
|99    |    u_adc_chn0_filter_ctl_7_cdc         |prim_reg_cdc__parameterized4_6              |    63|
|100   |      u_prim_sync                       |prim_sync_reqack_159                        |    36|
|101   |        ack_sync                        |prim_flop_2sync_160                         |    27|
|102   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_165                 |    27|
|103   |            u_sync_1                    |prim_generic_flop_166                       |     1|
|104   |            u_sync_2                    |prim_generic_flop_167                       |    26|
|105   |        req_sync                        |prim_flop_2sync_161                         |     3|
|106   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_162                 |     3|
|107   |            u_sync_1                    |prim_generic_flop_163                       |     1|
|108   |            u_sync_2                    |prim_generic_flop_164                       |     2|
|109   |    u_adc_chn1_filter_ctl_0_cdc         |prim_reg_cdc__parameterized4_7              |    68|
|110   |      u_prim_sync                       |prim_sync_reqack_150                        |    36|
|111   |        ack_sync                        |prim_flop_2sync_151                         |    27|
|112   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_156                 |    27|
|113   |            u_sync_1                    |prim_generic_flop_157                       |     1|
|114   |            u_sync_2                    |prim_generic_flop_158                       |    26|
|115   |        req_sync                        |prim_flop_2sync_152                         |     3|
|116   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_153                 |     3|
|117   |            u_sync_1                    |prim_generic_flop_154                       |     1|
|118   |            u_sync_2                    |prim_generic_flop_155                       |     2|
|119   |    u_adc_chn1_filter_ctl_1_cdc         |prim_reg_cdc__parameterized4_8              |    71|
|120   |      u_prim_sync                       |prim_sync_reqack_141                        |    36|
|121   |        ack_sync                        |prim_flop_2sync_142                         |    27|
|122   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_147                 |    27|
|123   |            u_sync_1                    |prim_generic_flop_148                       |     1|
|124   |            u_sync_2                    |prim_generic_flop_149                       |    26|
|125   |        req_sync                        |prim_flop_2sync_143                         |     3|
|126   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_144                 |     3|
|127   |            u_sync_1                    |prim_generic_flop_145                       |     1|
|128   |            u_sync_2                    |prim_generic_flop_146                       |     2|
|129   |    u_adc_chn1_filter_ctl_2_cdc         |prim_reg_cdc__parameterized4_9              |    63|
|130   |      u_prim_sync                       |prim_sync_reqack_132                        |    36|
|131   |        ack_sync                        |prim_flop_2sync_133                         |    27|
|132   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_138                 |    27|
|133   |            u_sync_1                    |prim_generic_flop_139                       |     1|
|134   |            u_sync_2                    |prim_generic_flop_140                       |    26|
|135   |        req_sync                        |prim_flop_2sync_134                         |     3|
|136   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_135                 |     3|
|137   |            u_sync_1                    |prim_generic_flop_136                       |     1|
|138   |            u_sync_2                    |prim_generic_flop_137                       |     2|
|139   |    u_adc_chn1_filter_ctl_3_cdc         |prim_reg_cdc__parameterized4_10             |    65|
|140   |      u_prim_sync                       |prim_sync_reqack_123                        |    36|
|141   |        ack_sync                        |prim_flop_2sync_124                         |    27|
|142   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_129                 |    27|
|143   |            u_sync_1                    |prim_generic_flop_130                       |     1|
|144   |            u_sync_2                    |prim_generic_flop_131                       |    26|
|145   |        req_sync                        |prim_flop_2sync_125                         |     3|
|146   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_126                 |     3|
|147   |            u_sync_1                    |prim_generic_flop_127                       |     1|
|148   |            u_sync_2                    |prim_generic_flop_128                       |     2|
|149   |    u_adc_chn1_filter_ctl_4_cdc         |prim_reg_cdc__parameterized4_11             |    82|
|150   |      u_prim_sync                       |prim_sync_reqack_114                        |    36|
|151   |        ack_sync                        |prim_flop_2sync_115                         |    27|
|152   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_120                 |    27|
|153   |            u_sync_1                    |prim_generic_flop_121                       |     1|
|154   |            u_sync_2                    |prim_generic_flop_122                       |    26|
|155   |        req_sync                        |prim_flop_2sync_116                         |     3|
|156   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_117                 |     3|
|157   |            u_sync_1                    |prim_generic_flop_118                       |     1|
|158   |            u_sync_2                    |prim_generic_flop_119                       |     2|
|159   |    u_adc_chn1_filter_ctl_5_cdc         |prim_reg_cdc__parameterized4_12             |    63|
|160   |      u_prim_sync                       |prim_sync_reqack_105                        |    36|
|161   |        ack_sync                        |prim_flop_2sync_106                         |    27|
|162   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_111                 |    27|
|163   |            u_sync_1                    |prim_generic_flop_112                       |     1|
|164   |            u_sync_2                    |prim_generic_flop_113                       |    26|
|165   |        req_sync                        |prim_flop_2sync_107                         |     3|
|166   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_108                 |     3|
|167   |            u_sync_1                    |prim_generic_flop_109                       |     1|
|168   |            u_sync_2                    |prim_generic_flop_110                       |     2|
|169   |    u_adc_chn1_filter_ctl_6_cdc         |prim_reg_cdc__parameterized4_13             |    65|
|170   |      u_prim_sync                       |prim_sync_reqack_96                         |    35|
|171   |        ack_sync                        |prim_flop_2sync_97                          |    27|
|172   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_102                 |    27|
|173   |            u_sync_1                    |prim_generic_flop_103                       |     1|
|174   |            u_sync_2                    |prim_generic_flop_104                       |    26|
|175   |        req_sync                        |prim_flop_2sync_98                          |     3|
|176   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_99                  |     3|
|177   |            u_sync_1                    |prim_generic_flop_100                       |     1|
|178   |            u_sync_2                    |prim_generic_flop_101                       |     2|
|179   |    u_adc_chn1_filter_ctl_7_cdc         |prim_reg_cdc__parameterized4_14             |    66|
|180   |      u_prim_sync                       |prim_sync_reqack_87                         |    36|
|181   |        ack_sync                        |prim_flop_2sync_88                          |    27|
|182   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_93                  |    27|
|183   |            u_sync_1                    |prim_generic_flop_94                        |     1|
|184   |            u_sync_2                    |prim_generic_flop_95                        |    26|
|185   |        req_sync                        |prim_flop_2sync_89                          |     3|
|186   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_90                  |     3|
|187   |            u_sync_1                    |prim_generic_flop_91                        |     1|
|188   |            u_sync_2                    |prim_generic_flop_92                        |     2|
|189   |    u_adc_chn_val_0_adc_chn_value_0     |prim_subreg__parameterized7                 |    11|
|190   |    u_adc_chn_val_0_cdc                 |prim_reg_cdc__parameterized5                |    11|
|191   |    u_adc_chn_val_1_adc_chn_value_1     |prim_subreg__parameterized7_15              |    10|
|192   |    u_adc_chn_val_1_cdc                 |prim_reg_cdc__parameterized5_16             |    14|
|193   |    u_adc_en_ctl_cdc                    |prim_reg_cdc                                |    21|
|194   |      u_prim_sync                       |prim_sync_reqack_78                         |    15|
|195   |        ack_sync                        |prim_flop_2sync_79                          |     7|
|196   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_84                  |     7|
|197   |            u_sync_1                    |prim_generic_flop_85                        |     1|
|198   |            u_sync_2                    |prim_generic_flop_86                        |     6|
|199   |        req_sync                        |prim_flop_2sync_80                          |     3|
|200   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_81                  |     3|
|201   |            u_sync_1                    |prim_generic_flop_82                        |     1|
|202   |            u_sync_2                    |prim_generic_flop_83                        |     2|
|203   |    u_adc_fsm_rst_cdc                   |prim_reg_cdc__parameterized3                |    17|
|204   |      u_prim_sync                       |prim_sync_reqack_69                         |    14|
|205   |        ack_sync                        |prim_flop_2sync_70                          |     6|
|206   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_75                  |     6|
|207   |            u_sync_1                    |prim_generic_flop_76                        |     1|
|208   |            u_sync_2                    |prim_generic_flop_77                        |     5|
|209   |        req_sync                        |prim_flop_2sync_71                          |     3|
|210   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_72                  |     3|
|211   |            u_sync_1                    |prim_generic_flop_73                        |     1|
|212   |            u_sync_2                    |prim_generic_flop_74                        |     2|
|213   |    u_adc_intr_status_oneshot           |prim_subreg                                 |     2|
|214   |    u_adc_lp_sample_ctl_cdc             |prim_reg_cdc__parameterized1                |    88|
|215   |      u_prim_sync                       |prim_sync_reqack_60                         |    75|
|216   |        ack_sync                        |prim_flop_2sync_61                          |    14|
|217   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_66                  |    14|
|218   |            u_sync_1                    |prim_generic_flop_67                        |     1|
|219   |            u_sync_2                    |prim_generic_flop_68                        |    13|
|220   |        req_sync                        |prim_flop_2sync_62                          |     3|
|221   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_63                  |     3|
|222   |            u_sync_1                    |prim_generic_flop_64                        |     1|
|223   |            u_sync_2                    |prim_generic_flop_65                        |     2|
|224   |    u_adc_pd_ctl_cdc                    |prim_reg_cdc__parameterized0                |   113|
|225   |      u_prim_sync                       |prim_sync_reqack_51                         |    43|
|226   |        ack_sync                        |prim_flop_2sync_52                          |    34|
|227   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_57                  |    34|
|228   |            u_sync_1                    |prim_generic_flop_58                        |     1|
|229   |            u_sync_2                    |prim_generic_flop_59                        |    33|
|230   |        req_sync                        |prim_flop_2sync_53                          |     3|
|231   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_54                  |     3|
|232   |            u_sync_1                    |prim_generic_flop_55                        |     1|
|233   |            u_sync_2                    |prim_generic_flop_56                        |     2|
|234   |    u_adc_sample_ctl_cdc                |prim_reg_cdc__parameterized2                |    51|
|235   |      u_prim_sync                       |prim_sync_reqack_42                         |    29|
|236   |        ack_sync                        |prim_flop_2sync_43                          |    21|
|237   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_48                  |    21|
|238   |            u_sync_1                    |prim_generic_flop_49                        |     1|
|239   |            u_sync_2                    |prim_generic_flop_50                        |    20|
|240   |        req_sync                        |prim_flop_2sync_44                          |     3|
|241   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_45                  |     3|
|242   |            u_sync_1                    |prim_generic_flop_46                        |     1|
|243   |            u_sync_2                    |prim_generic_flop_47                        |     2|
|244   |    u_adc_wakeup_ctl_cdc                |prim_reg_cdc__parameterized6                |    30|
|245   |      u_prim_sync                       |prim_sync_reqack_33                         |    21|
|246   |        ack_sync                        |prim_flop_2sync_34                          |    13|
|247   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_39                  |    13|
|248   |            u_sync_1                    |prim_generic_flop_40                        |     1|
|249   |            u_sync_2                    |prim_generic_flop_41                        |    12|
|250   |        req_sync                        |prim_flop_2sync_35                          |     3|
|251   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_36                  |     3|
|252   |            u_sync_1                    |prim_generic_flop_37                        |     1|
|253   |            u_sync_2                    |prim_generic_flop_38                        |     2|
|254   |    u_aon_tgl                           |prim_sync_reqack                            |    11|
|255   |      ack_sync                          |prim_flop_2sync_25                          |     3|
|256   |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_30                  |     3|
|257   |          u_sync_1                      |prim_generic_flop_31                        |     1|
|258   |          u_sync_2                      |prim_generic_flop_32                        |     2|
|259   |      req_sync                          |prim_flop_2sync_26                          |     4|
|260   |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_27                  |     4|
|261   |          u_sync_1                      |prim_generic_flop_28                        |     1|
|262   |          u_sync_2                      |prim_generic_flop_29                        |     3|
|263   |    u_filter_status_cdc                 |prim_reg_cdc__parameterized6_17             |    35|
|264   |      u_prim_sync                       |prim_sync_reqack_19                         |    22|
|265   |        ack_sync                        |prim_flop_2sync                             |    14|
|266   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_22                  |    14|
|267   |            u_sync_1                    |prim_generic_flop_23                        |     1|
|268   |            u_sync_2                    |prim_generic_flop_24                        |    13|
|269   |        req_sync                        |prim_flop_2sync_20                          |     3|
|270   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync                     |     3|
|271   |            u_sync_1                    |prim_generic_flop                           |     1|
|272   |            u_sync_2                    |prim_generic_flop_21                        |     2|
|273   |    u_intr_state                        |prim_subreg_18                              |     2|
|274   |    u_reg_if                            |tlul_adapter_reg                            |   110|
+------+----------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267685 ; free virtual = 442555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267684 ; free virtual = 442555
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2726.793 ; gain = 7.887 ; free physical = 267684 ; free virtual = 442555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2726.793 ; gain = 0.000 ; free physical = 267762 ; free virtual = 442633
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.793 ; gain = 0.000 ; free physical = 267670 ; free virtual = 442541
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cd9b3391
INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2726.793 ; gain = 8.016 ; free physical = 267812 ; free virtual = 442683
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/util_temp_adc_ctrl_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/timing_temp_adc_ctrl_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2890.594 ; gain = 163.801 ; free physical = 268932 ; free virtual = 443813
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/power_temp_adc_ctrl_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/adc_ctrl/power_temp_adc_ctrl_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:10:24 2022...
real 69.63
user 60.27
sys 9.67
