Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/uni/arch lab projects/project 4/memory/FIFO_tb_isim_beh.exe -prj D:/uni/arch lab projects/project 4/memory/FIFO_tb_beh.prj work.FIFO_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/uni/arch lab projects/project 4/memory/write_pointer.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 4/memory/status_signal.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 4/memory/read_pointer.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 4/memory/memory_array.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 4/memory/FIFO.v" into library work
Analyzing Verilog file "D:/uni/arch lab projects/project 4/memory/FIFO_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module write_pointer
Compiling module read_pointer
Compiling module memory_array
Compiling module status_signal
Compiling module FIFO
Compiling module FIFO_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable D:/uni/arch lab projects/project 4/memory/FIFO_tb_isim_beh.exe
Fuse Memory Usage: 28316 KB
Fuse CPU Usage: 452 ms
