{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458225757685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458225757687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 14:42:37 2016 " "Processing started: Thu Mar 17 14:42:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458225757687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458225757687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blinkenlights2 -c blinkenlights2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off blinkenlights2 -c blinkenlights2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458225757687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458225758208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinkelights2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blinkelights2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blinkelights2 " "Found entity 1: blinkelights2" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458225758299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458225758299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl0_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl0_altclkctrl_uhi-RTL" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/altclkctrl0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458225758805 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl0-RTL " "Found design unit 2: altclkctrl0-RTL" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/altclkctrl0.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458225758805 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl0_altclkctrl_uhi " "Found entity 1: altclkctrl0_altclkctrl_uhi" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/altclkctrl0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458225758805 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl0 " "Found entity 2: altclkctrl0" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/altclkctrl0.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458225758805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458225758805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blinkelights2 " "Elaborating entity \"blinkelights2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458225758876 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst11 " "Block or symbol \"DFFE\" of instance \"inst11\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 296 544 608 376 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758880 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst12 " "Block or symbol \"DFFE\" of instance \"inst12\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 296 680 744 376 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758881 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst13 " "Block or symbol \"DFFE\" of instance \"inst13\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 296 800 864 376 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758881 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst14 " "Block or symbol \"DFFE\" of instance \"inst14\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 296 944 1008 376 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758881 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst15 " "Block or symbol \"DFFE\" of instance \"inst15\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 296 1104 1168 376 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758881 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst16 " "Block or symbol \"DFFE\" of instance \"inst16\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 296 1248 1312 376 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758881 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst17 " "Block or symbol \"DFFE\" of instance \"inst17\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 296 1384 1448 376 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758881 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst32 " "Block or symbol \"DFFE\" of instance \"inst32\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 160 632 696 240 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758881 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst53 " "Block or symbol \"DFFE\" of instance \"inst53\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 160 768 832 240 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst54 " "Block or symbol \"DFFE\" of instance \"inst54\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 160 888 952 240 "inst54" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst55 " "Block or symbol \"DFFE\" of instance \"inst55\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 160 1032 1096 240 "inst55" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst56 " "Block or symbol \"DFFE\" of instance \"inst56\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 160 1192 1256 240 "inst56" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst57 " "Block or symbol \"DFFE\" of instance \"inst57\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 160 1336 1400 240 "inst57" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758882 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFFE inst58 " "Block or symbol \"DFFE\" of instance \"inst58\" overlaps another block or symbol" {  } { { "blinkelights2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 160 1472 1536 240 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1458225758882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0 altclkctrl0:inst " "Elaborating entity \"altclkctrl0\" for hierarchy \"altclkctrl0:inst\"" {  } { { "blinkelights2.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 120 280 440 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458225758904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0_altclkctrl_uhi altclkctrl0:inst\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component " "Elaborating entity \"altclkctrl0_altclkctrl_uhi\" for hierarchy \"altclkctrl0:inst\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\"" {  } { { "altclkctrl0.vhd" "altclkctrl0_altclkctrl_uhi_component" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/altclkctrl0.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458225758928 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 inst21 " "Net \"gdfx_temp0\", which fans out to \"inst21\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst42 " "Net is fed by \"inst42\"" {  } { { "blinkelights2.bdf" "inst42" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 1848 1896 568 "inst42" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst33 " "Net is fed by \"inst33\"" {  } { { "blinkelights2.bdf" "inst33" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 608 656 568 "inst33" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst34 " "Net is fed by \"inst34\"" {  } { { "blinkelights2.bdf" "inst34" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 744 792 568 "inst34" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst35 " "Net is fed by \"inst35\"" {  } { { "blinkelights2.bdf" "inst35" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 880 928 568 "inst35" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst36 " "Net is fed by \"inst36\"" {  } { { "blinkelights2.bdf" "inst36" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 1016 1064 568 "inst36" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst37 " "Net is fed by \"inst37\"" {  } { { "blinkelights2.bdf" "inst37" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 1152 1200 568 "inst37" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst38 " "Net is fed by \"inst38\"" {  } { { "blinkelights2.bdf" "inst38" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 1288 1336 568 "inst38" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst39 " "Net is fed by \"inst39\"" {  } { { "blinkelights2.bdf" "inst39" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 1424 1472 568 "inst39" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst40 " "Net is fed by \"inst40\"" {  } { { "blinkelights2.bdf" "inst40" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 1560 1608 568 "inst40" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst41 " "Net is fed by \"inst41\"" {  } { { "blinkelights2.bdf" "inst41" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 536 1696 1744 568 "inst41" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458225759049 ""}  } { { "blinkelights2.bdf" "inst21" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA/blinkenlights2/blinkelights2.bdf" { { 456 544 608 536 "inst21" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1458225759049 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458225759342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 17 14:42:39 2016 " "Processing ended: Thu Mar 17 14:42:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458225759342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458225759342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458225759342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458225759342 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 14 s " "Quartus II Full Compilation was unsuccessful. 13 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458225760196 ""}
