// Seed: 2133880952
module module_0 #(
    parameter id_1 = 32'd51
) ();
  wire  _id_1;
  logic id_2;
  assign id_2[id_1] = -1 ^ id_2 ^ id_1 || id_1;
  assign id_1 = id_1;
  parameter id_3 = 1;
  assign id_2 = id_1;
  parameter id_4 = id_3[1];
  wire id_5;
  logic [-1 : 1 'h0] id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd59,
    parameter id_4 = 32'd36
) (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    input tri0 _id_3,
    input supply0 _id_4
);
  wire [id_4 : id_3] id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
