
*** Running vivado
    with args -log design_1_s_axi_lite_mem_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_s_axi_lite_mem_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_s_axi_lite_mem_0_0.tcl -notrace
Command: synth_design -top design_1_s_axi_lite_mem_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7049 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1299.340 ; gain = 86.996 ; free physical = 3037 ; free virtual = 13026
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_s_axi_lite_mem_0_0' [/home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ip/design_1_s_axi_lite_mem_0_0/synth/design_1_s_axi_lite_mem_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 's_axi_lite_mem' [/home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ipshared/5912/aximem_ip.srcs/sources_1/imports/zynq_aximem/s_axi_lite_mem.v:3]
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 's_axi_lite_mem' (1#1) [/home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ipshared/5912/aximem_ip.srcs/sources_1/imports/zynq_aximem/s_axi_lite_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_s_axi_lite_mem_0_0' (2#1) [/home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ip/design_1_s_axi_lite_mem_0_0/synth/design_1_s_axi_lite_mem_0_0.v:56]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design s_axi_lite_mem has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1340.879 ; gain = 128.535 ; free physical = 2955 ; free virtual = 12947
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1340.879 ; gain = 128.535 ; free physical = 2993 ; free virtual = 12985
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1683.875 ; gain = 0.000 ; free physical = 1957 ; free virtual = 11990
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1683.875 ; gain = 471.531 ; free physical = 2283 ; free virtual = 12317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1683.875 ; gain = 471.531 ; free physical = 2282 ; free virtual = 12316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1683.875 ; gain = 471.531 ; free physical = 2282 ; free virtual = 12316
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ipshared/5912/aximem_ip.srcs/sources_1/imports/zynq_aximem/s_axi_lite_mem.v:212]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1683.875 ; gain = 471.531 ; free physical = 2268 ; free virtual = 12302
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module s_axi_lite_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[20]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[19]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[18]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design design_1_s_axi_lite_mem_0_0 has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[31]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[30]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[29]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[28]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[27]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[26]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[25]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[24]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[23]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[22]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[21]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[20]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[19]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[18]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[17]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[16]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[15]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[14]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[13]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[12]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[11]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[10]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_s_axi_lite_mem_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1683.875 ; gain = 471.531 ; free physical = 2245 ; free virtual = 12280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|s_axi_lite_mem: | mem_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1683.875 ; gain = 471.531 ; free physical = 1986 ; free virtual = 12030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1683.875 ; gain = 471.531 ; free physical = 1986 ; free virtual = 12030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|s_axi_lite_mem: | mem_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.887 ; gain = 473.543 ; free physical = 1984 ; free virtual = 12028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.891 ; gain = 473.547 ; free physical = 1928 ; free virtual = 11971
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.891 ; gain = 473.547 ; free physical = 1927 ; free virtual = 11971
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.891 ; gain = 473.547 ; free physical = 1927 ; free virtual = 11970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.891 ; gain = 473.547 ; free physical = 1927 ; free virtual = 11970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.891 ; gain = 473.547 ; free physical = 1924 ; free virtual = 11967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.891 ; gain = 473.547 ; free physical = 1924 ; free virtual = 11967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |     3|
|4     |LUT4     |     2|
|5     |LUT6     |     1|
|6     |RAMB36E1 |     1|
|7     |FDRE     |    25|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    34|
|2     |  inst   |s_axi_lite_mem |    34|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.891 ; gain = 473.547 ; free physical = 1923 ; free virtual = 11966
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1685.891 ; gain = 130.551 ; free physical = 1965 ; free virtual = 12009
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1685.895 ; gain = 473.547 ; free physical = 1962 ; free virtual = 12006
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1685.895 ; gain = 498.375 ; free physical = 1933 ; free virtual = 11977
INFO: [Common 17-1381] The checkpoint '/home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.runs/design_1_s_axi_lite_mem_0_0_synth_1/design_1_s_axi_lite_mem_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.srcs/sources_1/bd/design_1/ip/design_1_s_axi_lite_mem_0_0/design_1_s_axi_lite_mem_0_0.xci
INFO: [Common 17-1381] The checkpoint '/home/zhangshuai/develop/soft_core/vivado_project/zynq_aximem/test_zynq_aximem_ip/zynq_axi_mem_ip/zynq_axi_mem_ip.runs/design_1_s_axi_lite_mem_0_0_synth_1/design_1_s_axi_lite_mem_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_s_axi_lite_mem_0_0_utilization_synth.rpt -pb design_1_s_axi_lite_mem_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1685.895 ; gain = 0.000 ; free physical = 1776 ; free virtual = 11821
INFO: [Common 17-206] Exiting Vivado at Sat Oct 20 10:10:49 2018...
