$date
	Sat Jun  7 17:35:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module poliriscv_sc_tb $end
$scope module riscv $end
$var wire 1 ! clk $end
$var wire 1 " mem2reg $end
$var wire 1 # memwrite $end
$var wire 1 $ pcsrc $end
$var wire 1 % rst $end
$var wire 1 & zero_comb $end
$var wire 1 ' regwrite $end
$var wire 32 ( pc [31:0] $end
$var wire 1 ) is_lui $end
$var wire 1 * is_jalr $end
$var wire 1 + is_jal $end
$var wire 32 , instruction [31:0] $end
$var wire 1 - branch_comb $end
$var wire 1 . alusrc $end
$var wire 4 / aluctl [3:0] $end
$var parameter 88 0 IFILE $end
$var parameter 32 1 datawords $end
$var parameter 32 2 instructions $end
$scope module control_unit0 $end
$var wire 1 . alusrc $end
$var wire 1 - branch $end
$var wire 3 3 funct3 [2:0] $end
$var wire 7 4 funct7 [6:0] $end
$var wire 1 " mem2reg $end
$var wire 1 # memwrite $end
$var wire 7 5 opcode [6:0] $end
$var wire 1 ' regwrite $end
$var wire 1 & zero $end
$var wire 1 6 is_rtype $end
$var wire 1 ) is_lui $end
$var wire 1 * is_jalr $end
$var wire 1 + is_jal $end
$var wire 1 7 is_itype $end
$var wire 1 8 is_branch $end
$var wire 4 9 aluctl [3:0] $end
$var parameter 7 : BRANCH $end
$var parameter 7 ; I_TYPE $end
$var parameter 7 < JAL $end
$var parameter 7 = JALR $end
$var parameter 7 > LUI $end
$var parameter 7 ? R_TYPE $end
$upscope $end
$scope module datapath0 $end
$var wire 4 @ aluctl [3:0] $end
$var wire 1 . alusrc $end
$var wire 1 - branch $end
$var wire 1 ! clk $end
$var wire 1 + is_jal $end
$var wire 1 * is_jalr $end
$var wire 1 ) is_lui $end
$var wire 1 " mem2reg $end
$var wire 1 # memwrite $end
$var wire 1 ' regwrite $end
$var wire 1 % rst $end
$var wire 1 & zero $end
$var wire 32 A rd2 [31:0] $end
$var wire 32 B rd1 [31:0] $end
$var wire 3 C pcsrc [2:0] $end
$var wire 32 D memout [31:0] $end
$var wire 32 E instruction [31:0] $end
$var wire 32 F imm [31:0] $end
$var wire 32 G alu_src2 [31:0] $end
$var wire 32 H alu_out [31:0] $end
$var wire 32 I WriteData [31:0] $end
$var parameter 88 J IFILE $end
$var parameter 32 K W $end
$var reg 32 L pc [31:0] $end
$scope module dm0 $end
$var wire 1 ! clk $end
$var wire 1 " memread $end
$var wire 1 # memwrite $end
$var wire 32 M data_in [31:0] $end
$var wire 32 N addr [31:0] $end
$var parameter 32 O W $end
$var reg 32 P data_out [31:0] $end
$upscope $end
$scope module ig0 $end
$var wire 7 Q opcode [6:0] $end
$var wire 32 R instruction [31:0] $end
$var reg 32 S imm_out [31:0] $end
$upscope $end
$scope module im0 $end
$var wire 1 T CS $end
$var wire 1 U OE $end
$var wire 32 V addr [31:0] $end
$var wire 1 ' regwrite $end
$var wire 32 W word_addr [31:0] $end
$var parameter 88 X IFILE $end
$var parameter 32 Y W $end
$var reg 32 Z out [31:0] $end
$var integer 32 [ i [31:0] $end
$upscope $end
$scope module rf0 $end
$var wire 5 \ Read1 [4:0] $end
$var wire 5 ] Read2 [4:0] $end
$var wire 1 ' RegWrite $end
$var wire 32 ^ WriteData [31:0] $end
$var wire 5 _ WriteReg [4:0] $end
$var wire 1 ! clk $end
$var wire 32 ` Data2 [31:0] $end
$var wire 32 a Data1 [31:0] $end
$var parameter 32 b W $end
$var integer 32 c i [31:0] $end
$upscope $end
$scope module ula0 $end
$var wire 32 d A [31:0] $end
$var wire 4 e ALUctl [3:0] $end
$var wire 32 f B [31:0] $end
$var wire 1 g rst $end
$var wire 1 & zero $end
$var wire 32 h ALUout [31:0] $end
$var parameter 32 i W $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 i
b100000 b
b100000 Y
b111001001101111011011010101111101101000011001010111100000101110011011010110010101101101 X
b100000 O
b100000 K
b111001001101111011011010101111101101000011001010111100000101110011011010110010101101101 J
b110011 ?
b110111 >
b1100111 =
b1101111 <
b10011 ;
b1100011 :
b100000000 2
b10000000000 1
b111001001101111011011010101111101101000011001010111100000101110011011010110010101101101 0
$end
#0
$dumpvars
b11101101110010111011000000000000 h
zg
b10010001101000101000000000000 f
b110 e
b0 d
b100000 c
b0 a
b0 `
b101 _
b10010001101000101000000000000 ^
b11 ]
b1000 \
b10000000000 [
b10010001101000101001010110111 Z
b0 W
b0 V
1U
1T
b10010001101000101000000000000 S
b10010001101000101001010110111 R
b110111 Q
bx P
b11101101110010111011000000000000 N
b0 M
b0 L
b10010001101000101000000000000 I
b11101101110010111011000000000000 H
b10010001101000101000000000000 G
b10010001101000101000000000000 F
b10010001101000101001010110111 E
bx D
b100 C
b0 B
b0 A
b110 @
b110 9
08
07
06
b110111 5
b1001 4
b101 3
b110 /
1.
0-
b10010001101000101001010110111 ,
0+
0*
1)
b0 (
1'
0&
1%
z$
0#
0"
0!
$end
#5000
1!
#10000
0!
0%
#15000
1&
b0 H
b0 N
b0 h
b10 C
b10 /
b10 9
b10 @
b10 e
1'
0.
b1000 I
b1000 ^
b0 G
b0 f
b1101111 Q
b110 _
b10000 ]
b0 \
b0 4
b0 3
1+
0)
b1101111 5
b10000 F
b10000 S
b1000000000000001101101111 ,
b1000000000000001101101111 E
b1000000000000001101101111 R
b1000000000000001101101111 Z
b1 W
b100 (
b100 L
b100 V
1!
#20000
0!
#25000
0&
b10010001101000101000000000000 H
b10010001101000101000000000000 N
b10010001101000101000000000000 h
1'
1.
b0 C
b10010001101000101000000000000 B
b10010001101000101000000000000 a
b10010001101000101000000000000 d
b10010001101000101000000000000 I
b10010001101000101000000000000 ^
b10011 Q
b10 _
b0 ]
b101 \
17
0+
b10011 5
b0 F
b0 S
b101000000100010011 ,
b101000000100010011 E
b101000000100010011 R
b101000000100010011 Z
b101 W
b10100 (
b10100 L
b10100 V
1!
#30000
0!
#35000
b1000 H
b1000 N
b1000 h
b11100 I
b11100 ^
b11 C
b110 /
b110 9
b110 @
b110 e
b1000 B
b1000 a
b1000 d
b1100111 Q
b11 _
b110 \
07
1*
b1100111 5
b110000000111100111 ,
b110000000111100111 E
b110000000111100111 R
b110000000111100111 Z
b110 W
b11000 (
b11000 L
b11000 V
1!
#40000
0!
#45000
b1 H
b1 N
b1 h
b0 C
b10 /
b10 9
b10 @
b10 e
1'
b0 B
b0 a
b0 d
b1 G
b1 f
b1 I
b1 ^
b10011 Q
b111 _
b1 ]
b0 \
17
0*
b10011 5
b1 F
b1 S
b100000000001110010011 ,
b100000000001110010011 E
b100000000001110010011 R
b100000000001110010011 Z
b10 W
b1000 (
b1000 L
b1000 V
1!
#50000
0!
#55000
b10 I
b10 ^
b10 H
b10 N
b10 h
b10010001101000101000000000000 A
b10010001101000101000000000000 M
b10010001101000101000000000000 `
b10 G
b10 f
b10 ]
b10 F
b10 S
b1000000000001110010011 ,
b1000000000001110010011 E
b1000000000001110010011 R
b1000000000001110010011 Z
b11 W
b1100 (
b1100 L
b1100 V
1!
#60000
0!
#65000
1&
b0 H
b0 N
b0 h
b10100 I
b10100 ^
0.
b10 C
b0 A
b0 M
b0 `
b0 G
b0 f
b1101111 Q
b0 _
b10000 ]
07
1+
b1101111 5
b10000 F
b10000 S
b1000000000000000001101111 ,
b1000000000000000001101111 E
b1000000000000000001101111 R
b1000000000000000001101111 Z
b100 W
b10000 (
b10000 L
b10000 V
1!
#70000
0!
#75000
b100100 I
b100100 ^
b0 ]
b0 F
b0 S
b1101111 ,
b1101111 E
b1101111 R
b1101111 Z
b1000 W
b100000 (
b100000 L
b100000 V
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
#105000
1!
#110000
0!
#115000
1!
#120000
0!
#125000
1!
#130000
0!
#135000
1!
#140000
0!
#145000
1!
#150000
0!
#155000
1!
#160000
0!
#165000
1!
#170000
0!
#175000
1!
#180000
0!
#185000
1!
#190000
0!
#195000
1!
#200000
0!
#205000
1!
#210000
0!
#215000
1!
#220000
0!
#225000
1!
#230000
0!
#235000
1!
#240000
0!
#245000
1!
#250000
0!
#255000
1!
#260000
0!
#265000
1!
#270000
0!
#275000
1!
#280000
0!
#285000
1!
#290000
0!
#295000
1!
#300000
0!
#305000
1!
#310000
0!
#315000
1!
#320000
0!
#325000
1!
#330000
0!
#335000
1!
#340000
0!
#345000
1!
#350000
0!
#355000
1!
#360000
0!
#365000
1!
#370000
0!
#375000
1!
#380000
0!
#385000
1!
#390000
0!
#395000
1!
#400000
0!
#405000
1!
#410000
0!
#415000
1!
#420000
0!
#425000
1!
#430000
0!
#435000
1!
#440000
0!
#445000
1!
#450000
0!
#455000
1!
#460000
0!
#465000
1!
#470000
0!
#475000
1!
#480000
0!
#485000
1!
#490000
0!
#495000
1!
#500000
0!
#505000
1!
#510000
0!
#515000
1!
#520000
0!
#525000
1!
#530000
0!
#535000
1!
#540000
0!
#545000
1!
#550000
0!
#555000
1!
#560000
0!
#565000
1!
#570000
0!
#575000
1!
#580000
0!
#585000
1!
#590000
0!
#595000
1!
#600000
0!
#605000
1!
#610000
0!
#615000
1!
#620000
0!
#625000
1!
#630000
0!
#635000
1!
#640000
0!
#645000
1!
#650000
0!
#655000
1!
#660000
0!
#665000
1!
#670000
0!
#675000
1!
#680000
0!
#685000
1!
#690000
0!
#695000
1!
#700000
0!
#705000
1!
#710000
0!
#715000
1!
#720000
0!
#725000
1!
#730000
0!
#735000
1!
#740000
0!
#745000
1!
#750000
0!
#755000
1!
#760000
0!
#765000
1!
#770000
0!
#775000
1!
#780000
0!
#785000
1!
#790000
0!
#795000
1!
#800000
0!
#805000
1!
#810000
0!
#815000
1!
#820000
0!
#825000
1!
#830000
0!
#835000
1!
#840000
0!
#845000
1!
#850000
0!
#855000
1!
#860000
0!
#865000
1!
#870000
0!
#875000
1!
#880000
0!
#885000
1!
#890000
0!
#895000
1!
#900000
0!
#905000
1!
#910000
0!
#915000
1!
#920000
0!
#925000
1!
#930000
0!
#935000
1!
#940000
0!
#945000
1!
#950000
0!
#955000
1!
#960000
0!
#965000
1!
#970000
0!
#975000
1!
#980000
0!
#985000
1!
#990000
0!
#995000
1!
#1000000
0!
#1005000
1!
#1010000
0!
