<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : DRAM Timings 1 Register - dramtiming1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : DRAM Timings 1 Register - dramtiming1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register implements JEDEC standardized timing parameters. It should be programmed in clock cycles, for the value specified by the memory vendor.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[3:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">CAS Write Latency</a> </td></tr>
<tr>
<td align="left">[8:4] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">Additive Latency</a> </td></tr>
<tr>
<td align="left">[13:9] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">CAS Read Latency</a> </td></tr>
<tr>
<td align="left">[17:14] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">Activate to Activate Delay</a> </td></tr>
<tr>
<td align="left">[23:18] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">Four Activate Window Time</a> </td></tr>
<tr>
<td align="left">[31:24] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">Refresh Cycle Time</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CAS Write Latency - tcwl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp57f002f3ec69e82268b472e6a1f7df1d"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING1_TCWL"></a></p>
<p>Memory write latency.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5214b945da775b4bb8a8ffbc1dc3b360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga5214b945da775b4bb8a8ffbc1dc3b360">ALT_SDR_CTL_DRAMTIMING1_TCWL_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5214b945da775b4bb8a8ffbc1dc3b360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812bce13c1f3f526b8a549aa8be2cc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga812bce13c1f3f526b8a549aa8be2cc98">ALT_SDR_CTL_DRAMTIMING1_TCWL_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga812bce13c1f3f526b8a549aa8be2cc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf756c8331ed3a2c902f0c93ccf188a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gabdf756c8331ed3a2c902f0c93ccf188a">ALT_SDR_CTL_DRAMTIMING1_TCWL_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabdf756c8331ed3a2c902f0c93ccf188a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5e0c0464c867a5abbd118d56fe6312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga1c5e0c0464c867a5abbd118d56fe6312">ALT_SDR_CTL_DRAMTIMING1_TCWL_SET_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:ga1c5e0c0464c867a5abbd118d56fe6312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb7370202c4562be9cc2a88d23e6937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gabcb7370202c4562be9cc2a88d23e6937">ALT_SDR_CTL_DRAMTIMING1_TCWL_CLR_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:gabcb7370202c4562be9cc2a88d23e6937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9731dd40ddc7f6a55728d327650b41eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga9731dd40ddc7f6a55728d327650b41eb">ALT_SDR_CTL_DRAMTIMING1_TCWL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9731dd40ddc7f6a55728d327650b41eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491449a42fd84bb93d17a2713d0a69ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga491449a42fd84bb93d17a2713d0a69ec">ALT_SDR_CTL_DRAMTIMING1_TCWL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga491449a42fd84bb93d17a2713d0a69ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2070e5095e42202371b08b4ff889b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gad2070e5095e42202371b08b4ff889b37">ALT_SDR_CTL_DRAMTIMING1_TCWL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td></tr>
<tr class="separator:gad2070e5095e42202371b08b4ff889b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Additive Latency - tal </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd4a94b571f5a8c8393da1f3d4a118481"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING1_TAL"></a></p>
<p>Memory additive latency.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae01f3afa0a063156be3ce66201dc4551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gae01f3afa0a063156be3ce66201dc4551">ALT_SDR_CTL_DRAMTIMING1_TAL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae01f3afa0a063156be3ce66201dc4551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a41a5f00e2bab81b06743e29f0dbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga05a41a5f00e2bab81b06743e29f0dbfc">ALT_SDR_CTL_DRAMTIMING1_TAL_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga05a41a5f00e2bab81b06743e29f0dbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1d7326b6936b0eaa50d8c454fab80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga5f1d7326b6936b0eaa50d8c454fab80b">ALT_SDR_CTL_DRAMTIMING1_TAL_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5f1d7326b6936b0eaa50d8c454fab80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126c6299efbea5669826524a045c6b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga126c6299efbea5669826524a045c6b5c">ALT_SDR_CTL_DRAMTIMING1_TAL_SET_MSK</a>&#160;&#160;&#160;0x000001f0</td></tr>
<tr class="separator:ga126c6299efbea5669826524a045c6b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d1575d8a1bc6deb5ec25f69b4b6107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga45d1575d8a1bc6deb5ec25f69b4b6107">ALT_SDR_CTL_DRAMTIMING1_TAL_CLR_MSK</a>&#160;&#160;&#160;0xfffffe0f</td></tr>
<tr class="separator:ga45d1575d8a1bc6deb5ec25f69b4b6107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c4071300a89b60f07512b47594d4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gac3c4071300a89b60f07512b47594d4e6">ALT_SDR_CTL_DRAMTIMING1_TAL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac3c4071300a89b60f07512b47594d4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef9de525eb0782c14fe581694c40da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga7ef9de525eb0782c14fe581694c40da4">ALT_SDR_CTL_DRAMTIMING1_TAL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000001f0) &gt;&gt; 4)</td></tr>
<tr class="separator:ga7ef9de525eb0782c14fe581694c40da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eff8d21c19dd0df4cfa169482177511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga3eff8d21c19dd0df4cfa169482177511">ALT_SDR_CTL_DRAMTIMING1_TAL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000001f0)</td></tr>
<tr class="separator:ga3eff8d21c19dd0df4cfa169482177511"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CAS Read Latency - tcl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp696005eca7804b44b892fdfa3cc30b6e"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING1_TCL"></a></p>
<p>Memory read latency.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2a9dda35dbb62efe6915da7db2014e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga2a9dda35dbb62efe6915da7db2014e7b">ALT_SDR_CTL_DRAMTIMING1_TCL_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga2a9dda35dbb62efe6915da7db2014e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83326284ac85a74f9cb0760d60548089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga83326284ac85a74f9cb0760d60548089">ALT_SDR_CTL_DRAMTIMING1_TCL_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga83326284ac85a74f9cb0760d60548089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfec31399a8d93b7bcc2f81865df495b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gacfec31399a8d93b7bcc2f81865df495b">ALT_SDR_CTL_DRAMTIMING1_TCL_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gacfec31399a8d93b7bcc2f81865df495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb9c9cdc395e72bf2533b7523334ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga3eb9c9cdc395e72bf2533b7523334ee8">ALT_SDR_CTL_DRAMTIMING1_TCL_SET_MSK</a>&#160;&#160;&#160;0x00003e00</td></tr>
<tr class="separator:ga3eb9c9cdc395e72bf2533b7523334ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f46c8ec5664f14ce6636ba6f996e335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga4f46c8ec5664f14ce6636ba6f996e335">ALT_SDR_CTL_DRAMTIMING1_TCL_CLR_MSK</a>&#160;&#160;&#160;0xffffc1ff</td></tr>
<tr class="separator:ga4f46c8ec5664f14ce6636ba6f996e335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe51a693486496251085d4a53710bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gaefe51a693486496251085d4a53710bee">ALT_SDR_CTL_DRAMTIMING1_TCL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaefe51a693486496251085d4a53710bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740b8e5b5036f85c353fbe080cbbeb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga740b8e5b5036f85c353fbe080cbbeb59">ALT_SDR_CTL_DRAMTIMING1_TCL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003e00) &gt;&gt; 9)</td></tr>
<tr class="separator:ga740b8e5b5036f85c353fbe080cbbeb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa953e463cc9b8d031143844bf83635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga3fa953e463cc9b8d031143844bf83635">ALT_SDR_CTL_DRAMTIMING1_TCL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00003e00)</td></tr>
<tr class="separator:ga3fa953e463cc9b8d031143844bf83635"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Activate to Activate Delay - trrd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe968b302f6fb903ed5db8e1d8bee392f"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING1_TRRD"></a></p>
<p>The activate to activate, different banks timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga91950ecbd0b6a413dcd1b8cd6a7aa98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga91950ecbd0b6a413dcd1b8cd6a7aa98c">ALT_SDR_CTL_DRAMTIMING1_TRRD_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga91950ecbd0b6a413dcd1b8cd6a7aa98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8ed17ed3d9a92dc517dbcd2fb40370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gade8ed17ed3d9a92dc517dbcd2fb40370">ALT_SDR_CTL_DRAMTIMING1_TRRD_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gade8ed17ed3d9a92dc517dbcd2fb40370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3a0f27d11f72df7807ea70cdf4f9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga0b3a0f27d11f72df7807ea70cdf4f9ee">ALT_SDR_CTL_DRAMTIMING1_TRRD_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0b3a0f27d11f72df7807ea70cdf4f9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82c0af3d62a9d7c779d4017a481554f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gaa82c0af3d62a9d7c779d4017a481554f">ALT_SDR_CTL_DRAMTIMING1_TRRD_SET_MSK</a>&#160;&#160;&#160;0x0003c000</td></tr>
<tr class="separator:gaa82c0af3d62a9d7c779d4017a481554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914bf3cd19ba8e105db30b718db9e229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga914bf3cd19ba8e105db30b718db9e229">ALT_SDR_CTL_DRAMTIMING1_TRRD_CLR_MSK</a>&#160;&#160;&#160;0xfffc3fff</td></tr>
<tr class="separator:ga914bf3cd19ba8e105db30b718db9e229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f1382d0a0e1b79d4820bd6ae317d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga96f1382d0a0e1b79d4820bd6ae317d7e">ALT_SDR_CTL_DRAMTIMING1_TRRD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga96f1382d0a0e1b79d4820bd6ae317d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f386f928055a90e99378ef3c4ad3e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga9f386f928055a90e99378ef3c4ad3e52">ALT_SDR_CTL_DRAMTIMING1_TRRD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0003c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga9f386f928055a90e99378ef3c4ad3e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1973642441b55636d19a1cf8fb53117c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga1973642441b55636d19a1cf8fb53117c">ALT_SDR_CTL_DRAMTIMING1_TRRD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0003c000)</td></tr>
<tr class="separator:ga1973642441b55636d19a1cf8fb53117c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Four Activate Window Time - tfaw </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp31b083fdcf71d3fe3a26519aa41dd97d"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING1_TFAW"></a></p>
<p>The four-activate window timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7c8300b9e2e79346713bc02e3fa7b3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga7c8300b9e2e79346713bc02e3fa7b3f0">ALT_SDR_CTL_DRAMTIMING1_TFAW_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga7c8300b9e2e79346713bc02e3fa7b3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424970c3f0d976f3001d2dc849a42592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga424970c3f0d976f3001d2dc849a42592">ALT_SDR_CTL_DRAMTIMING1_TFAW_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga424970c3f0d976f3001d2dc849a42592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24c1fc88a8482d8bf9f7dc8b1dc7279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gab24c1fc88a8482d8bf9f7dc8b1dc7279">ALT_SDR_CTL_DRAMTIMING1_TFAW_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab24c1fc88a8482d8bf9f7dc8b1dc7279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab0ed3390cad935911e9b71aeb262fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga5ab0ed3390cad935911e9b71aeb262fb">ALT_SDR_CTL_DRAMTIMING1_TFAW_SET_MSK</a>&#160;&#160;&#160;0x00fc0000</td></tr>
<tr class="separator:ga5ab0ed3390cad935911e9b71aeb262fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a5463d1901869e2595133814a0c4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gaa8a5463d1901869e2595133814a0c4e2">ALT_SDR_CTL_DRAMTIMING1_TFAW_CLR_MSK</a>&#160;&#160;&#160;0xff03ffff</td></tr>
<tr class="separator:gaa8a5463d1901869e2595133814a0c4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9483cd2cb723ad59ba1851228f6678a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga9483cd2cb723ad59ba1851228f6678a9">ALT_SDR_CTL_DRAMTIMING1_TFAW_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9483cd2cb723ad59ba1851228f6678a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba54603c75fc33ff4fa4f225a5217ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga0ba54603c75fc33ff4fa4f225a5217ea">ALT_SDR_CTL_DRAMTIMING1_TFAW_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga0ba54603c75fc33ff4fa4f225a5217ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d1d18ccf24363ef2890120bfe39b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gac4d1d18ccf24363ef2890120bfe39b44">ALT_SDR_CTL_DRAMTIMING1_TFAW_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td></tr>
<tr class="separator:gac4d1d18ccf24363ef2890120bfe39b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Refresh Cycle Time - trfc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp250893e25cec8bae456db1b858ab238f"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING1_TRFC"></a></p>
<p>The refresh cycle timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9702adb867bfe309094a59ce6af4036f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga9702adb867bfe309094a59ce6af4036f">ALT_SDR_CTL_DRAMTIMING1_TRFC_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga9702adb867bfe309094a59ce6af4036f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337a12a2dcb416ea83c65a05aaf61ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga337a12a2dcb416ea83c65a05aaf61ab6">ALT_SDR_CTL_DRAMTIMING1_TRFC_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga337a12a2dcb416ea83c65a05aaf61ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7900dd455521dce58229e41ca4b218b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gac7900dd455521dce58229e41ca4b218b">ALT_SDR_CTL_DRAMTIMING1_TRFC_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac7900dd455521dce58229e41ca4b218b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ab310351b184b89067928a570e8ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga57ab310351b184b89067928a570e8ff2">ALT_SDR_CTL_DRAMTIMING1_TRFC_SET_MSK</a>&#160;&#160;&#160;0xff000000</td></tr>
<tr class="separator:ga57ab310351b184b89067928a570e8ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d4483c19c18c87cb033145901dcb16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga88d4483c19c18c87cb033145901dcb16">ALT_SDR_CTL_DRAMTIMING1_TRFC_CLR_MSK</a>&#160;&#160;&#160;0x00ffffff</td></tr>
<tr class="separator:ga88d4483c19c18c87cb033145901dcb16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb988964d4caa4782a460c4c5961148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gaadb988964d4caa4782a460c4c5961148">ALT_SDR_CTL_DRAMTIMING1_TRFC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaadb988964d4caa4782a460c4c5961148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a76bda2e08ffa98dd14d95507774e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ga3a76bda2e08ffa98dd14d95507774e03">ALT_SDR_CTL_DRAMTIMING1_TRFC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga3a76bda2e08ffa98dd14d95507774e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67ef43fb64f368d09aa9ed238b3e51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gab67ef43fb64f368d09aa9ed238b3e51e">ALT_SDR_CTL_DRAMTIMING1_TRFC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td></tr>
<tr class="separator:gab67ef43fb64f368d09aa9ed238b3e51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1__s">ALT_SDR_CTL_DRAMTIMING1_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf2a503d6a2b4f335be07a6ac66e8c07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gaf2a503d6a2b4f335be07a6ac66e8c07a">ALT_SDR_CTL_DRAMTIMING1_OFST</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gaf2a503d6a2b4f335be07a6ac66e8c07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab16f2c434ed9c716ee9cfe2e21a973dd"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1__s">ALT_SDR_CTL_DRAMTIMING1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gab16f2c434ed9c716ee9cfe2e21a973dd">ALT_SDR_CTL_DRAMTIMING1_t</a></td></tr>
<tr class="separator:gab16f2c434ed9c716ee9cfe2e21a973dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1__s" id="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_DRAMTIMING1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html">ALT_SDR_CTL_DRAMTIMING1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9e5b921a32e351b0f6303e2183b8d6df"></a>uint32_t</td>
<td class="fieldname">
tcwl: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">CAS Write Latency</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a61699bc6df9cd96e0b8468f13a86f37f"></a>uint32_t</td>
<td class="fieldname">
tal: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">Additive Latency</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a85b5ec79c1bfc801e690f8fe92d6f911"></a>uint32_t</td>
<td class="fieldname">
tcl: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">CAS Read Latency</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a141339317030e33e5e1f3008b94460ac"></a>uint32_t</td>
<td class="fieldname">
trrd: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">Activate to Activate Delay</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7e0e52ff93e766785db0ddc81b093829"></a>uint32_t</td>
<td class="fieldname">
tfaw: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">Four Activate Window Time</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae4c2c89875c47f45ad84891700cc0888"></a>uint32_t</td>
<td class="fieldname">
trfc: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">Refresh Cycle Time</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga5214b945da775b4bb8a8ffbc1dc3b360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga812bce13c1f3f526b8a549aa8be2cc98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabdf756c8331ed3a2c902f0c93ccf188a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c5e0c0464c867a5abbd118d56fe6312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_SET_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabcb7370202c4562be9cc2a88d23e6937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_CLR_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9731dd40ddc7f6a55728d327650b41eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga491449a42fd84bb93d17a2713d0a69ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad2070e5095e42202371b08b4ff889b37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCWL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCWL">ALT_SDR_CTL_DRAMTIMING1_TCWL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae01f3afa0a063156be3ce66201dc4551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05a41a5f00e2bab81b06743e29f0dbfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f1d7326b6936b0eaa50d8c454fab80b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga126c6299efbea5669826524a045c6b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_SET_MSK&#160;&#160;&#160;0x000001f0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45d1575d8a1bc6deb5ec25f69b4b6107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_CLR_MSK&#160;&#160;&#160;0xfffffe0f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac3c4071300a89b60f07512b47594d4e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga7ef9de525eb0782c14fe581694c40da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000001f0) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3eff8d21c19dd0df4cfa169482177511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TAL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000001f0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TAL">ALT_SDR_CTL_DRAMTIMING1_TAL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2a9dda35dbb62efe6915da7db2014e7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83326284ac85a74f9cb0760d60548089"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfec31399a8d93b7bcc2f81865df495b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3eb9c9cdc395e72bf2533b7523334ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_SET_MSK&#160;&#160;&#160;0x00003e00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4f46c8ec5664f14ce6636ba6f996e335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_CLR_MSK&#160;&#160;&#160;0xffffc1ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaefe51a693486496251085d4a53710bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga740b8e5b5036f85c353fbe080cbbeb59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003e00) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3fa953e463cc9b8d031143844bf83635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TCL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00003e00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TCL">ALT_SDR_CTL_DRAMTIMING1_TCL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga91950ecbd0b6a413dcd1b8cd6a7aa98c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade8ed17ed3d9a92dc517dbcd2fb40370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b3a0f27d11f72df7807ea70cdf4f9ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa82c0af3d62a9d7c779d4017a481554f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_SET_MSK&#160;&#160;&#160;0x0003c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga914bf3cd19ba8e105db30b718db9e229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_CLR_MSK&#160;&#160;&#160;0xfffc3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga96f1382d0a0e1b79d4820bd6ae317d7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga9f386f928055a90e99378ef3c4ad3e52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0003c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1973642441b55636d19a1cf8fb53117c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRRD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0003c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRRD">ALT_SDR_CTL_DRAMTIMING1_TRRD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7c8300b9e2e79346713bc02e3fa7b3f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga424970c3f0d976f3001d2dc849a42592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab24c1fc88a8482d8bf9f7dc8b1dc7279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5ab0ed3390cad935911e9b71aeb262fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_SET_MSK&#160;&#160;&#160;0x00fc0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa8a5463d1901869e2595133814a0c4e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_CLR_MSK&#160;&#160;&#160;0xff03ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9483cd2cb723ad59ba1851228f6678a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga0ba54603c75fc33ff4fa4f225a5217ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac4d1d18ccf24363ef2890120bfe39b44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TFAW_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TFAW">ALT_SDR_CTL_DRAMTIMING1_TFAW</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9702adb867bfe309094a59ce6af4036f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga337a12a2dcb416ea83c65a05aaf61ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac7900dd455521dce58229e41ca4b218b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga57ab310351b184b89067928a570e8ff2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_SET_MSK&#160;&#160;&#160;0xff000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga88d4483c19c18c87cb033145901dcb16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_CLR_MSK&#160;&#160;&#160;0x00ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaadb988964d4caa4782a460c4c5961148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga3a76bda2e08ffa98dd14d95507774e03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab67ef43fb64f368d09aa9ed238b3e51e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_TRFC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#ALT_SDR_CTL_DRAMTIMING1_TRFC">ALT_SDR_CTL_DRAMTIMING1_TRFC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf2a503d6a2b4f335be07a6ac66e8c07a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING1_OFST&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html">ALT_SDR_CTL_DRAMTIMING1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gab16f2c434ed9c716ee9cfe2e21a973dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1__s">ALT_SDR_CTL_DRAMTIMING1_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html#gab16f2c434ed9c716ee9cfe2e21a973dd">ALT_SDR_CTL_DRAMTIMING1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html">ALT_SDR_CTL_DRAMTIMING1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
