{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "fyp_max10_tse_sys.qsys fyp_max10_tse_sys.BAK.qsys " "Backing up file \"fyp_max10_tse_sys.qsys\" to \"fyp_max10_tse_sys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1547653511441 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v fyp_max10_tse_sys.BAK.v " "Backing up file \"fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v\" to \"fyp_max10_tse_sys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1547653511504 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys fyp_max10_tse_sys.qsys " "Started upgrading IP component Qsys with file \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1547653511504 ""}
{ "Info" "" "" "2019.01.16.15:45:24 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.01.16.15:45:24 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1547653524372 ""}
{ "Info" "" "" "2019.01.16.15:45:24 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.01.16.15:45:24 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1547653524397 ""}
{ "Info" "fyp_max10_tse_sys_generation.rpt" "" "2019.01.16.15:45:34 Info: Saving generation log to C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys" {  } {  } 0 0 "2019.01.16.15:45:34 Info: Saving generation log to C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys" 0 0 "Shell" 0 -1 1547653534954 ""}
{ "Info" "" "" "2019.01.16.15:45:34 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.01.16.15:45:34 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1547653534955 ""}
{ "Info" "" "" "2019.01.16.15:45:34 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2019.01.16.15:45:34 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1547653534961 ""}
{ "Info" "fyp_max10_tse_sys.qsys" "" "2019.01.16.15:45:35 Info: Loading fyp_max10_tse" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Loading fyp_max10_tse" 0 0 "Shell" 0 -1 1547653535048 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Reading input file" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Reading input file" 0 0 "Shell" 0 -1 1547653535330 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding clk_100 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding clk_100 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1547653535333 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module clk_100" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module clk_100" 0 0 "Shell" 0 -1 1547653535334 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding clk_125 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding clk_125 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1547653535334 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module clk_125" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module clk_125" 0 0 "Shell" 0 -1 1547653535335 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding eth_tse_0 \[altera_eth_tse 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding eth_tse_0 \[altera_eth_tse 18.1\]" 0 0 "Shell" 0 -1 1547653535336 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module eth_tse_0" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module eth_tse_0" 0 0 "Shell" 0 -1 1547653535359 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1547653535360 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1547653535361 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding master_0 \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1547653535361 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module master_0" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module master_0" 0 0 "Shell" 0 -1 1547653535362 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1547653535362 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1547653535363 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding onchip_flash_0 \[altera_onchip_flash 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding onchip_flash_0 \[altera_onchip_flash 18.1\]" 0 0 "Shell" 0 -1 1547653535366 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1547653535366 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1547653535367 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1547653535368 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Building connections" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Building connections" 0 0 "Shell" 0 -1 1547653535369 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1547653535372 ""}
{ "Info" "" "" "2019.01.16.15:45:35 Info: Validating" {  } {  } 0 0 "2019.01.16.15:45:35 Info: Validating" 0 0 "Shell" 0 -1 1547653535373 ""}
{ "Info" "" "" "2019.01.16.15:45:36 Info: Done reading input file" {  } {  } 0 0 "2019.01.16.15:45:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1547653536566 ""}
{ "Info" "" "" "2019.01.16.15:45:38 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.16.15:45:38 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1547653538262 ""}
{ "Info" "" "" "2019.01.16.15:45:38 Info: fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for SIM_VERILOG" {  } {  } 0 0 "2019.01.16.15:45:38 Info: fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1547653538768 ""}
{ "Info" "" "" "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1547653541823 ""}
{ "Info" "" "" "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 0 "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" 0 0 "Shell" 0 -1 1547653541898 ""}
{ "Info" "" "" "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_003.sink1" {  } {  } 0 0 "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_003.sink1" 0 0 "Shell" 0 -1 1547653541902 ""}
{ "Info" "" "" "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1547653541906 ""}
{ "Info" "" "" "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 0 "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" 0 0 "Shell" 0 -1 1547653541910 ""}
{ "Info" "" "" "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1547653541915 ""}
{ "Info" "" "" "2019.01.16.15:45:46 Info: eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\"" {  } {  } 0 0 "2019.01.16.15:45:46 Info: eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\"" 0 0 "Shell" 0 -1 1547653546716 ""}
{ "Info" "" "" "2019.01.16.15:45:46 Info: jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 0 "2019.01.16.15:45:46 Info: jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" 0 0 "Shell" 0 -1 1547653546802 ""}
{ "Info" "  ]" "" "2019.01.16.15:45:46 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2019.01.16.15:45:46 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1547653546803 ""}
{ "Info" "" "" "2019.01.16.15:45:49 Info: jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 0 "2019.01.16.15:45:49 Info: jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" 0 0 "Shell" 0 -1 1547653549377 ""}
{ "Info" "" "" "2019.01.16.15:45:49 Info: jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2019.01.16.15:45:49 Info: jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1547653549392 ""}
{ "Info" "" "" "2019.01.16.15:45:50 Info: master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 0 "2019.01.16.15:45:50 Info: master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\"" 0 0 "Shell" 0 -1 1547653550080 ""}
{ "Info" "" "" "2019.01.16.15:45:50 Info: nios2_gen2_0: \"fyp_max10_tse_sys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2019.01.16.15:45:50 Info: nios2_gen2_0: \"fyp_max10_tse_sys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1547653550721 ""}
{ "Info" "" "" "2019.01.16.15:45:50 Info: onchip_flash_0: \"fyp_max10_tse_sys\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 0 "2019.01.16.15:45:50 Info: onchip_flash_0: \"fyp_max10_tse_sys\" instantiated altera_onchip_flash \"onchip_flash_0\"" 0 0 "Shell" 0 -1 1547653550786 ""}
{ "Info" "" "" "2019.01.16.15:45:50 Info: onchip_memory2_0: Starting RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.01.16.15:45:50 Info: onchip_memory2_0: Starting RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1547653550849 ""}
{ "Info" "  ]" "" "2019.01.16.15:45:50 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=fyp_max10_tse_sys_onchip_memory2_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen//fyp_max10_tse_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2019.01.16.15:45:50 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=fyp_max10_tse_sys_onchip_memory2_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen//fyp_max10_tse_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1547653550849 ""}
{ "Info" "" "" "2019.01.16.15:45:51 Info: onchip_memory2_0: Done RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.01.16.15:45:51 Info: onchip_memory2_0: Done RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1547653551326 ""}
{ "Info" "" "" "2019.01.16.15:45:51 Info: onchip_memory2_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.01.16.15:45:51 Info: onchip_memory2_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1547653551330 ""}
{ "Info" "" "" "2019.01.16.15:45:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:45:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653555161 ""}
{ "Info" "" "" "2019.01.16.15:45:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:45:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653555494 ""}
{ "Info" "" "" "2019.01.16.15:45:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:45:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653555813 ""}
{ "Info" "" "" "2019.01.16.15:45:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:45:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653556158 ""}
{ "Info" "" "" "2019.01.16.15:45:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:45:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653556487 ""}
{ "Info" "" "" "2019.01.16.15:45:56 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:45:56 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653556822 ""}
{ "Info" "" "" "2019.01.16.15:45:59 Info: mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.01.16.15:45:59 Info: mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1547653559324 ""}
{ "Info" "" "" "2019.01.16.15:45:59 Info: irq_mapper: \"fyp_max10_tse_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.01.16.15:45:59 Info: irq_mapper: \"fyp_max10_tse_sys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1547653559375 ""}
{ "Info" "" "" "2019.01.16.15:45:59 Info: rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.01.16.15:45:59 Info: rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1547653559422 ""}
{ "Info" "" "" "2019.01.16.15:46:01 Info: i_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 0 "2019.01.16.15:46:01 Info: i_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\"" 0 0 "Shell" 0 -1 1547653561810 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\"" 0 0 "Shell" 0 -1 1547653563015 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1547653563125 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2019.01.16.15:46:03 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:03 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653563141 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1547653563203 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1547653563235 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: b2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: b2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1547653563281 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: p2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: p2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1547653563313 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1547653563328 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: b2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: b2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1547653563362 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: p2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.01.16.15:46:03 Info: p2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1547653563362 ""}
{ "Info" "" "" "2019.01.16.15:46:03 Info: cpu: Starting RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.01.16.15:46:03 Info: cpu: Starting RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1547653563425 ""}
{ "Info" "  ]" "" "2019.01.16.15:46:03 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=fyp_max10_tse_sys_nios2_gen2_0_cpu --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen//fyp_max10_tse_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen" {  } {  } 0 0 "2019.01.16.15:46:03 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=fyp_max10_tse_sys_nios2_gen2_0_cpu --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen//fyp_max10_tse_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen" 0 0 "Shell" 0 -1 1547653563425 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:05 (*) Starting Nios II generation" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:05 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:05 (*)   Checking for plaintext license." {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:05 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Plaintext license not found." {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "e." "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Creating all objects for CPU" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "fyp_max10_tse_sys_nios2_gen2_0_cpu_nios2_waves.do'" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Creating 'C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen/" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Creating 'C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen/" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Creating plain-text RTL" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:09 (*) Done Nios II generation" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:09 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: Done RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: Done RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1547653569511 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1547653569542 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1547653569610 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1547653569625 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1547653569692 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1547653569713 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1547653569760 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1547653569791 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1547653569807 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1547653569823 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1547653569855 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1547653569859 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1547653569890 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1547653569906 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1547653569922 ""}
{ "Info" "" "" "2019.01.16.15:46:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.16.15:46:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1547653569968 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1547653570015 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653570023 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1547653570023 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1547653570039 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1547653570055 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1547653570103 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653570114 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1547653570133 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653570143 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1547653570159 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653570168 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1547653570249 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653570249 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653570249 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" {  } {  } 0 0 "2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules" 0 0 "Shell" 0 -1 1547653570249 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1547653570854 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.16.15:46:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1547653570885 ""}
{ "Info" "" "" "2019.01.16.15:46:10 Info: fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 45 modules, 301 files" {  } {  } 0 0 "2019.01.16.15:46:10 Info: fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 45 modules, 301 files" 0 0 "Shell" 0 -1 1547653570885 ""}
{ "Info" "" "" "2019.01.16.15:46:11 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.16.15:46:11 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1547653571025 ""}
{ "Info" "" "" "2019.01.16.15:46:11 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.01.16.15:46:11 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1547653571025 ""}
{ "Info" "" "" "2019.01.16.15:46:11 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.01.16.15:46:11 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1547653571025 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.16.15:46:11 Info: sim-script-gen --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\fyp_max10_tse_sys.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:11 Info: sim-script-gen --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\fyp_max10_tse_sys.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653571025 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.16.15:46:11 Info: Doing: ip-make-simscript --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\fyp_max10_tse_sys.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:11 Info: Doing: ip-make-simscript --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\fyp_max10_tse_sys.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653571025 ""}
{ "Info" " directory:" "" "2019.01.16.15:46:12 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:12 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653572442 ""}
{ "Info" "msim_setup.tcl" "" "2019.01.16.15:46:12 Info:     mentor" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     mentor" 0 0 "Shell" 0 -1 1547653572458 ""}
{ "Info" " directory:" "" "2019.01.16.15:46:12 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:12 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653572474 ""}
{ "Info" "vcs_setup.sh" "" "2019.01.16.15:46:12 Info:     synopsys/vcs" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1547653572474 ""}
{ "Info" " directory:" "" "2019.01.16.15:46:12 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:12 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653572489 ""}
{ "Info" "synopsys_sim.setup" "" "2019.01.16.15:46:12 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1547653572489 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.01.16.15:46:12 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1547653572489 ""}
{ "Info" " directory:" "" "2019.01.16.15:46:12 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:12 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653572536 ""}
{ "Info" "cds.lib" "" "2019.01.16.15:46:12 Info:     cadence" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     cadence" 0 0 "Shell" 0 -1 1547653572536 ""}
{ "Info" "hdl.var" "" "2019.01.16.15:46:12 Info:     cadence" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     cadence" 0 0 "Shell" 0 -1 1547653572721 ""}
{ "Info" "ncsim_setup.sh" "" "2019.01.16.15:46:12 Info:     cadence" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     cadence" 0 0 "Shell" 0 -1 1547653572721 ""}
{ "Info" " directory" "" "2019.01.16.15:46:12 Info:     44 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     44 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1547653572721 ""}
{ "Info" " directory:" "" "2019.01.16.15:46:12 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:12 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653572737 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.01.16.15:46:12 Info:     aldec" {  } {  } 0 0 "2019.01.16.15:46:12 Info:     aldec" 0 0 "Shell" 0 -1 1547653572752 ""}
{ "Info" "." "" "2019.01.16.15:46:12 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" {  } {  } 0 0 "2019.01.16.15:46:12 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation" 0 0 "Shell" 0 -1 1547653572752 ""}
{ "Info" "" "" "2019.01.16.15:46:12 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.01.16.15:46:12 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1547653572752 ""}
{ "Info" "" "" "2019.01.16.15:46:12 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.01.16.15:46:12 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1547653572752 ""}
{ "Info" "" "" "2019.01.16.15:46:12 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.16.15:46:12 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1547653572752 ""}
{ "Info" "" "" "2019.01.16.15:46:12 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys.qsys --block-symbol-file --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2019.01.16.15:46:12 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys.qsys --block-symbol-file --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1547653572752 ""}
{ "Info" "fyp_max10_tse_sys.qsys" "" "2019.01.16.15:46:12 Info: Loading fyp_max10_tse" {  } {  } 0 0 "2019.01.16.15:46:12 Info: Loading fyp_max10_tse" 0 0 "Shell" 0 -1 1547653572752 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Reading input file" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Reading input file" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding clk_100 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding clk_100 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module clk_100" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module clk_100" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding clk_125 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding clk_125 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module clk_125" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module clk_125" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding eth_tse_0 \[altera_eth_tse 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding eth_tse_0 \[altera_eth_tse 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module eth_tse_0" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module eth_tse_0" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding master_0 \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module master_0" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module master_0" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding onchip_flash_0 \[altera_onchip_flash 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding onchip_flash_0 \[altera_onchip_flash 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Building connections" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Building connections" 0 0 "Shell" 0 -1 1547653573057 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1547653573072 ""}
{ "Info" "" "" "2019.01.16.15:46:13 Info: Validating" {  } {  } 0 0 "2019.01.16.15:46:13 Info: Validating" 0 0 "Shell" 0 -1 1547653573072 ""}
{ "Info" "" "" "2019.01.16.15:46:14 Info: Done reading input file" {  } {  } 0 0 "2019.01.16.15:46:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1547653574122 ""}
{ "Info" "" "" "2019.01.16.15:46:15 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.16.15:46:15 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1547653575663 ""}
{ "Info" "" "" "2019.01.16.15:46:16 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.16.15:46:16 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1547653576900 ""}
{ "Info" "" "" "2019.01.16.15:46:16 Info: Finished: Create block symbol file (.bsf)\n2019.01.16.15:46:16 Info:" {  } {  } 0 0 "2019.01.16.15:46:16 Info: Finished: Create block symbol file (.bsf)\n2019.01.16.15:46:16 Info:" 0 0 "Shell" 0 -1 1547653576900 ""}
{ "Info" "" "" "2019.01.16.15:46:16 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.16.15:46:16 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1547653576900 ""}
{ "Info" "" "" "2019.01.16.15:46:16 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys.qsys --synthesis=VERILOG --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2019.01.16.15:46:16 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys.qsys --synthesis=VERILOG --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_max10_tse_sys\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1547653576900 ""}
{ "Info" "fyp_max10_tse_sys.qsys" "" "2019.01.16.15:46:16 Info: Loading fyp_max10_tse" {  } {  } 0 0 "2019.01.16.15:46:16 Info: Loading fyp_max10_tse" 0 0 "Shell" 0 -1 1547653576904 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Reading input file" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Reading input file" 0 0 "Shell" 0 -1 1547653577181 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding clk_100 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding clk_100 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module clk_100" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module clk_100" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding clk_125 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding clk_125 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module clk_125" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module clk_125" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding eth_tse_0 \[altera_eth_tse 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding eth_tse_0 \[altera_eth_tse 18.1\]" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module eth_tse_0" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module eth_tse_0" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding master_0 \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module master_0" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module master_0" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1547653577183 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding onchip_flash_0 \[altera_onchip_flash 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding onchip_flash_0 \[altera_onchip_flash 18.1\]" 0 0 "Shell" 0 -1 1547653577189 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1547653577189 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1547653577189 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1547653577189 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Building connections" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Building connections" 0 0 "Shell" 0 -1 1547653577189 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1547653577261 ""}
{ "Info" "" "" "2019.01.16.15:46:17 Info: Validating" {  } {  } 0 0 "2019.01.16.15:46:17 Info: Validating" 0 0 "Shell" 0 -1 1547653577261 ""}
{ "Info" "" "" "2019.01.16.15:46:18 Info: Done reading input file" {  } {  } 0 0 "2019.01.16.15:46:18 Info: Done reading input file" 0 0 "Shell" 0 -1 1547653578289 ""}
{ "Info" "" "" "2019.01.16.15:46:19 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.16.15:46:19 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1547653579793 ""}
{ "Info" "" "" "2019.01.16.15:46:20 Info: fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.01.16.15:46:20 Info: fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1547653580134 ""}
{ "Info" "" "" "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1547653582135 ""}
{ "Info" "" "" "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 0 "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" 0 0 "Shell" 0 -1 1547653582140 ""}
{ "Info" "" "" "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_003.sink1" {  } {  } 0 0 "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_003.sink1" 0 0 "Shell" 0 -1 1547653582146 ""}
{ "Info" "" "" "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1547653582151 ""}
{ "Info" "" "" "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 0 "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" 0 0 "Shell" 0 -1 1547653582155 ""}
{ "Info" "" "" "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1547653582159 ""}
{ "Info" "" "" "2019.01.16.15:46:25 Info: eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\"" {  } {  } 0 0 "2019.01.16.15:46:25 Info: eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\"" 0 0 "Shell" 0 -1 1547653585970 ""}
{ "Info" "" "" "2019.01.16.15:46:26 Info: jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 0 "2019.01.16.15:46:26 Info: jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" 0 0 "Shell" 0 -1 1547653586014 ""}
{ "Info" "fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.16.15:46:26 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0042_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0042_jtag_uart_0_gen/" {  } {  } 0 0 "2019.01.16.15:46:26 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0042_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0042_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1547653586015 ""}
{ "Info" "" "" "2019.01.16.15:46:26 Info: jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 0 "2019.01.16.15:46:26 Info: jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" 0 0 "Shell" 0 -1 1547653586515 ""}
{ "Info" "" "" "2019.01.16.15:46:26 Info: jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2019.01.16.15:46:26 Info: jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1547653586515 ""}
{ "Info" "" "" "2019.01.16.15:46:27 Info: master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 0 "2019.01.16.15:46:27 Info: master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\"" 0 0 "Shell" 0 -1 1547653587162 ""}
{ "Info" "" "" "2019.01.16.15:46:27 Info: nios2_gen2_0: \"fyp_max10_tse_sys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2019.01.16.15:46:27 Info: nios2_gen2_0: \"fyp_max10_tse_sys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1547653587753 ""}
{ "Info" "" "" "2019.01.16.15:46:27 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 0 "2019.01.16.15:46:27 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash" 0 0 "Shell" 0 -1 1547653587761 ""}
{ "Info" "" "" "2019.01.16.15:46:27 Info: onchip_flash_0: \"fyp_max10_tse_sys\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 0 "2019.01.16.15:46:27 Info: onchip_flash_0: \"fyp_max10_tse_sys\" instantiated altera_onchip_flash \"onchip_flash_0\"" 0 0 "Shell" 0 -1 1547653587842 ""}
{ "Info" "" "" "2019.01.16.15:46:27 Info: onchip_memory2_0: Starting RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.01.16.15:46:27 Info: onchip_memory2_0: Starting RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1547653587924 ""}
{ "Info" "fyp_max10_tse_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.16.15:46:27 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=fyp_max10_tse_sys_onchip_memory2_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0044_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0044_onchip_memory2_0_gen/" {  } {  } 0 0 "2019.01.16.15:46:27 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=fyp_max10_tse_sys_onchip_memory2_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0044_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0044_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1547653587924 ""}
{ "Info" "" "" "2019.01.16.15:46:28 Info: onchip_memory2_0: Done RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" {  } {  } 0 0 "2019.01.16.15:46:28 Info: onchip_memory2_0: Done RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'" 0 0 "Shell" 0 -1 1547653588287 ""}
{ "Info" "" "" "2019.01.16.15:46:28 Info: onchip_memory2_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.01.16.15:46:28 Info: onchip_memory2_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1547653588295 ""}
{ "Info" "" "" "2019.01.16.15:46:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:46:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653591973 ""}
{ "Info" "" "" "2019.01.16.15:46:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:46:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653592304 ""}
{ "Info" "" "" "2019.01.16.15:46:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:46:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653592656 ""}
{ "Info" "" "" "2019.01.16.15:46:32 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:46:32 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653592991 ""}
{ "Info" "" "" "2019.01.16.15:46:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:46:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653593325 ""}
{ "Info" "" "" "2019.01.16.15:46:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.16.15:46:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1547653593653 ""}
{ "Info" "" "" "2019.01.16.15:46:36 Info: mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.01.16.15:46:36 Info: mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1547653596209 ""}
{ "Info" "" "" "2019.01.16.15:46:36 Info: irq_mapper: \"fyp_max10_tse_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.01.16.15:46:36 Info: irq_mapper: \"fyp_max10_tse_sys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1547653596224 ""}
{ "Info" "" "" "2019.01.16.15:46:36 Info: rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.01.16.15:46:36 Info: rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1547653596224 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: i_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: i_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\"" 0 0 "Shell" 0 -1 1547653597142 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\"" 0 0 "Shell" 0 -1 1547653597510 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1547653597510 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2019.01.16.15:46:37 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:37 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653597541 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1547653597557 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1547653597557 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: b2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: b2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1547653597576 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: p2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: p2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1547653597579 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1547653597594 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: b2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: b2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1547653597594 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: p2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.01.16.15:46:37 Info: p2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1547653597610 ""}
{ "Info" "" "" "2019.01.16.15:46:37 Info: cpu: Starting RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.01.16.15:46:37 Info: cpu: Starting RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1547653597626 ""}
{ "Info" "fyp_max10_tse_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2019.01.16.15:46:37 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=fyp_max10_tse_sys_nios2_gen2_0_cpu --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0057_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0057_cpu_gen/" {  } {  } 0 0 "2019.01.16.15:46:37 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=fyp_max10_tse_sys_nios2_gen2_0_cpu --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0057_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0057_cpu_gen/" 0 0 "Shell" 0 -1 1547653597626 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:38 (*) Starting Nios II generation" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:38 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1547653602648 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:38 (*)   Checking for plaintext license." {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:38 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1547653602648 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1547653602648 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1547653602648 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1547653602648 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Plaintext license not found." {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1547653602648 ""}
{ "Info" "e." "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1547653602648 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1547653602649 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Creating all objects for CPU" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1547653602649 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:41 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:41 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1547653602649 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:41 (*)   Creating plain-text RTL" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:41 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1547653602649 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:42 (*) Done Nios II generation" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:42 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1547653602649 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: Done RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: Done RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1547653602650 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1547653602663 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1547653602699 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1547653602709 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1547653602718 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1547653602727 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1547653602762 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1547653602790 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1547653602810 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1547653602823 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1547653602838 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1547653602859 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1547653602866 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1547653602874 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1547653602883 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1547653602911 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1547653602936 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:42 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:42 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653602947 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1547653602952 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1547653602959 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1547653602967 ""}
{ "Info" "" "" "2019.01.16.15:46:42 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.16.15:46:42 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1547653602989 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:42 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:42 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653602997 ""}
{ "Info" "" "" "2019.01.16.15:46:43 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.01.16.15:46:43 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1547653603013 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653603022 ""}
{ "Info" "" "" "2019.01.16.15:46:43 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.01.16.15:46:43 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1547653603041 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653603043 ""}
{ "Info" "" "" "2019.01.16.15:46:43 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2019.01.16.15:46:43 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1547653603046 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653603048 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653603048 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" {  } {  } 0 0 "2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules" 0 0 "Shell" 0 -1 1547653603049 ""}
{ "Info" "" "" "2019.01.16.15:46:43 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.01.16.15:46:43 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1547653603629 ""}
{ "Info" "" "" "2019.01.16.15:46:43 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.16.15:46:43 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1547653603641 ""}
{ "Info" "" "" "2019.01.16.15:46:43 Info: fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 45 modules, 187 files" {  } {  } 0 0 "2019.01.16.15:46:43 Info: fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 45 modules, 187 files" 0 0 "Shell" 0 -1 1547653603648 ""}
{ "Info" "" "" "2019.01.16.15:46:44 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.16.15:46:44 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1547653604359 ""}
{ "Info" "" "" "2019.01.16.15:46:44 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.16.15:46:44 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1547653604359 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "fyp_clkctrl/fyp_clkctrl.qsys fyp_clkctrl/fyp_clkctrl.BAK.qsys " "Backing up file \"fyp_clkctrl/fyp_clkctrl.qsys\" to \"fyp_clkctrl/fyp_clkctrl.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1547653604896 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v fyp_clkctrl/fyp_clkctrl.BAK.v " "Backing up file \"fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v\" to \"fyp_clkctrl/fyp_clkctrl.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1547653604902 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altclkctrl fyp_clkctrl/fyp_clkctrl.qsys " "Started upgrading IP component altclkctrl with file \"fyp_clkctrl/fyp_clkctrl.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1547653604902 ""}
{ "Info" "" "" "2019.01.16.15:46:51 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.01.16.15:46:51 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1547653612000 ""}
{ "Info" "" "" "2019.01.16.15:46:52 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.01.16.15:46:52 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1547653612014 ""}
{ "Info" "fyp_clkctrl_generation.rpt" "" "2019.01.16.15:46:59 Info: Saving generation log to C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Saving generation log to C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl" 0 0 "Shell" 0 -1 1547653619287 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1547653619288 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2019.01.16.15:46:59 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1547653619294 ""}
{ "Info" "fyp_clkctrl.qsys" "" "2019.01.16.15:46:59 Info: Loading fyp_clkctrl" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Loading fyp_clkctrl" 0 0 "Shell" 0 -1 1547653619331 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Reading input file" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Reading input file" 0 0 "Shell" 0 -1 1547653619618 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" 0 0 "Shell" 0 -1 1547653619620 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1547653619620 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Building connections" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Building connections" 0 0 "Shell" 0 -1 1547653619621 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1547653619622 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Validating" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Validating" 0 0 "Shell" 0 -1 1547653619623 ""}
{ "Info" "" "" "2019.01.16.15:46:59 Info: Done reading input file" {  } {  } 0 0 "2019.01.16.15:46:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1547653619634 ""}
{ "Info" "" "" "2019.01.16.15:47:00 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2019.01.16.15:47:00 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1547653620129 ""}
{ "Info" "" "" "2019.01.16.15:47:00 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2019.01.16.15:47:00 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1547653620129 ""}
{ "Info" "" "" "2019.01.16.15:47:00 Info: fyp_clkctrl: Generating fyp_clkctrl \"fyp_clkctrl\" for SIM_VERILOG" {  } {  } 0 0 "2019.01.16.15:47:00 Info: fyp_clkctrl: Generating fyp_clkctrl \"fyp_clkctrl\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1547653620256 ""}
{ "Info" "" "" "2019.01.16.15:47:01 Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0." {  } {  } 0 0 "2019.01.16.15:47:01 Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0." 0 0 "Shell" 0 -1 1547653621048 ""}
{ "Info" "" "" "2019.01.16.15:47:02 Info: altclkctrl_0: \"fyp_clkctrl\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2019.01.16.15:47:02 Info: altclkctrl_0: \"fyp_clkctrl\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1547653622328 ""}
{ "Info" "" "" "2019.01.16.15:47:02 Info: fyp_clkctrl: Done \"fyp_clkctrl\" with 2 modules, 2 files" {  } {  } 0 0 "2019.01.16.15:47:02 Info: fyp_clkctrl: Done \"fyp_clkctrl\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1547653622337 ""}
{ "Info" "" "" "2019.01.16.15:47:02 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.16.15:47:02 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1547653622422 ""}
{ "Info" "" "" "2019.01.16.15:47:02 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.01.16.15:47:02 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1547653622422 ""}
{ "Info" "" "" "2019.01.16.15:47:02 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.01.16.15:47:02 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1547653622423 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.16.15:47:02 Info: sim-script-gen --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:02 Info: sim-script-gen --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653622423 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.16.15:47:02 Info: Doing: ip-make-simscript --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:02 Info: Doing: ip-make-simscript --spd=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653622428 ""}
{ "Info" " directory:" "" "2019.01.16.15:47:03 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:03 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653623670 ""}
{ "Info" "msim_setup.tcl" "" "2019.01.16.15:47:03 Info:     mentor" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     mentor" 0 0 "Shell" 0 -1 1547653623680 ""}
{ "Info" " directory:" "" "2019.01.16.15:47:03 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:03 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653623686 ""}
{ "Info" "vcs_setup.sh" "" "2019.01.16.15:47:03 Info:     synopsys/vcs" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1547653623696 ""}
{ "Info" " directory:" "" "2019.01.16.15:47:03 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:03 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653623700 ""}
{ "Info" "synopsys_sim.setup" "" "2019.01.16.15:47:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1547653623706 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.01.16.15:47:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1547653623715 ""}
{ "Info" " directory:" "" "2019.01.16.15:47:03 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:03 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653623725 ""}
{ "Info" "cds.lib" "" "2019.01.16.15:47:03 Info:     cadence" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     cadence" 0 0 "Shell" 0 -1 1547653623732 ""}
{ "Info" "hdl.var" "" "2019.01.16.15:47:03 Info:     cadence" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     cadence" 0 0 "Shell" 0 -1 1547653623739 ""}
{ "Info" "ncsim_setup.sh" "" "2019.01.16.15:47:03 Info:     cadence" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     cadence" 0 0 "Shell" 0 -1 1547653623747 ""}
{ "Info" " directory" "" "2019.01.16.15:47:03 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1547653623747 ""}
{ "Info" " directory:" "" "2019.01.16.15:47:03 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:03 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653623751 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.01.16.15:47:03 Info:     aldec" {  } {  } 0 0 "2019.01.16.15:47:03 Info:     aldec" 0 0 "Shell" 0 -1 1547653623762 ""}
{ "Info" "." "" "2019.01.16.15:47:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" {  } {  } 0 0 "2019.01.16.15:47:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation" 0 0 "Shell" 0 -1 1547653623762 ""}
{ "Info" "" "" "2019.01.16.15:47:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.01.16.15:47:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1547653623763 ""}
{ "Info" "" "" "2019.01.16.15:47:03 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.01.16.15:47:03 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1547653623763 ""}
{ "Info" "" "" "2019.01.16.15:47:03 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.16.15:47:03 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1547653623763 ""}
{ "Info" "" "" "2019.01.16.15:47:03 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl.qsys --block-symbol-file --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2019.01.16.15:47:03 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl.qsys --block-symbol-file --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1547653623763 ""}
{ "Info" "fyp_clkctrl.qsys" "" "2019.01.16.15:47:03 Info: Loading fyp_clkctrl" {  } {  } 0 0 "2019.01.16.15:47:03 Info: Loading fyp_clkctrl" 0 0 "Shell" 0 -1 1547653623770 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: Reading input file" {  } {  } 0 0 "2019.01.16.15:47:04 Info: Reading input file" 0 0 "Shell" 0 -1 1547653624043 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 0 "2019.01.16.15:47:04 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" 0 0 "Shell" 0 -1 1547653624045 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2019.01.16.15:47:04 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1547653624045 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: Building connections" {  } {  } 0 0 "2019.01.16.15:47:04 Info: Building connections" 0 0 "Shell" 0 -1 1547653624046 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.16.15:47:04 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1547653624046 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: Validating" {  } {  } 0 0 "2019.01.16.15:47:04 Info: Validating" 0 0 "Shell" 0 -1 1547653624046 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: Done reading input file" {  } {  } 0 0 "2019.01.16.15:47:04 Info: Done reading input file" 0 0 "Shell" 0 -1 1547653624053 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2019.01.16.15:47:04 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1547653624520 ""}
{ "Info" "" "" "2019.01.16.15:47:04 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2019.01.16.15:47:04 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1547653624521 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.16.15:47:05 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1547653625013 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1547653625013 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info:" {  } {  } 0 0 "2019.01.16.15:47:05 Info:" 0 0 "Shell" 0 -1 1547653625013 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1547653625014 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl.qsys --synthesis=VERILOG --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2019.01.16.15:47:05 Info: qsys-generate C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl.qsys --synthesis=VERILOG --output-directory=C:\\intelFPGA_lite\\18.1\\fyp_max10_tse\\fyp_clkctrl\\fyp_clkctrl\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1547653625014 ""}
{ "Info" "fyp_clkctrl.qsys" "" "2019.01.16.15:47:05 Info: Loading fyp_clkctrl" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Loading fyp_clkctrl" 0 0 "Shell" 0 -1 1547653625019 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Reading input file" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Reading input file" 0 0 "Shell" 0 -1 1547653625300 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" 0 0 "Shell" 0 -1 1547653625303 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1547653625304 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Building connections" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Building connections" 0 0 "Shell" 0 -1 1547653625304 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1547653625304 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Validating" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Validating" 0 0 "Shell" 0 -1 1547653625305 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: Done reading input file" {  } {  } 0 0 "2019.01.16.15:47:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1547653625311 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2019.01.16.15:47:05 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1547653625784 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2019.01.16.15:47:05 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1547653625784 ""}
{ "Info" "" "" "2019.01.16.15:47:05 Info: fyp_clkctrl: Generating fyp_clkctrl \"fyp_clkctrl\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.01.16.15:47:05 Info: fyp_clkctrl: Generating fyp_clkctrl \"fyp_clkctrl\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1547653625811 ""}
{ "Info" "" "" "2019.01.16.15:47:06 Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0." {  } {  } 0 0 "2019.01.16.15:47:06 Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0." 0 0 "Shell" 0 -1 1547653626374 ""}
{ "Info" "" "" "2019.01.16.15:47:06 Info: altclkctrl_0: \"fyp_clkctrl\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2019.01.16.15:47:06 Info: altclkctrl_0: \"fyp_clkctrl\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1547653626484 ""}
{ "Info" "" "" "2019.01.16.15:47:06 Info: fyp_clkctrl: Done \"fyp_clkctrl\" with 2 modules, 2 files" {  } {  } 0 0 "2019.01.16.15:47:06 Info: fyp_clkctrl: Done \"fyp_clkctrl\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1547653626486 ""}
{ "Info" "" "" "2019.01.16.15:47:06 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.16.15:47:06 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1547653626580 ""}
{ "Info" "" "" "2019.01.16.15:47:06 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.16.15:47:06 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1547653626580 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "fyp_gpio/fyp_gpio.v fyp_gpio/fyp_gpio.BAK.v " "Backing up file \"fyp_gpio/fyp_gpio.v\" to \"fyp_gpio/fyp_gpio.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1547653626674 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_gpio_lite fyp_gpio/fyp_gpio.v " "Started upgrading IP component altera_gpio_lite with file \"fyp_gpio/fyp_gpio.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1547653626675 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "fyp_gpio/fyp_gpio.BAK.v fyp_gpio/fyp_gpio.v " "Restoring file \"fyp_gpio/fyp_gpio.BAK.v\" to \"fyp_gpio/fyp_gpio.v\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1547653627415 ""}
{ "Error" "EIPMAN_IPRGEN_QMEGAWIZ_SILENT_FAILED" "fyp_gpio/fyp_gpio.v " "Error upgrading IP component \"fyp_gpio/fyp_gpio.v\"." {  } {  } 0 14921 "Error upgrading IP component \"%1!s!\"." 0 0 "Shell" 0 -1 1547653627415 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "fyp_eth_pll/fyp_eth_pll.v fyp_eth_pll/fyp_eth_pll.BAK.v " "Backing up file \"fyp_eth_pll/fyp_eth_pll.v\" to \"fyp_eth_pll/fyp_eth_pll.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1547653627428 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL fyp_eth_pll/fyp_eth_pll.v " "Started upgrading IP component ALTPLL with file \"fyp_eth_pll/fyp_eth_pll.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1547653627428 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys fyp_max10_tse_sys.qsys " "Completed upgrading IP component Qsys with file \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1547653630037 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altclkctrl fyp_clkctrl/fyp_clkctrl.qsys " "Completed upgrading IP component altclkctrl with file \"fyp_clkctrl/fyp_clkctrl.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1547653630038 ""}
{ "Error" "EIPMAN_IPRGEN_FAILED" "altera_gpio_lite fyp_gpio/fyp_gpio.v " "IP component altera_gpio_lite with file \"fyp_gpio/fyp_gpio.v\" upgrade failed" {  } {  } 0 11133 "IP component %1!s! with file \"%2!s!\" upgrade failed" 0 0 "Shell" 0 -1 1547653630038 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_STANDALONE_IP" "" "IP component upgrade failed" {  } {  } 0 11889 "IP component upgrade failed" 0 0 "Shell" 0 -1 1547653630038 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL fyp_eth_pll/fyp_eth_pll.v " "Completed upgrading IP component ALTPLL with file \"fyp_eth_pll/fyp_eth_pll.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1547653630038 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1547653631292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547653631292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 16 15:47:11 2019 " "Processing ended: Wed Jan 16 15:47:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547653631292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547653631292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:23 " "Total CPU time (on all processors): 00:04:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547653631292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1547653631292 ""}
