$date
	Wed Aug 31 11:06:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 2 ! modo [1:0] $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var wire 1 $ RCO $end
$var wire 4 % Q [3:0] $end
$var wire 4 & D [3:0] $end
$scope module DUT $end
$var wire 1 $ RCO $end
$var wire 4 ' Q [3:0] $end
$var wire 2 ( MODO [1:0] $end
$var wire 1 " ENB $end
$var wire 4 ) D [3:0] $end
$var wire 1 # CLK $end
$var reg 4 * d_In [3:0] $end
$var reg 1 + d_Out $end
$scope module DFF_1bit $end
$var wire 1 + d $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var reg 1 $ q $end
$upscope $end
$scope module DFF_4bits $end
$var wire 4 , d [3:0] $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var reg 4 - q [3:0] $end
$upscope $end
$upscope $end
$scope module test $end
$var wire 4 . Q [3:0] $end
$var wire 1 $ RCO $end
$var reg 1 # CLK $end
$var reg 4 / D [3:0] $end
$var reg 1 " ENB $end
$var reg 2 0 MODO [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 0
b0 /
bx .
bx -
b0 ,
1+
b0 *
b0 )
b11 (
bx '
b0 &
bx %
x$
0#
1"
b11 !
$end
#1
b0 %
b0 '
b0 -
b0 .
1$
1#
#2
b1 *
b1 ,
0+
b0 !
b0 (
b0 0
0#
#3
b10 *
b10 ,
0$
b1 %
b1 '
b1 -
b1 .
1#
#4
0#
#5
b11 *
b11 ,
b10 %
b10 '
b10 -
b10 .
1#
#6
0#
#7
b100 *
b100 ,
b11 %
b11 '
b11 -
b11 .
1#
#8
0#
#9
b101 *
b101 ,
b100 %
b100 '
b100 -
b100 .
1#
#10
0#
#11
b110 *
b110 ,
b101 %
b101 '
b101 -
b101 .
1#
#12
0#
#13
b111 *
b111 ,
b110 %
b110 '
b110 -
b110 .
1#
#14
0#
#15
b1000 *
b1000 ,
b111 %
b111 '
b111 -
b111 .
1#
#16
0#
#17
b1001 *
b1001 ,
b1000 %
b1000 '
b1000 -
b1000 .
1#
#18
0#
#19
b1010 *
b1010 ,
b1001 %
b1001 '
b1001 -
b1001 .
1#
#20
0#
#21
b1011 *
b1011 ,
b1010 %
b1010 '
b1010 -
b1010 .
1#
#22
0#
#23
b1100 *
b1100 ,
b1011 %
b1011 '
b1011 -
b1011 .
1#
#24
0#
#25
b1101 *
b1101 ,
b1100 %
b1100 '
b1100 -
b1100 .
1#
#26
0#
#27
b1110 *
b1110 ,
b1101 %
b1101 '
b1101 -
b1101 .
1#
#28
0#
#29
b1111 *
b1111 ,
b1110 %
b1110 '
b1110 -
b1110 .
1#
#30
0#
#31
b0 *
b0 ,
b1111 %
b1111 '
b1111 -
b1111 .
1#
#32
0#
