$date
	Wed Jun 28 07:18:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PISO_tb $end
$var wire 1 ! so $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ mode $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 4 & d [3:0] $end
$var wire 1 ' mode $end
$var wire 1 ! so $end
$var reg 4 ( q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
1'
b1001 &
0%
1$
b1001 #
0"
0!
$end
#5
1!
b1001 (
1"
1%
#10
0"
0%
0$
0'
#15
0!
bx100 (
1"
1%
#20
0"
0%
#25
bx10 (
1"
1%
#30
0"
0%
#35
1!
bx1 (
1"
1%
#40
0"
0%
#45
x!
bx (
1"
1%
#50
0"
0%
#55
bx (
1"
1%
#60
0"
0%
#65
bx (
1"
1%
#70
0"
0%
#75
bx (
1"
1%
#80
0"
0%
#85
bx (
1"
1%
#90
0"
0%
#95
bx (
1"
1%
#100
0"
0%
#105
bx (
1"
1%
#110
0"
0%
#115
bx (
1"
1%
#120
0"
0%
#125
bx (
1"
1%
#130
0"
0%
#135
bx (
1"
1%
#140
0"
0%
#145
bx (
1"
1%
#150
0"
0%
#155
bx (
1"
1%
#160
0"
0%
#165
bx (
1"
1%
#170
0"
0%
#175
bx (
1"
1%
#180
0"
0%
#185
bx (
1"
1%
#190
0"
0%
#195
bx (
1"
1%
#200
0"
0%
#205
bx (
1"
1%
#210
0"
0%
#215
bx (
1"
1%
#220
0"
0%
#225
bx (
1"
1%
#230
0"
0%
#235
bx (
1"
1%
#240
0"
0%
#245
bx (
1"
1%
#250
0"
0%
#255
bx (
1"
1%
#260
0"
0%
#265
bx (
1"
1%
#270
0"
0%
#275
bx (
1"
1%
#280
0"
0%
#285
bx (
1"
1%
#290
0"
0%
#295
bx (
1"
1%
#300
0"
0%
