/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [6:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [17:0] celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [15:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [21:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_0z) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z[0] | celloutsig_1_3z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_0_37z = celloutsig_0_3z | ~(celloutsig_0_14z);
  assign celloutsig_0_6z = in_data[88] | ~(celloutsig_0_5z);
  assign celloutsig_1_7z = celloutsig_1_5z | ~(celloutsig_1_4z);
  assign celloutsig_0_24z = celloutsig_0_14z | ~(celloutsig_0_13z[16]);
  assign celloutsig_0_27z = celloutsig_0_13z[11] | ~(celloutsig_0_20z[0]);
  assign celloutsig_0_40z = { celloutsig_0_36z[6:2], celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_1z } + in_data[94:73];
  assign celloutsig_0_65z = { celloutsig_0_41z, celloutsig_0_45z, celloutsig_0_2z } + { celloutsig_0_12z[8:7], celloutsig_0_58z };
  assign celloutsig_0_8z = { in_data[95:91], celloutsig_0_5z } + { celloutsig_0_1z[5:1], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[94:83] + { in_data[43:33], celloutsig_0_0z };
  assign celloutsig_0_34z = { _02_[3:1], celloutsig_0_27z } + { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_5z };
  reg [6:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 7'h00;
    else _17_ <= { celloutsig_0_12z[13], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_16z };
  assign { _03_[6:4], _01_, _03_[2:0] } = _17_;
  reg [4:0] _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 5'h00;
    else _18_ <= { celloutsig_0_13z[22:21], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_11z };
  assign { _04_[4], _02_[3:1], _00_ } = _18_;
  assign celloutsig_0_41z = { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_30z } >= { celloutsig_0_20z[2:0], celloutsig_0_26z };
  assign celloutsig_0_43z = { celloutsig_0_9z[12:9], celloutsig_0_39z } >= celloutsig_0_12z[15:11];
  assign celloutsig_0_11z = { celloutsig_0_1z[9:6], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z } >= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_13z[14:3], celloutsig_0_27z } >= celloutsig_0_13z[17:5];
  assign celloutsig_0_42z = ! celloutsig_0_1z[5:3];
  assign celloutsig_0_4z = ! celloutsig_0_1z[11:1];
  assign celloutsig_0_45z = ! { celloutsig_0_30z[3:0], celloutsig_0_10z };
  assign celloutsig_1_1z = ! in_data[152:121];
  assign celloutsig_1_9z = ! { in_data[136:133], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = ! { celloutsig_1_8z[3:0], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_2z = ! { celloutsig_0_1z[7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_29z = ! in_data[68:65];
  assign celloutsig_0_32z = ! { celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[80:78] || in_data[49:47];
  assign celloutsig_0_39z = celloutsig_0_13z[17:8] || { celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_58z = { celloutsig_0_13z[18:13], celloutsig_0_2z, celloutsig_0_32z } || celloutsig_0_1z[9:2];
  assign celloutsig_0_61z = { celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_41z } || { _03_[1], celloutsig_0_54z, celloutsig_0_23z };
  assign celloutsig_0_69z = { celloutsig_0_65z[0], celloutsig_0_63z, celloutsig_0_41z, celloutsig_0_2z, celloutsig_0_66z, celloutsig_0_16z, celloutsig_0_43z, celloutsig_0_33z } || { celloutsig_0_32z, celloutsig_0_61z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_58z };
  assign celloutsig_1_10z = { celloutsig_1_8z[3:2], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z } || { in_data[170:168], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[84:82] || celloutsig_0_1z[11:9];
  assign celloutsig_0_60z = celloutsig_0_29z & ~(_03_[6]);
  assign celloutsig_0_63z = celloutsig_0_55z & ~(celloutsig_0_1z[10]);
  assign celloutsig_0_66z = celloutsig_0_20z[4] & ~(celloutsig_0_60z);
  assign celloutsig_0_72z = celloutsig_0_69z & ~(celloutsig_0_10z);
  assign celloutsig_0_73z = celloutsig_0_16z[0] & ~(celloutsig_0_63z);
  assign celloutsig_1_12z = celloutsig_1_0z & ~(celloutsig_1_7z);
  assign celloutsig_1_19z = in_data[171] & ~(celloutsig_1_5z);
  assign celloutsig_0_14z = in_data[63] & ~(celloutsig_0_3z);
  assign celloutsig_0_23z = celloutsig_0_20z[2] & ~(celloutsig_0_20z[0]);
  assign celloutsig_0_13z = - { celloutsig_0_8z[4:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_16z = - { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_20z = - { celloutsig_0_8z[4:1], celloutsig_0_7z };
  assign celloutsig_0_26z = - { celloutsig_0_13z[9:5], celloutsig_0_22z };
  assign celloutsig_1_0z = | in_data[145:140];
  assign celloutsig_1_3z = | { in_data[151], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = | { in_data[157:156], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = ^ { celloutsig_0_1z[11:4], celloutsig_0_0z };
  assign celloutsig_0_54z = ^ { celloutsig_0_50z[6:1], celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_27z };
  assign celloutsig_0_55z = ^ { _03_[4], _01_, _03_[2], celloutsig_0_32z };
  assign celloutsig_1_6z = ^ { celloutsig_1_2z[2], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_10z = ^ { celloutsig_0_1z[10:2], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_17z = ^ { in_data[87:84], celloutsig_0_7z };
  assign celloutsig_0_22z = ^ { celloutsig_0_8z[5:4], celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_50z = { celloutsig_0_13z[14:6], celloutsig_0_41z } << { celloutsig_0_40z[11:3], celloutsig_0_32z };
  assign celloutsig_1_8z = { in_data[184:180], celloutsig_1_1z, celloutsig_1_0z } >> { in_data[99:96], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z[5:1], celloutsig_0_7z, celloutsig_0_1z } >> { in_data[43:39], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_24z } >> { _04_[4], _02_[3:1], _00_ };
  assign celloutsig_0_36z = { celloutsig_0_12z[17:13], celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_22z } >>> { in_data[47:43], celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[112:110] >>> { in_data[141], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_9z[15:0], celloutsig_0_5z, celloutsig_0_3z };
  assign _02_[0] = celloutsig_0_27z;
  assign _03_[3] = _01_;
  assign _04_[3:0] = { _02_[3:1], _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
