============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:03:54 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
square_root    746      12760      4831  
  add_61_11    151       2897       656  
  sub_66_18    103       1194       313  
  add_67_15     61       1128       179  
  add_69_11     59       1091       173  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:03:53 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[2]/CK                               0             0 R 
cs_reg[2]/Q     DFFRHQX2         7 35.6  392  +464     464 R 
p0328A/B                                        +0     464   
p0328A/Y        NOR2XL           2 10.0  180  +164     629 F 
p0329A/A                                        +0     629   
p0329A/Y        INVXL            4 20.8  393  +271     900 R 
p0148A2964/B                                    +0     900   
p0148A2964/Y    NAND2XL          1  5.4  139  +112    1012 F 
p0147A/A1                                       +0    1012   
p0147A/Y        AOI21XL          1  4.9  248  +228    1240 R 
p0148A/A                                        +0    1240   
p0148A/Y        INVXL            1  4.8   91   +77    1317 F 
cs_reg[1]/D     DFFRHQX2                        +0    1317   
cs_reg[1]/CK    setup                      0  +366    1683 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     117ps 
Start-point  : cs_reg[2]/CK
End-point    : cs_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:03:54 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   746   295.768 180572.281 73770.572 254342.852 

