0.7
2020.2
Oct 14 2022
05:20:55
D:/LDPC/calculate_vector.sim/sim_1/behav/xsim/glbl.v,1752253020,verilog,,,,glbl,,,,,,,,
D:/LDPC/calculate_vector.srcs/sources_1/new/bit_receiver.v,1752486081,verilog,,D:/LDPC/calculate_vector.srcs/sources_1/new/calculate_vector.v,,bit_receiver,,,,,,,,
D:/LDPC/calculate_vector.srcs/sources_1/new/calculate_vector.v,1752585496,verilog,,D:/LDPC/calculate_vector.srcs/sources_1/new/shift_register_processor.v,,calculate_vector,,,,,,,,
D:/LDPC/calculate_vector.srcs/sources_1/new/shift_register_processor.v,1752566463,verilog,,D:/LDPC/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v,,shift_register_processor,,,,,,,,
D:/LDPC/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v,1752585546,verilog,,,,tb_calculate_vector,,,,,,,,
H:/Git/LDPC/LDPC/calculate_vector.srcs/sources_1/new/calculate_vector.v,1752501686,verilog,,H:/Git/LDPC/LDPC/calculate_vector.srcs/sources_1/new/shift_register_processor.v,,LDPC,,,,,,,,
H:/Git/LDPC/LDPC/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v,1752502329,verilog,,,,tb_LDPC,,,,,,,,
