<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3227" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3227{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3227{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3227{left:619px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3227{left:70px;bottom:981px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t5_3227{left:70px;bottom:964px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t6_3227{left:70px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3227{left:70px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3227{left:70px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t9_3227{left:70px;bottom:897px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#ta_3227{left:70px;bottom:880px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tb_3227{left:70px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tc_3227{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3227{left:70px;bottom:799px;letter-spacing:0.13px;word-spacing:-0.03px;}
#te_3227{left:70px;bottom:774px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tf_3227{left:70px;bottom:758px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#tg_3227{left:70px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3227{left:70px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ti_3227{left:70px;bottom:684px;letter-spacing:0.13px;word-spacing:0.02px;}
#tj_3227{left:70px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3227{left:70px;bottom:643px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tl_3227{left:70px;bottom:626px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tm_3227{left:70px;bottom:586px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tn_3227{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#to_3227{left:70px;bottom:545px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_3227{left:70px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_3227{left:70px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#tr_3227{left:70px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#ts_3227{left:70px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3227{left:70px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3227{left:70px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3227{left:70px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tw_3227{left:70px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_3227{left:70px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#ty_3227{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tz_3227{left:70px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3227{left:70px;bottom:336px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#t11_3227{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3227{left:70px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3227{left:76px;bottom:1040px;letter-spacing:-0.12px;}
#t14_3227{left:317px;bottom:1040px;letter-spacing:-0.11px;}
#t15_3227{left:76px;bottom:1016px;letter-spacing:-0.12px;}
#t16_3227{left:317px;bottom:1016px;letter-spacing:-0.12px;}
#t17_3227{left:317px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t18_3227{left:393px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t19_3227{left:553px;bottom:1086px;letter-spacing:0.12px;}
#t1a_3227{left:76px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_3227{left:317px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.04px;}

.s1_3227{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3227{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3227{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3227{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3227{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3227{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3227" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3227Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3227" style="-webkit-user-select: none;"><object width="935" height="1210" data="3227/3227.svg" type="image/svg+xml" id="pdf3227" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3227" class="t s1_3227">Vol. 3A </span><span id="t2_3227" class="t s1_3227">6-37 </span>
<span id="t3_3227" class="t s2_3227">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3227" class="t s3_3227">This exception can generated either in the context of the original task or in the context of the new task (see Section </span>
<span id="t5_3227" class="t s3_3227">8.3, “Task Switching”). Until the processor has completely verified the presence of the new TSS, the exception is </span>
<span id="t6_3227" class="t s3_3227">generated in the context of the original task. Once the existence of the new TSS is verified, the task switch is </span>
<span id="t7_3227" class="t s3_3227">considered complete. Any invalid-TSS conditions detected after this point are handled in the context of the new </span>
<span id="t8_3227" class="t s3_3227">task. (A task switch is considered complete when the task register is loaded with the segment selector for the new </span>
<span id="t9_3227" class="t s3_3227">TSS and, if the switch is due to a procedure call or interrupt, the previous task link field of the new TSS references </span>
<span id="ta_3227" class="t s3_3227">the old TSS.) </span>
<span id="tb_3227" class="t s3_3227">The invalid-TSS handler must be a task called using a task gate. Handling this exception inside the faulting TSS </span>
<span id="tc_3227" class="t s3_3227">context is not recommended because the processor state may not be consistent. </span>
<span id="td_3227" class="t s4_3227">Exception Error Code </span>
<span id="te_3227" class="t s3_3227">An error code containing the segment selector index for the segment descriptor that caused the violation is pushed </span>
<span id="tf_3227" class="t s3_3227">onto the stack of the exception handler. If the EXT flag is set, it indicates that the exception was caused by an event </span>
<span id="tg_3227" class="t s3_3227">external to the currently running program (for example, if an external interrupt handler using a task gate </span>
<span id="th_3227" class="t s3_3227">attempted a task switch to an invalid TSS). </span>
<span id="ti_3227" class="t s4_3227">Saved Instruction Pointer </span>
<span id="tj_3227" class="t s3_3227">If the exception condition was detected before the task switch was carried out, the saved contents of CS and EIP </span>
<span id="tk_3227" class="t s3_3227">registers point to the instruction that invoked the task switch. If the exception condition was detected after the task </span>
<span id="tl_3227" class="t s3_3227">switch was carried out, the saved contents of CS and EIP registers point to the first instruction of the new task. </span>
<span id="tm_3227" class="t s4_3227">Program State Change </span>
<span id="tn_3227" class="t s3_3227">The ability of the invalid-TSS handler to recover from the fault depends on the error condition than causes the fault. </span>
<span id="to_3227" class="t s3_3227">See Section 8.3, “Task Switching,” for more information on the task switch process and the possible recovery </span>
<span id="tp_3227" class="t s3_3227">actions that can be taken. </span>
<span id="tq_3227" class="t s3_3227">If an invalid TSS exception occurs during a task switch, it can occur before or after the commit-to-new-task point. </span>
<span id="tr_3227" class="t s3_3227">If it occurs before the commit point, no program state change occurs. If it occurs after the commit point (when the </span>
<span id="ts_3227" class="t s3_3227">segment descriptor information for the new segment selectors have been loaded in the segment registers), the </span>
<span id="tt_3227" class="t s3_3227">processor will load all the state information from the new TSS before it generates the exception. During a task </span>
<span id="tu_3227" class="t s3_3227">switch, the processor first loads all the segment registers with segment selectors from the TSS, then checks their </span>
<span id="tv_3227" class="t s3_3227">contents for validity. If an invalid TSS exception is discovered, the remaining segment registers are loaded but not </span>
<span id="tw_3227" class="t s3_3227">checked for validity and therefore may not be usable for referencing memory. The invalid TSS handler should not </span>
<span id="tx_3227" class="t s3_3227">rely on being able to use the segment selectors found in the CS, SS, DS, ES, FS, and GS registers without causing </span>
<span id="ty_3227" class="t s3_3227">another exception. The exception handler should load all segment registers before trying to resume the new task; </span>
<span id="tz_3227" class="t s3_3227">otherwise, general-protection exceptions (#GP) may result later under conditions that make diagnosis more diffi- </span>
<span id="t10_3227" class="t s3_3227">cult. The Intel recommended way of dealing situation is to use a task for the invalid TSS exception handler. The task </span>
<span id="t11_3227" class="t s3_3227">switch back to the interrupted task from the invalid-TSS exception-handler task will then cause the processor to </span>
<span id="t12_3227" class="t s3_3227">check the registers as it loads them from the TSS. </span>
<span id="t13_3227" class="t s5_3227">TSS segment selector index </span><span id="t14_3227" class="t s5_3227">The TSS segment upper descriptor is not the correct type. </span>
<span id="t15_3227" class="t s5_3227">TSS segment selector index </span><span id="t16_3227" class="t s5_3227">The TSS segment descriptor contains a non-canonical base. </span>
<span id="t17_3227" class="t s4_3227">Table 6-6. </span><span id="t18_3227" class="t s4_3227">Invalid TSS Conditions </span><span id="t19_3227" class="t s4_3227">(Contd.) </span>
<span id="t1a_3227" class="t s6_3227">Error Code Index </span><span id="t1b_3227" class="t s6_3227">Invalid Condition </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
