
---------- Begin Simulation Statistics ----------
final_tick                                29808596000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221874                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719756                       # Number of bytes of host memory used
host_op_rate                                   222501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.07                       # Real time elapsed on the host
host_tick_rate                              661369749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029809                       # Number of seconds simulated
sim_ticks                                 29808596000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.887323                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300303                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303682                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7162                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603735                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             380                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              252                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716534                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6932                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.980860                       # CPI: cycles per instruction
system.cpu.discardedOps                         15321                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2168624                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5800690                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454230                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        15095580                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.335474                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         29808596                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830172     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721878     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455694     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028311                       # Class of committed instruction
system.cpu.tickCycles                        14713016                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        64376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260233                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       194857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       394398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            573                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              86136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47276                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17097                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109723                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86136                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       456092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 456092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7780320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7780320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            195860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  195860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              195860                       # Request fanout histogram
system.membus.respLayer1.occupancy          655779250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           354785000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             89809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       156320                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          280                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          103122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           109741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          109741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        88921                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       591893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                593949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9846592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9883968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           64875                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1512832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           264426                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048249                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 263809     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    617      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             264426                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          503722000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         397327997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1776000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3618                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3688                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data                3618                       # number of overall hits
system.l2.overall_hits::total                    3688                       # number of overall hits
system.l2.demand_misses::.cpu.inst                818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             195044                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195862                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               818                       # number of overall misses
system.l2.overall_misses::.cpu.data            195044                       # number of overall misses
system.l2.overall_misses::total                195862                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     79151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18933250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19012401000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     79151000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18933250000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19012401000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           198662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199550                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          198662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199550                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.921171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.981788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.921171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.981788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96761.613692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97071.686389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97070.391398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96761.613692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97071.686389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97070.391398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47276                       # number of writebacks
system.l2.writebacks::total                     47276                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        195041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       195041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195859                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62791000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15032183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15094974000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62791000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15032183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15094974000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.921171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.981773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.921171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.981773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981503                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76761.613692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77071.913085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77070.617128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76761.613692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77071.913085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77070.617128                       # average overall mshr miss latency
system.l2.replacements                          64875                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109044                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109044                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          273                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              273                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          273                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          273                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10799389000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10799389000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        109741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            109741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98424.113449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98424.113449                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8604929000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8604929000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78424.113449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78424.113449                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     79151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.921171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.921171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96761.613692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96761.613692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62791000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62791000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.921171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76761.613692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76761.613692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        85321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           85321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8133861000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8133861000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        88921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         88921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.959515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.959515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95332.462114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95332.462114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        85318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        85318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6427254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6427254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.959481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.959481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75332.919196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75332.919196                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 99703.501182                       # Cycle average of tags in use
system.l2.tags.total_refs                      394289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    195947                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.012223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.057037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       325.576717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     99334.867427                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.757865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.760677                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       127043                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1773403                       # Number of tag accesses
system.l2.tags.data_accesses                  1773403                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6241312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6267488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1512832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1512832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          195041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              195859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            878136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         209379603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             210257739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       878136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           878136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50751535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50751535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50751535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           878136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        209379603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            261009274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     40960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    195039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001532416750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              441874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38507                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      195859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47276                       # Number of write requests accepted
system.mem_ctrls.readBursts                    195859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6316                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2566                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1365658000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  979285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5037976750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6972.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25722.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   177155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                195859                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                47276                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  151968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    603.003661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   448.999756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.729793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2564     10.20%     10.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2958     11.77%     21.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1095      4.36%     26.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          785      3.12%     29.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7924     31.53%     60.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          269      1.07%     62.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          277      1.10%     63.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          367      1.46%     64.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8893     35.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.951632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.939044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.038127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2286     89.89%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.31%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          248      9.75%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.097129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.089269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.536991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2433     95.67%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      1.93%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24      0.94%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.04%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      1.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12534848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2619840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6267488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1512832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       420.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    210.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29805334000                       # Total gap between requests
system.mem_ctrls.avgGap                     122587.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6241248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1309920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 878135.957829077262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 209377456.086828112602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 43944370.945884197950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       195041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20819250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5017157500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 713689937500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25451.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25723.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15096242.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             86086980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             45756315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           693722400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105924240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2352841920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7915364280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4780931040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15980627175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.108013                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12321861500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    995280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16491454500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93355500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49619625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           704696580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          107756460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2352841920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9595079610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3366433920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16269783615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.808451                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8629392000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    995280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20183924000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1526512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1526512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1526512                       # number of overall hits
system.cpu.icache.overall_hits::total         1526512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          888                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          888                       # number of overall misses
system.cpu.icache.overall_misses::total           888                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     85105000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     85105000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     85105000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     85105000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1527400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1527400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1527400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1527400                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000581                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95838.963964                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95838.963964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95838.963964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95838.963964                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          280                       # number of writebacks
system.cpu.icache.writebacks::total               280                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          888                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          888                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          888                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          888                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     83329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     83329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     83329000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     83329000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000581                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000581                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000581                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000581                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93838.963964                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93838.963964                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93838.963964                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93838.963964                       # average overall mshr miss latency
system.cpu.icache.replacements                    280                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1526512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1526512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          888                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           888                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     85105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     85105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1527400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1527400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95838.963964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95838.963964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     83329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     83329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93838.963964                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93838.963964                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           545.344748                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1527400                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               888                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1720.045045                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   545.344748                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.532563                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.532563                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          608                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3055688                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3055688                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6875983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6875983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6876074                       # number of overall hits
system.cpu.dcache.overall_hits::total         6876074                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       267790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         267790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       269311                       # number of overall misses
system.cpu.dcache.overall_misses::total        269311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23665126000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23665126000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23665126000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23665126000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7143773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7143773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7145385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7145385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037690                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037690                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88371.955637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88371.955637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87872.853318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87872.853318                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          813                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.071429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109044                       # number of writebacks
system.cpu.dcache.writebacks::total            109044                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       197141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       197141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       198662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       198662                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19452040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19452040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19605220999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19605220999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98670.697623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98670.697623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98686.316452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98686.316452                       # average overall mshr miss latency
system.cpu.dcache.replacements                 194567                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5600067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5600067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8580398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8580398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5688256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5688256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97295.558403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97295.558403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        87399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        87399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8322995000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8322995000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95229.865330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95229.865330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1275916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1275916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       179601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15084728000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15084728000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.123393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.123393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83990.222772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83990.222772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        69859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        69859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       109742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       109742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11129045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11129045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.075397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101410.991234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101410.991234                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           91                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            91                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1521                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1521                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943548                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943548                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1521                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1521                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    153180999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    153180999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943548                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943548                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100710.715976                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100710.715976                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3804.854471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7074812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            198663                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.612127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3804.854471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14489585                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14489585                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29808596000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
