{"vcs1":{"timestamp_begin":1695471026.574528109, "rt":17.79, "ut":15.95, "st":0.70}}
{"vcselab":{"timestamp_begin":1695471044.458534349, "rt":1.80, "ut":0.47, "st":0.18}}
{"link":{"timestamp_begin":1695471046.339319140, "rt":0.63, "ut":0.41, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695471025.814970057}
{"VCS_COMP_START_TIME": 1695471025.814970057}
{"VCS_COMP_END_TIME": 1695471047.146182437}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 385404}}
{"stitch_vcselab": {"peak_mem": 227836}}
