Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Apr 22 17:37:17 2023
| Host         : LAPTOP-N1U65B11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    38          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divider/outClock_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardClockSyncronized_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.007        0.000                      0                  824        0.059        0.000                      0                  824        4.500        0.000                       0                   342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.007        0.000                      0                  824        0.059        0.000                      0                  824        4.500        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.393ns (18.252%)  route 6.239ns (81.748%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 f  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.015    12.103    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  countSort/thirdCounter/outReg[19]_i_1/O
                         net (fo=4, routed)           0.730    12.958    countSort/thirdCounter_n_78
    SLICE_X9Y57          FDRE                                         r  countSort/outReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.523    14.946    countSort/CLK
    SLICE_X9Y57          FDRE                                         r  countSort/outReg_reg[18]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.205    14.964    countSort/outReg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.393ns (18.099%)  route 6.303ns (81.901%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 r  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.186    12.274    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124    12.398 r  countSort/thirdCounter/outReg[11]_i_1/O
                         net (fo=4, routed)           0.624    13.022    countSort/thirdCounter_n_80
    SLICE_X5Y54          FDRE                                         r  countSort/outReg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.603    15.026    countSort/CLK
    SLICE_X5Y54          FDRE                                         r  countSort/outReg_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y54          FDRE (Setup_fdre_C_CE)      -0.205    15.061    countSort/outReg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.393ns (18.099%)  route 6.303ns (81.901%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 r  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.186    12.274    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124    12.398 r  countSort/thirdCounter/outReg[11]_i_1/O
                         net (fo=4, routed)           0.624    13.022    countSort/thirdCounter_n_80
    SLICE_X5Y54          FDRE                                         r  countSort/outReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.603    15.026    countSort/CLK
    SLICE_X5Y54          FDRE                                         r  countSort/outReg_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y54          FDRE (Setup_fdre_C_CE)      -0.205    15.061    countSort/outReg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 1.393ns (18.256%)  route 6.237ns (81.744%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 f  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.015    12.103    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  countSort/thirdCounter/outReg[19]_i_1/O
                         net (fo=4, routed)           0.729    12.956    countSort/thirdCounter_n_78
    SLICE_X8Y52          FDRE                                         r  countSort/outReg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.525    14.948    countSort/CLK
    SLICE_X8Y52          FDRE                                         r  countSort/outReg_reg[17]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    15.002    countSort/outReg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 1.393ns (18.256%)  route 6.237ns (81.744%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 f  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.015    12.103    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  countSort/thirdCounter/outReg[19]_i_1/O
                         net (fo=4, routed)           0.729    12.956    countSort/thirdCounter_n_78
    SLICE_X8Y52          FDRE                                         r  countSort/outReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.525    14.948    countSort/CLK
    SLICE_X8Y52          FDRE                                         r  countSort/outReg_reg[19]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    15.002    countSort/outReg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 1.393ns (18.290%)  route 6.223ns (81.710%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 f  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.015    12.103    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  countSort/thirdCounter/outReg[19]_i_1/O
                         net (fo=4, routed)           0.715    12.942    countSort/thirdCounter_n_78
    SLICE_X8Y54          FDRE                                         r  countSort/outReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.524    14.947    countSort/CLK
    SLICE_X8Y54          FDRE                                         r  countSort/outReg_reg[16]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y54          FDRE (Setup_fdre_C_CE)      -0.169    15.001    countSort/outReg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.393ns (18.155%)  route 6.280ns (81.845%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 r  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.218    12.306    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  countSort/thirdCounter/outReg[7]_i_1/O
                         net (fo=4, routed)           0.568    12.998    countSort/thirdCounter_n_81
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.603    15.026    countSort/CLK
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[4]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.205    15.061    countSort/outReg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.393ns (18.155%)  route 6.280ns (81.845%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 r  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.218    12.306    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  countSort/thirdCounter/outReg[7]_i_1/O
                         net (fo=4, routed)           0.568    12.998    countSort/thirdCounter_n_81
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.603    15.026    countSort/CLK
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.205    15.061    countSort/outReg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.393ns (18.155%)  route 6.280ns (81.845%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 r  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.218    12.306    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  countSort/thirdCounter/outReg[7]_i_1/O
                         net (fo=4, routed)           0.568    12.998    countSort/thirdCounter_n_81
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.603    15.026    countSort/CLK
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.205    15.061    countSort/outReg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.393ns (18.155%)  route 6.280ns (81.845%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.723     5.326    countSort/thirdCounter/CLK
    SLICE_X6Y57          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.478     5.804 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.492     7.296    countSort/thirdCounter/thirdIterator[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.295     7.591 r  countSort/thirdCounter/outReg[57]_i_4/O
                         net (fo=1, routed)           0.340     7.931    countSort/thirdCounter/outReg[57]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          1.172     9.227    countSort/thirdCounter/out_reg[3]_14[7]
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.351 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.643     9.994    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.118 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=22, routed)          0.846    10.964    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    11.088 r  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=32, routed)          1.218    12.306    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  countSort/thirdCounter/outReg[7]_i_1/O
                         net (fo=4, routed)           0.568    12.998    countSort/thirdCounter_n_81
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.603    15.026    countSort/CLK
    SLICE_X4Y55          FDRE                                         r  countSort/outReg_reg[7]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.205    15.061    countSort/outReg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.415%)  route 0.184ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.670     1.590    shiftRegister/CLK
    SLICE_X5Y49          FDRE                                         r  shiftRegister/value_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  shiftRegister/value_reg[29]/Q
                         net (fo=6, routed)           0.184     1.915    countSort/Q[29]
    SLICE_X2Y50          FDRE                                         r  countSort/currentValue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.878     2.043    countSort/CLK
    SLICE_X2Y50          FDRE                                         r  countSort/currentValue_reg[29]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.063     1.855    countSort/currentValue_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.948%)  route 0.193ns (54.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.670     1.590    shiftRegister/CLK
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.754 r  shiftRegister/value_reg[45]/Q
                         net (fo=6, routed)           0.193     1.947    countSort/Q[45]
    SLICE_X4Y51          FDRE                                         r  countSort/currentValue_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    countSort/CLK
    SLICE_X4Y51          FDRE                                         r  countSort/currentValue_reg[45]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.075     1.864    countSort/currentValue_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.564%)  route 0.352ns (65.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/value_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/value_reg[25]/Q
                         net (fo=6, routed)           0.352     2.017    shiftRegister/value_reg[63]_0[25]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.045     2.062 r  shiftRegister/value[29]_i_1/O
                         net (fo=1, routed)           0.000     2.062    shiftRegister/value[29]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  shiftRegister/value_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.947     2.112    shiftRegister/CLK
    SLICE_X5Y49          FDRE                                         r  shiftRegister/value_reg[29]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.952    shiftRegister/value_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.737%)  route 0.220ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.670     1.590    shiftRegister/CLK
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.754 r  shiftRegister/value_reg[41]/Q
                         net (fo=6, routed)           0.220     1.974    countSort/Q[41]
    SLICE_X4Y51          FDRE                                         r  countSort/currentValue_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    countSort/CLK
    SLICE_X4Y51          FDRE                                         r  countSort/currentValue_reg[41]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.072     1.861    countSort/currentValue_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.018%)  route 0.377ns (66.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    countSort/CLK
    SLICE_X7Y52          FDRE                                         r  countSort/outReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  countSort/outReg_reg[31]/Q
                         net (fo=1, routed)           0.377     2.042    shiftRegister/value_reg[63]_1[31]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045     2.087 r  shiftRegister/value[31]_i_1/O
                         net (fo=1, routed)           0.000     2.087    shiftRegister/value[31]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  shiftRegister/value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.917     2.082    shiftRegister/CLK
    SLICE_X8Y48          FDRE                                         r  shiftRegister/value_reg[31]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120     1.951    shiftRegister/value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 filter2/synchronizationSignal/outSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter2/topSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.572     1.491    filter2/synchronizationSignal/CLK
    SLICE_X9Y62          FDRE                                         r  filter2/synchronizationSignal/outSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  filter2/synchronizationSignal/outSignal_reg/Q
                         net (fo=2, routed)           0.102     1.735    filter2/thisCounter/syncedSignal
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  filter2/thisCounter/topSignal_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    filter2/thisCounter_n_1
    SLICE_X8Y62          FDRE                                         r  filter2/topSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.842     2.007    filter2/CLK
    SLICE_X8Y62          FDRE                                         r  filter2/topSignal_reg/C
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121     1.625    filter2/topSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 filter1/thisCounter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter1/topSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.602     1.521    filter1/thisCounter/CLK
    SLICE_X3Y60          FDRE                                         r  filter1/thisCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  filter1/thisCounter/out_reg[1]/Q
                         net (fo=5, routed)           0.103     1.766    filter1/thisCounter/out_reg[1]
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  filter1/thisCounter/topSignal_i_1/O
                         net (fo=1, routed)           0.000     1.811    filter1/thisCounter_n_1
    SLICE_X2Y60          FDRE                                         r  filter1/topSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    filter1/CLK
    SLICE_X2Y60          FDRE                                         r  filter1/topSignal_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121     1.655    filter1/topSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.644%)  route 0.239ns (53.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.642     1.562    shiftRegister/CLK
    SLICE_X8Y48          FDRE                                         r  shiftRegister/value_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  shiftRegister/value_reg[39]/Q
                         net (fo=6, routed)           0.239     1.965    shiftRegister/value_reg[63]_0[39]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045     2.010 r  shiftRegister/value[43]_i_1/O
                         net (fo=1, routed)           0.000     2.010    shiftRegister/value[43]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  shiftRegister/value_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.847     2.012    shiftRegister/CLK
    SLICE_X9Y50          FDRE                                         r  shiftRegister/value_reg[43]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.852    shiftRegister/value_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.317%)  route 0.264ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.642     1.562    shiftRegister/CLK
    SLICE_X8Y48          FDRE                                         r  shiftRegister/value_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  shiftRegister/value_reg[39]/Q
                         net (fo=6, routed)           0.264     1.990    countSort/Q[39]
    SLICE_X11Y50         FDRE                                         r  countSort/currentValue_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.847     2.012    countSort/CLK
    SLICE_X11Y50         FDRE                                         r  countSort/currentValue_reg[39]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.066     1.827    countSort/currentValue_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X3Y52          FDRE                                         r  shiftRegister/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/value_reg[24]/Q
                         net (fo=6, routed)           0.115     1.781    shiftRegister/value_reg[63]_0[24]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  shiftRegister/value[28]_i_1/O
                         net (fo=1, routed)           0.000     1.826    shiftRegister/value[28]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  shiftRegister/value_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X2Y52          FDRE                                         r  shiftRegister/value_reg[28]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.121     1.658    shiftRegister/value_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y57    countSort/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52    countSort/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y51    countSort/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y49    countSort/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y51    countSort/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y51    countSort/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y51    countSort/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y49    countSort/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y50    countSort/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    countSort/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    countSort/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    countSort/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    countSort/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    countSort/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    countSort/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    countSort/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    countSort/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    countSort/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    countSort/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    countSort/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    countSort/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.036ns (42.660%)  route 5.424ns (57.340%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[6]/C
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  anodesRegister/tempAnodes_reg[6]/Q
                         net (fo=1, routed)           5.424     5.942    outMask_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.460 r  outMask_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.460    outMask[6]
    K2                                                                r  outMask[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.475ns  (logic 4.008ns (53.616%)  route 3.467ns (46.384%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[3]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[3]/Q
                         net (fo=1, routed)           3.467     3.923    outMask_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.475 r  outMask_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.475    outMask[3]
    J14                                                               r  outMask[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.142ns (55.500%)  route 3.321ns (44.500%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[3]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segmentRegister/tempSegmentReg_reg[3]/Q
                         net (fo=1, routed)           3.321     3.740    segmentValues_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.723     7.464 r  segmentValues_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.464    segmentValues[3]
    K13                                                               r  segmentValues[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 1.617ns (22.126%)  route 5.691ns (77.874%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  keyboardData_IBUF_inst/O
                         net (fo=4, routed)           5.691     7.184    symbolDecoder/handler/keyboardData_IBUF
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.124     7.308 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     7.308    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y62          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 3.949ns (54.415%)  route 3.308ns (45.585%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[2]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segmentRegister/tempSegmentReg_reg[2]/Q
                         net (fo=1, routed)           3.308     3.764    segmentValues_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.257 r  segmentValues_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.257    segmentValues[2]
    K16                                                               r  segmentValues[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/error_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 1.617ns (22.605%)  route 5.536ns (77.395%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  keyboardData_IBUF_inst/O
                         net (fo=4, routed)           5.536     7.029    symbolDecoder/handler/keyboardData_IBUF
    SLICE_X1Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.153 r  symbolDecoder/handler/error_i_1/O
                         net (fo=1, routed)           0.000     7.153    symbolDecoder/handler/error_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  symbolDecoder/handler/error_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 3.992ns (56.090%)  route 3.125ns (43.910%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[1]/Q
                         net (fo=1, routed)           3.125     3.581    outMask_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.116 r  outMask_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.116    outMask[1]
    J18                                                               r  outMask[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 1.617ns (22.806%)  route 5.473ns (77.194%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  keyboardData_IBUF_inst/O
                         net (fo=4, routed)           5.473     6.966    symbolDecoder/handler/keyboardData_IBUF
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.124     7.090 r  symbolDecoder/handler/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.090    symbolDecoder/handler/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.131ns (58.900%)  route 2.883ns (41.100%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[6]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segmentRegister/tempSegmentReg_reg[6]/Q
                         net (fo=1, routed)           2.883     3.302    segmentValues_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712     7.014 r  segmentValues_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.014    segmentValues[6]
    L18                                                               r  segmentValues[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.992ns (60.088%)  route 2.651ns (39.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[0]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[0]/Q
                         net (fo=1, routed)           2.651     3.107    outMask_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.643 r  outMask_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.643    outMask[0]
    J17                                                               r  outMask[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.191ns (70.613%)  route 0.079ns (29.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[2]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  symbolDecoder/handler/counter_reg[2]/Q
                         net (fo=8, routed)           0.079     0.225    symbolDecoder/handler/counter[2]
    SLICE_X0Y64          LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  symbolDecoder/handler/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    symbolDecoder/handler/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.146ns (49.419%)  route 0.149ns (50.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[4]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[4]/Q
                         net (fo=12, routed)          0.149     0.295    symbolDecoder/handler/keyboardDataBuffer[4]
    SLICE_X3Y62          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/isReadyOutput_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.191ns (63.684%)  route 0.109ns (36.316%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[4]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.109     0.255    symbolDecoder/handler/FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y62          LUT5 (Prop_lut5_I1_O)        0.045     0.300 r  symbolDecoder/handler/isReadyOutput_i_1/O
                         net (fo=1, routed)           0.000     0.300    symbolDecoder/handler/isReadyOutput_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  symbolDecoder/handler/isReadyOutput_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.232ns (72.137%)  route 0.090ns (27.863%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.090     0.223    symbolDecoder/handler/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.099     0.322 r  symbolDecoder/handler/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    symbolDecoder/handler/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.232ns (71.914%)  route 0.091ns (28.086%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.091     0.224    symbolDecoder/handler/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.099     0.323 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.323    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y62          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/error_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/error_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  symbolDecoder/handler/error_reg/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/error_reg/Q
                         net (fo=3, routed)           0.168     0.314    symbolDecoder/handler/keyboardError
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  symbolDecoder/handler/error_i_1/O
                         net (fo=1, routed)           0.000     0.359    symbolDecoder/handler/error_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  symbolDecoder/handler/error_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.231ns (63.887%)  route 0.131ns (36.113%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[1]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/counter_reg[1]/Q
                         net (fo=8, routed)           0.131     0.264    symbolDecoder/handler/counter[1]
    SLICE_X1Y64          LUT3 (Prop_lut3_I2_O)        0.098     0.362 r  symbolDecoder/handler/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    symbolDecoder/handler/counter[2]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  symbolDecoder/handler/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.146ns (40.184%)  route 0.217ns (59.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.217     0.363    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X3Y62          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.146ns (40.184%)  route 0.217ns (59.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.217     0.363    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X3Y62          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.146ns (40.184%)  route 0.217ns (59.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.217     0.363    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X3Y62          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shiftRegister/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 1.367ns (16.568%)  route 6.884ns (83.432%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.724     5.327    shiftRegister/CLK
    SLICE_X1Y57          FDRE                                         r  shiftRegister/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  shiftRegister/pos_reg[0]/Q
                         net (fo=75, routed)          2.740     8.523    shiftRegister/pos_reg_n_0_[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  shiftRegister/tempSegmentReg[6]_i_18/O
                         net (fo=26, routed)          1.888    10.536    shiftRegister/tempSegmentReg[6]_i_18_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.660 r  shiftRegister/tempSegmentReg[6]_i_36/O
                         net (fo=1, routed)           0.000    10.660    shiftRegister/tempSegmentReg[6]_i_36_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    10.872 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           1.084    11.955    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           1.171    13.425    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I3_O)        0.152    13.577 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.577    segmentRegister/D[1]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 1.339ns (16.270%)  route 6.891ns (83.730%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.724     5.327    shiftRegister/CLK
    SLICE_X1Y57          FDRE                                         r  shiftRegister/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  shiftRegister/pos_reg[0]/Q
                         net (fo=75, routed)          2.740     8.523    shiftRegister/pos_reg_n_0_[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  shiftRegister/tempSegmentReg[6]_i_18/O
                         net (fo=26, routed)          1.888    10.536    shiftRegister/tempSegmentReg[6]_i_18_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.660 r  shiftRegister/tempSegmentReg[6]_i_36/O
                         net (fo=1, routed)           0.000    10.660    shiftRegister/tempSegmentReg[6]_i_36_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    10.872 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           1.084    11.955    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           1.178    13.433    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I3_O)        0.124    13.557 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.557    segmentRegister/D[4]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 1.339ns (16.284%)  route 6.884ns (83.716%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.724     5.327    shiftRegister/CLK
    SLICE_X1Y57          FDRE                                         r  shiftRegister/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  shiftRegister/pos_reg[0]/Q
                         net (fo=75, routed)          2.740     8.523    shiftRegister/pos_reg_n_0_[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  shiftRegister/tempSegmentReg[6]_i_18/O
                         net (fo=26, routed)          1.888    10.536    shiftRegister/tempSegmentReg[6]_i_18_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.660 r  shiftRegister/tempSegmentReg[6]_i_36/O
                         net (fo=1, routed)           0.000    10.660    shiftRegister/tempSegmentReg[6]_i_36_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    10.872 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           1.084    11.955    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           1.171    13.425    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124    13.549 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.549    segmentRegister/D[0]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 1.365ns (17.005%)  route 6.662ns (82.995%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.724     5.327    shiftRegister/CLK
    SLICE_X1Y57          FDRE                                         r  shiftRegister/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  shiftRegister/pos_reg[0]/Q
                         net (fo=75, routed)          2.740     8.523    shiftRegister/pos_reg_n_0_[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  shiftRegister/tempSegmentReg[6]_i_18/O
                         net (fo=26, routed)          1.888    10.536    shiftRegister/tempSegmentReg[6]_i_18_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.660 r  shiftRegister/tempSegmentReg[6]_i_36/O
                         net (fo=1, routed)           0.000    10.660    shiftRegister/tempSegmentReg[6]_i_36_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    10.872 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           1.084    11.955    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.950    13.204    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.150    13.354 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.354    segmentRegister/D[6]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 1.339ns (16.735%)  route 6.662ns (83.265%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.724     5.327    shiftRegister/CLK
    SLICE_X1Y57          FDRE                                         r  shiftRegister/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  shiftRegister/pos_reg[0]/Q
                         net (fo=75, routed)          2.740     8.523    shiftRegister/pos_reg_n_0_[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  shiftRegister/tempSegmentReg[6]_i_18/O
                         net (fo=26, routed)          1.888    10.536    shiftRegister/tempSegmentReg[6]_i_18_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.660 r  shiftRegister/tempSegmentReg[6]_i_36/O
                         net (fo=1, routed)           0.000    10.660    shiftRegister/tempSegmentReg[6]_i_36_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    10.872 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           1.084    11.955    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.950    13.204    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.124    13.328 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.328    segmentRegister/D[5]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 1.339ns (17.089%)  route 6.496ns (82.911%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.724     5.327    shiftRegister/CLK
    SLICE_X1Y57          FDRE                                         r  shiftRegister/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  shiftRegister/pos_reg[0]/Q
                         net (fo=75, routed)          2.740     8.523    shiftRegister/pos_reg_n_0_[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  shiftRegister/tempSegmentReg[6]_i_18/O
                         net (fo=26, routed)          1.888    10.536    shiftRegister/tempSegmentReg[6]_i_18_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.660 r  shiftRegister/tempSegmentReg[6]_i_36/O
                         net (fo=1, routed)           0.000    10.660    shiftRegister/tempSegmentReg[6]_i_36_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    10.872 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           1.084    11.955    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.784    13.038    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124    13.162 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.162    segmentRegister/D[2]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 1.335ns (17.047%)  route 6.496ns (82.953%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.724     5.327    shiftRegister/CLK
    SLICE_X1Y57          FDRE                                         r  shiftRegister/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  shiftRegister/pos_reg[0]/Q
                         net (fo=75, routed)          2.740     8.523    shiftRegister/pos_reg_n_0_[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  shiftRegister/tempSegmentReg[6]_i_18/O
                         net (fo=26, routed)          1.888    10.536    shiftRegister/tempSegmentReg[6]_i_18_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124    10.660 r  shiftRegister/tempSegmentReg[6]_i_36/O
                         net (fo=1, routed)           0.000    10.660    shiftRegister/tempSegmentReg[6]_i_36_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    10.872 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           1.084    11.955    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.784    13.038    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.120    13.158 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.158    segmentRegister/D[3]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.739ns  (logic 0.766ns (27.969%)  route 1.973ns (72.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.718     5.321    symbolDecoder/handler/CLK
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.947     6.786    symbolDecoder/handler/p_1_in0
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.124     6.910 f  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           1.026     7.935    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.059 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     8.059    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y62          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.732ns  (logic 0.766ns (28.043%)  route 1.966ns (71.957%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.718     5.321    symbolDecoder/handler/CLK
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.947     6.786    symbolDecoder/handler/p_1_in0
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           1.019     7.928    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.124     8.052 r  symbolDecoder/handler/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     8.052    symbolDecoder/handler/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.203ns  (logic 0.518ns (43.063%)  route 0.685ns (56.937%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.718     5.321    symbolDecoder/handler/CLK
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.685     6.524    symbolDecoder/handler/p_1_in0
    SLICE_X2Y62          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.164ns (40.109%)  route 0.245ns (59.891%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.600     1.519    symbolDecoder/handler/CLK
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.245     1.928    symbolDecoder/handler/p_1_in0
    SLICE_X2Y62          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.254ns (27.267%)  route 0.678ns (72.733%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.600     1.519    symbolDecoder/handler/CLK
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.329     2.012    symbolDecoder/handler/p_1_in0
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.045     2.057 r  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.349     2.406    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.045     2.451 r  symbolDecoder/handler/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.451    symbolDecoder/handler/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.254ns (26.970%)  route 0.688ns (73.030%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.600     1.519    symbolDecoder/handler/CLK
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.329     2.012    symbolDecoder/handler/p_1_in0
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.045     2.057 f  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.359     2.416    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.045     2.461 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     2.461    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y62          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.015ns  (logic 0.231ns (22.761%)  route 0.784ns (77.239%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X1Y56          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  shiftRegister/pos_reg[3]/Q
                         net (fo=14, routed)          0.577     2.242    shiftRegister/Q[0]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.287 f  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           0.207     2.493    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.045     2.538 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.538    segmentRegister/D[4]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.230ns (21.052%)  route 0.863ns (78.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X1Y56          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  shiftRegister/pos_reg[3]/Q
                         net (fo=14, routed)          0.577     2.242    shiftRegister/Q[0]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           0.285     2.572    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I3_O)        0.044     2.616 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.616    segmentRegister/D[6]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.231ns (21.125%)  route 0.863ns (78.875%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X1Y56          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  shiftRegister/pos_reg[3]/Q
                         net (fo=14, routed)          0.577     2.242    shiftRegister/Q[0]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           0.285     2.572    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.045     2.617 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.617    segmentRegister/D[5]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.231ns (21.002%)  route 0.869ns (78.998%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X1Y56          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  shiftRegister/pos_reg[3]/Q
                         net (fo=14, routed)          0.577     2.242    shiftRegister/Q[0]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           0.292     2.578    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.045     2.623 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.623    segmentRegister/D[2]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.231ns (21.002%)  route 0.869ns (78.998%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X1Y56          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  shiftRegister/pos_reg[3]/Q
                         net (fo=14, routed)          0.577     2.242    shiftRegister/Q[0]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           0.292     2.578    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.045     2.623 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.623    segmentRegister/D[3]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.446ns (40.067%)  route 0.667ns (59.933%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X3Y54          FDRE                                         r  shiftRegister/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  shiftRegister/value_reg[12]/Q
                         net (fo=6, routed)           0.163     1.828    shiftRegister/value_reg[63]_0[12]
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  shiftRegister/tempSegmentReg[6]_i_86/O
                         net (fo=1, routed)           0.104     1.977    shiftRegister/tempSegmentReg[6]_i_86_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.045     2.022 r  shiftRegister/tempSegmentReg[6]_i_34/O
                         net (fo=1, routed)           0.000     2.022    shiftRegister/tempSegmentReg[6]_i_34_n_0
    SLICE_X5Y53          MUXF7 (Prop_muxf7_I0_O)      0.062     2.084 r  shiftRegister/tempSegmentReg_reg[6]_i_11/O
                         net (fo=1, routed)           0.139     2.223    shiftRegister/tempSegmentReg_reg[6]_i_11_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.108     2.331 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           0.260     2.591    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.045     2.636 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.636    segmentRegister/D[0]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.446ns (40.067%)  route 0.667ns (59.933%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X3Y54          FDRE                                         r  shiftRegister/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  shiftRegister/value_reg[12]/Q
                         net (fo=6, routed)           0.163     1.828    shiftRegister/value_reg[63]_0[12]
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  shiftRegister/tempSegmentReg[6]_i_86/O
                         net (fo=1, routed)           0.104     1.977    shiftRegister/tempSegmentReg[6]_i_86_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.045     2.022 r  shiftRegister/tempSegmentReg[6]_i_34/O
                         net (fo=1, routed)           0.000     2.022    shiftRegister/tempSegmentReg[6]_i_34_n_0
    SLICE_X5Y53          MUXF7 (Prop_muxf7_I0_O)      0.062     2.084 r  shiftRegister/tempSegmentReg_reg[6]_i_11/O
                         net (fo=1, routed)           0.139     2.223    shiftRegister/tempSegmentReg_reg[6]_i_11_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.108     2.331 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           0.260     2.591    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.045     2.636 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.636    segmentRegister/D[1]
    SLICE_X0Y54          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/keyboardDataSyncronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.652ns  (logic 1.493ns (22.443%)  route 5.159ns (77.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  keyboardData_IBUF_inst/O
                         net (fo=4, routed)           5.159     6.652    symbolDecoder/handler/keyboardData_IBUF
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.599     5.022    symbolDecoder/handler/CLK
    SLICE_X2Y65          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[0]/C

Slack:                    inf
  Source:                 keyboardClock
                            (input port)
  Destination:            symbolDecoder/handler/keyboardClockSyncronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.565ns  (logic 1.472ns (22.419%)  route 5.093ns (77.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  keyboardClock (IN)
                         net (fo=0)                   0.000     0.000    keyboardClock
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  keyboardClock_IBUF_inst/O
                         net (fo=1, routed)           5.093     6.565    symbolDecoder/handler/D[0]
    SLICE_X4Y68          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.593     5.016    symbolDecoder/handler/CLK
    SLICE_X4Y68          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.810ns  (logic 1.189ns (20.464%)  route 4.621ns (79.536%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          1.628     4.385    filter1/topSignal_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.509 r  filter1/value[63]_i_1/O
                         net (fo=64, routed)          1.301     5.810    shiftRegister/value_reg[63]_2[0]
    SLICE_X9Y49          FDRE                                         r  shiftRegister/value_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.693     5.115    shiftRegister/CLK
    SLICE_X9Y49          FDRE                                         r  shiftRegister/value_reg[35]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.621ns  (logic 1.189ns (21.153%)  route 4.432ns (78.847%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          1.628     4.385    filter1/topSignal_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.509 r  filter1/value[63]_i_1/O
                         net (fo=64, routed)          1.112     5.621    shiftRegister/value_reg[63]_2[0]
    SLICE_X8Y49          FDRE                                         r  shiftRegister/value_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.693     5.115    shiftRegister/CLK
    SLICE_X8Y49          FDRE                                         r  shiftRegister/value_reg[23]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.621ns  (logic 1.189ns (21.153%)  route 4.432ns (78.847%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          1.628     4.385    filter1/topSignal_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.509 r  filter1/value[63]_i_1/O
                         net (fo=64, routed)          1.112     5.621    shiftRegister/value_reg[63]_2[0]
    SLICE_X8Y49          FDRE                                         r  shiftRegister/value_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.693     5.115    shiftRegister/CLK
    SLICE_X8Y49          FDRE                                         r  shiftRegister/value_reg[27]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.567ns  (logic 1.189ns (21.358%)  route 4.378ns (78.642%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          2.685     5.443    shiftRegister/pos_reg[0]_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     5.567 r  shiftRegister/value[55]_i_1/O
                         net (fo=1, routed)           0.000     5.567    shiftRegister/value[55]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  shiftRegister/value_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.525     4.948    shiftRegister/CLK
    SLICE_X9Y50          FDRE                                         r  shiftRegister/value_reg[55]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.189ns (21.415%)  route 4.363ns (78.585%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          1.628     4.385    filter1/topSignal_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.509 r  filter1/value[63]_i_1/O
                         net (fo=64, routed)          1.043     5.552    shiftRegister/value_reg[63]_2[0]
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.771     5.193    shiftRegister/CLK
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[33]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.189ns (21.415%)  route 4.363ns (78.585%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          1.628     4.385    filter1/topSignal_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.509 r  filter1/value[63]_i_1/O
                         net (fo=64, routed)          1.043     5.552    shiftRegister/value_reg[63]_2[0]
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.771     5.193    shiftRegister/CLK
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[37]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.189ns (21.415%)  route 4.363ns (78.585%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          1.628     4.385    filter1/topSignal_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.509 r  filter1/value[63]_i_1/O
                         net (fo=64, routed)          1.043     5.552    shiftRegister/value_reg[63]_2[0]
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.771     5.193    shiftRegister/CLK
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[41]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.189ns (21.415%)  route 4.363ns (78.585%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.816     1.275    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.150     1.425 f  symbolDecoder/handler/flagsDelayed_i_3/O
                         net (fo=1, routed)           0.571     1.996    symbolDecoder/handler/flagsDelayed_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.332     2.328 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.305     2.634    filter1/flags[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     2.758 f  filter1/pos[3]_i_4/O
                         net (fo=70, routed)          1.628     4.385    filter1/topSignal_reg_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.509 r  filter1/value[63]_i_1/O
                         net (fo=64, routed)          1.043     5.552    shiftRegister/value_reg[63]_2[0]
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.771     5.193    shiftRegister/CLK
    SLICE_X6Y49          FDRE                                         r  shiftRegister/value_reg[45]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/releaseFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.191ns (55.418%)  route 0.154ns (44.582%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=5, routed)           0.154     0.300    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.345 r  symbolDecoder/handler/releaseFlag_i_1/O
                         net (fo=1, routed)           0.000     0.345    symbolDecoder/handler_n_1
    SLICE_X2Y63          FDRE                                         r  symbolDecoder/releaseFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.872     2.037    symbolDecoder/CLK
    SLICE_X2Y63          FDRE                                         r  symbolDecoder/releaseFlag_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.191ns (51.240%)  route 0.182ns (48.760%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[2]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[2]/Q
                         net (fo=11, routed)          0.182     0.328    symbolDecoder/handler/keyboardDataBuffer[2]
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.373 r  symbolDecoder/handler/inputBuffer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    shiftRegister/inputBuffer_reg[3]_0[0]
    SLICE_X3Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X3Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.823%)  route 0.250ns (63.177%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=5, routed)           0.250     0.396    symbolDecoder/isKeyboardReadyOutput
    SLICE_X2Y63          FDRE                                         r  symbolDecoder/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.872     2.037    symbolDecoder/CLK
    SLICE_X2Y63          FDRE                                         r  symbolDecoder/state_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.191ns (43.652%)  route 0.247ns (56.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[0]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[0]/Q
                         net (fo=9, routed)           0.247     0.393    symbolDecoder/handler/keyboardDataBuffer[0]
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  symbolDecoder/handler/inputBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.438    shiftRegister/inputBuffer_reg[3]_0[2]
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[2]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.191ns (38.013%)  route 0.311ns (61.987%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=5, routed)           0.131     0.277    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  symbolDecoder/handler/inputBuffer[3]_i_1/O
                         net (fo=4, routed)           0.180     0.502    shiftRegister/E[0]
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[1]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.191ns (38.013%)  route 0.311ns (61.987%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=5, routed)           0.131     0.277    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  symbolDecoder/handler/inputBuffer[3]_i_1/O
                         net (fo=4, routed)           0.180     0.502    shiftRegister/E[0]
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[2]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.236ns (42.839%)  route 0.315ns (57.161%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=12, routed)          0.155     0.301    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.346 f  symbolDecoder/handler/inputBuffer[1]_i_2/O
                         net (fo=1, routed)           0.160     0.506    symbolDecoder/handler/inputBuffer[1]_i_2_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.045     0.551 r  symbolDecoder/handler/inputBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.551    shiftRegister/inputBuffer_reg[3]_0[1]
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X2Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[1]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/flagsDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.191ns (33.942%)  route 0.372ns (66.058%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[1]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[1]/Q
                         net (fo=11, routed)          0.163     0.309    symbolDecoder/handler/keyboardDataBuffer[1]
    SLICE_X2Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  symbolDecoder/handler/flagsDelayed_i_1/O
                         net (fo=2, routed)           0.208     0.563    shiftRegister/flags[0]
    SLICE_X2Y60          FDRE                                         r  shiftRegister/flagsDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X2Y60          FDRE                                         r  shiftRegister/flagsDelayed_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.191ns (33.941%)  route 0.372ns (66.059%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=5, routed)           0.131     0.277    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  symbolDecoder/handler/inputBuffer[3]_i_1/O
                         net (fo=4, routed)           0.240     0.563    shiftRegister/E[0]
    SLICE_X3Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X3Y61          FDRE                                         r  shiftRegister/inputBuffer_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.191ns (31.371%)  route 0.418ns (68.629%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=5, routed)           0.131     0.277    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  symbolDecoder/handler/inputBuffer[3]_i_1/O
                         net (fo=4, routed)           0.286     0.609    shiftRegister/E[0]
    SLICE_X4Y62          FDRE                                         r  shiftRegister/inputBuffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.870     2.035    shiftRegister/CLK
    SLICE_X4Y62          FDRE                                         r  shiftRegister/inputBuffer_reg[3]/C





