$date
	Sun Oct 23 07:19:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#575020
b10101 !
1"
#575022
b10101 &
b10101 %
1$
#575023
0"
#575026
b1000000 &
b1000000 %
#575030
b100000 &
b100000 %
#575034
b10000 &
b10000 %
#575038
b1000 &
b1000 %
#575042
b100 &
b100 %
#575046
b10 &
b10 %
#575050
b1 &
b1 %
1#
#575054
b0 &
0#
b0 %
0$
#1564140
b11100 !
1"
#1564142
b11100 &
b11100 %
1$
#1564143
0"
#1564146
b1110 &
b1110 %
#1564150
b111 &
b111 %
#1564154
b10110 &
b10110 %
#1564158
b1011 &
b1011 %
#1564162
b100010 &
b100010 %
#1564166
b10001 &
b10001 %
#1564170
b110100 &
b110100 %
#1564174
b11010 &
b11010 %
#1564178
b1101 &
b1101 %
#1564182
b101000 &
b101000 %
#1564186
b10100 &
b10100 %
#1564190
b1010 &
b1010 %
#1564194
b101 &
b101 %
#1564198
b10000 &
b10000 %
#1564202
b1000 &
b1000 %
#1564206
b100 &
b100 %
#1564210
b10 &
b10 %
#1564214
b1 &
1#
b1 %
#1564218
b0 &
b0 %
0#
0$
#2547221
b11010 !
1"
#2547222
b11010 &
b11010 %
1$
#2547223
0"
#2547226
b1101 &
b1101 %
#2547230
b101000 &
b101000 %
#2547234
b10100 &
b10100 %
#2547238
b1010 &
b1010 %
#2547242
b101 &
b101 %
#2547246
b10000 &
b10000 %
#2547250
b1000 &
b1000 %
#2547254
b100 &
b100 %
#2547258
b10 &
b10 %
#2547262
b1 &
1#
b1 %
#2547266
b0 &
b0 %
0#
0$
#4500012
