{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493325971868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493325971868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 16:46:11 2017 " "Processing started: Thu Apr 27 16:46:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493325971868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493325971868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicrocomputerPCB -c MicrocomputerPCB " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicrocomputerPCB -c MicrocomputerPCB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493325971868 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493325973178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973711 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/mmapper/mem_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/mmapper/mem_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mapper-rtl " "Found design unit 1: mem_mapper-rtl" {  } { { "../Components/MMAPPER/mem_mapper.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/MMAPPER/mem_mapper.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973739 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mapper " "Found entity 1: mem_mapper" {  } { { "../Components/MMAPPER/mem_mapper.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/MMAPPER/mem_mapper.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/mmapper2/mem_mapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/mmapper2/mem_mapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mapper2-rtl " "Found design unit 1: mem_mapper2-rtl" {  } { { "../Components/MMAPPER2/mem_mapper2.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/MMAPPER2/mem_mapper2.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973754 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mapper2 " "Found entity 1: mem_mapper2" {  } { { "../Components/MMAPPER2/mem_mapper2.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/MMAPPER2/mem_mapper2.vhd" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/gpio/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/gpio/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-rtl " "Found design unit 1: gpio-rtl" {  } { { "../Components/GPIO/gpio.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/GPIO/gpio.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973766 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../Components/GPIO/gpio.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/GPIO/gpio.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/SBCTextDisplayRGB.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973788 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973790 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973794 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973796 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/m6809p/cpu09p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/m6809p/cpu09p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09p-rtl " "Found design unit 1: cpu09p-rtl" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/M6809p/cpu09p.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973843 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09p " "Found entity 1: cpu09p" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/M6809p/cpu09p.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/SDCARD/sd_controller.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973862 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/SDCARD/sd_controller.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp6809byneilc-2/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973872 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"baud_div\";  expecting \"(\", or \"'\", or \".\" Microcomputer.vhd(519) " "VHDL syntax error at Microcomputer.vhd(519) near text \"baud_div\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/MicrocomputerPCB/Microcomputer.vhd" 519 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493325973875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file microcomputer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/MicrocomputerPCB/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973879 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/MicrocomputerPCB/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/MicrocomputerPCB/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973882 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/MicrocomputerPCB/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/MicrocomputerPCB/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973885 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/multicomp6809byNeilC-2/MicrocomputerPCB/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493325973885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493325973885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493325974336 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 27 16:46:14 2017 " "Processing ended: Thu Apr 27 16:46:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493325974336 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493325974336 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493325974336 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493325974336 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493325974990 ""}
