FIRRTL version 1.1.0
circuit Core :
  module Alu :
    input clock : Clock
    input reset : UInt<1>
    input io_command : UInt<8>
    input io_a : UInt<32>
    input io_b : UInt<32>
    output io_zero : UInt<1>
    output io_out : UInt<32>

    node _io_zero_T = eq(io_out, UInt<32>("h0")) @[Alu.scala 15:22]
    node _io_out_T = eq(io_command, UInt<8>("h1")) @[Alu.scala 18:17]
    node _io_out_T_1 = add(io_a, io_b) @[Alu.scala 18:40]
    node _io_out_T_2 = tail(_io_out_T_1, 1) @[Alu.scala 18:40]
    node _io_out_T_3 = eq(io_command, UInt<8>("h2")) @[Alu.scala 19:17]
    node _io_out_T_4 = sub(io_a, io_b) @[Alu.scala 19:40]
    node _io_out_T_5 = tail(_io_out_T_4, 1) @[Alu.scala 19:40]
    node _io_out_T_6 = eq(io_command, UInt<8>("h3")) @[Alu.scala 20:17]
    node _io_out_T_7 = and(io_a, io_b) @[Alu.scala 20:40]
    node _io_out_T_8 = eq(io_command, UInt<8>("h4")) @[Alu.scala 21:17]
    node _io_out_T_9 = or(io_a, io_b) @[Alu.scala 21:40]
    node _io_out_T_10 = eq(io_command, UInt<8>("h5")) @[Alu.scala 22:17]
    node _io_out_T_11 = xor(io_a, io_b) @[Alu.scala 22:40]
    node _io_out_T_12 = eq(io_command, UInt<8>("h6")) @[Alu.scala 23:17]
    node _io_out_T_13 = bits(io_b, 4, 0) @[Alu.scala 23:47]
    node _io_out_T_14 = dshr(io_a, _io_out_T_13) @[Alu.scala 23:40]
    node _io_out_T_15 = eq(io_command, UInt<8>("h7")) @[Alu.scala 24:17]
    node _io_out_T_16 = asSInt(io_a) @[Alu.scala 24:40]
    node _io_out_T_17 = bits(io_b, 4, 0) @[Alu.scala 24:54]
    node _io_out_T_18 = dshr(_io_out_T_16, _io_out_T_17) @[Alu.scala 24:47]
    node _io_out_T_19 = asUInt(_io_out_T_18) @[Alu.scala 24:62]
    node _io_out_T_20 = eq(io_command, UInt<8>("h8")) @[Alu.scala 25:17]
    node _io_out_T_21 = bits(io_b, 4, 0) @[Alu.scala 25:47]
    node _io_out_T_22 = dshl(io_a, _io_out_T_21) @[Alu.scala 25:40]
    node _io_out_T_23 = mux(_io_out_T_20, _io_out_T_22, UInt<32>("h0")) @[Mux.scala 101:16]
    node _io_out_T_24 = mux(_io_out_T_15, _io_out_T_19, _io_out_T_23) @[Mux.scala 101:16]
    node _io_out_T_25 = mux(_io_out_T_12, _io_out_T_14, _io_out_T_24) @[Mux.scala 101:16]
    node _io_out_T_26 = mux(_io_out_T_10, _io_out_T_11, _io_out_T_25) @[Mux.scala 101:16]
    node _io_out_T_27 = mux(_io_out_T_8, _io_out_T_9, _io_out_T_26) @[Mux.scala 101:16]
    node _io_out_T_28 = mux(_io_out_T_6, _io_out_T_7, _io_out_T_27) @[Mux.scala 101:16]
    node _io_out_T_29 = mux(_io_out_T_3, _io_out_T_5, _io_out_T_28) @[Mux.scala 101:16]
    node _io_out_T_30 = mux(_io_out_T, _io_out_T_2, _io_out_T_29) @[Mux.scala 101:16]
    io_zero <= _io_zero_T @[Alu.scala 15:11]
    io_out <= bits(_io_out_T_30, 31, 0) @[Alu.scala 17:10]

  module Core :
    input clock : Clock
    input reset : UInt<1>
    output io_out : UInt<32>

    mem mem : @[Core.scala 14:16]
      data-type => UInt<8>
      depth => 6144
      read-latency => 0
      write-latency => 1
      reader => instr_MPORT
      reader => instr_MPORT_1
      reader => instr_MPORT_2
      reader => instr_MPORT_3
      reader => instr_MPORT_4
      reader => instr_MPORT_5
      read-under-write => undefined
    inst alu of Alu @[Core.scala 44:19]
    reg pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc) @[Core.scala 17:19]
    node _instr_T = add(pc, UInt<1>("h0")) @[Core.scala 29:38]
    node _instr_T_1 = tail(_instr_T, 1) @[Core.scala 29:38]
    node _instr_T_2 = bits(_instr_T_1, 12, 0) @[Core.scala 29:34]
    node _instr_T_3 = add(pc, UInt<1>("h1")) @[Core.scala 29:38]
    node _instr_T_4 = tail(_instr_T_3, 1) @[Core.scala 29:38]
    node _instr_T_5 = bits(_instr_T_4, 12, 0) @[Core.scala 29:34]
    node _instr_T_6 = add(pc, UInt<2>("h2")) @[Core.scala 29:38]
    node _instr_T_7 = tail(_instr_T_6, 1) @[Core.scala 29:38]
    node _instr_T_8 = bits(_instr_T_7, 12, 0) @[Core.scala 29:34]
    node _instr_T_9 = add(pc, UInt<2>("h3")) @[Core.scala 29:38]
    node _instr_T_10 = tail(_instr_T_9, 1) @[Core.scala 29:38]
    node _instr_T_11 = bits(_instr_T_10, 12, 0) @[Core.scala 29:34]
    node _instr_T_12 = add(pc, UInt<3>("h4")) @[Core.scala 29:38]
    node _instr_T_13 = tail(_instr_T_12, 1) @[Core.scala 29:38]
    node _instr_T_14 = bits(_instr_T_13, 12, 0) @[Core.scala 29:34]
    node _instr_T_15 = add(pc, UInt<3>("h5")) @[Core.scala 29:38]
    node _instr_T_16 = tail(_instr_T_15, 1) @[Core.scala 29:38]
    node _instr_T_17 = bits(_instr_T_16, 12, 0) @[Core.scala 29:34]
    node instr_lo_hi = cat(mem.instr_MPORT_2.data, mem.instr_MPORT_1.data) @[Cat.scala 33:92]
    node instr_lo = cat(instr_lo_hi, mem.instr_MPORT.data) @[Cat.scala 33:92]
    node instr_hi_hi = cat(mem.instr_MPORT_5.data, mem.instr_MPORT_4.data) @[Cat.scala 33:92]
    node instr_hi = cat(instr_hi_hi, mem.instr_MPORT_3.data) @[Cat.scala 33:92]
    node _instr_T_18 = cat(instr_hi, instr_lo) @[Cat.scala 33:92]
    node instr = _instr_T_18 @[Core.scala 19:24 28:9]
    node _opcode_T = bits(instr, 4, 0) @[Core.scala 33:22]
    node _opcode_sub_T = bits(instr, 7, 5) @[Core.scala 34:22]
    node _rd_T = bits(instr, 12, 8) @[Core.scala 35:22]
    node _rs1_T = bits(instr, 17, 13) @[Core.scala 36:22]
    node _rs2_T = bits(instr, 22, 18) @[Core.scala 37:22]
    node _imm_T = bits(instr, 47, 16) @[Core.scala 38:22]
    reg regfile_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_0) @[Core.scala 41:24]
    reg regfile_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_1) @[Core.scala 41:24]
    reg regfile_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_2) @[Core.scala 41:24]
    reg regfile_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_3) @[Core.scala 41:24]
    reg regfile_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_4) @[Core.scala 41:24]
    reg regfile_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_5) @[Core.scala 41:24]
    reg regfile_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_6) @[Core.scala 41:24]
    reg regfile_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_7) @[Core.scala 41:24]
    reg regfile_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_8) @[Core.scala 41:24]
    reg regfile_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_9) @[Core.scala 41:24]
    reg regfile_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_10) @[Core.scala 41:24]
    reg regfile_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_11) @[Core.scala 41:24]
    reg regfile_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_12) @[Core.scala 41:24]
    reg regfile_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_13) @[Core.scala 41:24]
    reg regfile_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_14) @[Core.scala 41:24]
    reg regfile_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_15) @[Core.scala 41:24]
    reg regfile_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_16) @[Core.scala 41:24]
    reg regfile_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_17) @[Core.scala 41:24]
    reg regfile_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_18) @[Core.scala 41:24]
    reg regfile_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_19) @[Core.scala 41:24]
    reg regfile_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_20) @[Core.scala 41:24]
    reg regfile_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_21) @[Core.scala 41:24]
    reg regfile_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_22) @[Core.scala 41:24]
    reg regfile_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_23) @[Core.scala 41:24]
    reg regfile_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_24) @[Core.scala 41:24]
    reg regfile_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_25) @[Core.scala 41:24]
    reg regfile_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_26) @[Core.scala 41:24]
    reg regfile_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_27) @[Core.scala 41:24]
    reg regfile_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_28) @[Core.scala 41:24]
    reg regfile_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_29) @[Core.scala 41:24]
    reg regfile_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_30) @[Core.scala 41:24]
    reg regfile_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regfile_31) @[Core.scala 41:24]
    node opcode = _opcode_T @[Core.scala 20:24 33:14]
    node _command_T = eq(opcode, UInt<5>("h1")) @[Core.scala 49:13]
    node opcode_sub = _opcode_sub_T @[Core.scala 21:24 34:14]
    node _command_T_1 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 49:40]
    node _command_T_2 = and(_command_T, _command_T_1) @[Core.scala 49:26]
    node _command_T_3 = eq(opcode, UInt<5>("h1")) @[Core.scala 50:13]
    node _command_T_4 = eq(opcode_sub, UInt<3>("h2")) @[Core.scala 50:40]
    node _command_T_5 = and(_command_T_3, _command_T_4) @[Core.scala 50:26]
    node _command_T_6 = eq(opcode, UInt<5>("h2")) @[Core.scala 52:13]
    node _command_T_7 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 52:40]
    node _command_T_8 = and(_command_T_6, _command_T_7) @[Core.scala 52:26]
    node _command_T_9 = eq(opcode, UInt<5>("h2")) @[Core.scala 53:13]
    node _command_T_10 = eq(opcode_sub, UInt<3>("h2")) @[Core.scala 53:40]
    node _command_T_11 = and(_command_T_9, _command_T_10) @[Core.scala 53:26]
    node _command_T_12 = eq(opcode, UInt<5>("h3")) @[Core.scala 55:13]
    node _command_T_13 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 55:40]
    node _command_T_14 = and(_command_T_12, _command_T_13) @[Core.scala 55:26]
    node _command_T_15 = eq(opcode, UInt<5>("h3")) @[Core.scala 56:13]
    node _command_T_16 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 56:40]
    node _command_T_17 = and(_command_T_15, _command_T_16) @[Core.scala 56:26]
    node _command_T_18 = eq(opcode, UInt<5>("h3")) @[Core.scala 57:13]
    node _command_T_19 = eq(opcode_sub, UInt<3>("h2")) @[Core.scala 57:40]
    node _command_T_20 = and(_command_T_18, _command_T_19) @[Core.scala 57:26]
    node _command_T_21 = eq(opcode, UInt<5>("h3")) @[Core.scala 58:13]
    node _command_T_22 = eq(opcode_sub, UInt<3>("h3")) @[Core.scala 58:40]
    node _command_T_23 = and(_command_T_21, _command_T_22) @[Core.scala 58:26]
    node _command_T_24 = eq(opcode, UInt<5>("h3")) @[Core.scala 59:13]
    node _command_T_25 = eq(opcode_sub, UInt<3>("h4")) @[Core.scala 59:40]
    node _command_T_26 = and(_command_T_24, _command_T_25) @[Core.scala 59:26]
    node _command_T_27 = eq(opcode, UInt<5>("h4")) @[Core.scala 61:13]
    node _command_T_28 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 61:40]
    node _command_T_29 = and(_command_T_27, _command_T_28) @[Core.scala 61:26]
    node _command_T_30 = eq(opcode, UInt<5>("h5")) @[Core.scala 63:13]
    node _command_T_31 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 63:40]
    node _command_T_32 = and(_command_T_30, _command_T_31) @[Core.scala 63:26]
    node _command_T_33 = eq(opcode, UInt<5>("h6")) @[Core.scala 65:13]
    node _command_T_34 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 65:40]
    node _command_T_35 = and(_command_T_33, _command_T_34) @[Core.scala 65:26]
    node _command_T_36 = eq(opcode, UInt<5>("h6")) @[Core.scala 66:13]
    node _command_T_37 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 66:40]
    node _command_T_38 = and(_command_T_36, _command_T_37) @[Core.scala 66:26]
    node _command_T_39 = eq(opcode, UInt<5>("h7")) @[Core.scala 68:13]
    node _command_T_40 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 68:40]
    node _command_T_41 = and(_command_T_39, _command_T_40) @[Core.scala 68:26]
    node _command_T_42 = eq(opcode, UInt<5>("h7")) @[Core.scala 69:13]
    node _command_T_43 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 69:40]
    node _command_T_44 = and(_command_T_42, _command_T_43) @[Core.scala 69:26]
    node _command_T_45 = eq(opcode, UInt<5>("h7")) @[Core.scala 70:13]
    node _command_T_46 = eq(opcode_sub, UInt<3>("h2")) @[Core.scala 70:40]
    node _command_T_47 = and(_command_T_45, _command_T_46) @[Core.scala 70:26]
    node _command_T_48 = eq(opcode, UInt<5>("h7")) @[Core.scala 71:13]
    node _command_T_49 = eq(opcode_sub, UInt<3>("h3")) @[Core.scala 71:40]
    node _command_T_50 = and(_command_T_48, _command_T_49) @[Core.scala 71:26]
    node _command_T_51 = eq(opcode, UInt<5>("h7")) @[Core.scala 72:13]
    node _command_T_52 = eq(opcode_sub, UInt<3>("h4")) @[Core.scala 72:40]
    node _command_T_53 = and(_command_T_51, _command_T_52) @[Core.scala 72:26]
    node _command_T_54 = eq(opcode, UInt<5>("h7")) @[Core.scala 73:13]
    node _command_T_55 = eq(opcode_sub, UInt<3>("h5")) @[Core.scala 73:40]
    node _command_T_56 = and(_command_T_54, _command_T_55) @[Core.scala 73:26]
    node _command_T_57 = eq(opcode, UInt<5>("h8")) @[Core.scala 75:13]
    node _command_T_58 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 75:40]
    node _command_T_59 = and(_command_T_57, _command_T_58) @[Core.scala 75:26]
    node _command_T_60 = eq(opcode, UInt<5>("h8")) @[Core.scala 76:13]
    node _command_T_61 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 76:40]
    node _command_T_62 = and(_command_T_60, _command_T_61) @[Core.scala 76:26]
    node _command_T_63 = eq(opcode, UInt<5>("h8")) @[Core.scala 77:13]
    node _command_T_64 = eq(opcode_sub, UInt<3>("h2")) @[Core.scala 77:40]
    node _command_T_65 = and(_command_T_63, _command_T_64) @[Core.scala 77:26]
    node _command_T_66 = eq(opcode, UInt<5>("h8")) @[Core.scala 78:13]
    node _command_T_67 = eq(opcode_sub, UInt<3>("h3")) @[Core.scala 78:40]
    node _command_T_68 = and(_command_T_66, _command_T_67) @[Core.scala 78:26]
    node _command_T_69 = eq(opcode, UInt<5>("h8")) @[Core.scala 79:13]
    node _command_T_70 = eq(opcode_sub, UInt<3>("h4")) @[Core.scala 79:40]
    node _command_T_71 = and(_command_T_69, _command_T_70) @[Core.scala 79:26]
    node _command_T_72 = eq(opcode, UInt<5>("h8")) @[Core.scala 80:13]
    node _command_T_73 = eq(opcode_sub, UInt<3>("h5")) @[Core.scala 80:40]
    node _command_T_74 = and(_command_T_72, _command_T_73) @[Core.scala 80:26]
    node _command_T_75 = mux(_command_T_74, UInt<8>("h8"), UInt<8>("h0")) @[Mux.scala 101:16]
    node _command_T_76 = mux(_command_T_71, UInt<8>("h7"), _command_T_75) @[Mux.scala 101:16]
    node _command_T_77 = mux(_command_T_68, UInt<8>("h6"), _command_T_76) @[Mux.scala 101:16]
    node _command_T_78 = mux(_command_T_65, UInt<8>("h5"), _command_T_77) @[Mux.scala 101:16]
    node _command_T_79 = mux(_command_T_62, UInt<8>("h4"), _command_T_78) @[Mux.scala 101:16]
    node _command_T_80 = mux(_command_T_59, UInt<8>("h3"), _command_T_79) @[Mux.scala 101:16]
    node _command_T_81 = mux(_command_T_56, UInt<8>("h8"), _command_T_80) @[Mux.scala 101:16]
    node _command_T_82 = mux(_command_T_53, UInt<8>("h7"), _command_T_81) @[Mux.scala 101:16]
    node _command_T_83 = mux(_command_T_50, UInt<8>("h6"), _command_T_82) @[Mux.scala 101:16]
    node _command_T_84 = mux(_command_T_47, UInt<8>("h5"), _command_T_83) @[Mux.scala 101:16]
    node _command_T_85 = mux(_command_T_44, UInt<8>("h4"), _command_T_84) @[Mux.scala 101:16]
    node _command_T_86 = mux(_command_T_41, UInt<8>("h3"), _command_T_85) @[Mux.scala 101:16]
    node _command_T_87 = mux(_command_T_38, UInt<8>("h1"), _command_T_86) @[Mux.scala 101:16]
    node _command_T_88 = mux(_command_T_35, UInt<8>("h1"), _command_T_87) @[Mux.scala 101:16]
    node _command_T_89 = mux(_command_T_32, UInt<8>("h1"), _command_T_88) @[Mux.scala 101:16]
    node _command_T_90 = mux(_command_T_29, UInt<8>("h1"), _command_T_89) @[Mux.scala 101:16]
    node _command_T_91 = mux(_command_T_26, UInt<8>("h1"), _command_T_90) @[Mux.scala 101:16]
    node _command_T_92 = mux(_command_T_23, UInt<8>("h2"), _command_T_91) @[Mux.scala 101:16]
    node _command_T_93 = mux(_command_T_20, UInt<8>("h2"), _command_T_92) @[Mux.scala 101:16]
    node _command_T_94 = mux(_command_T_17, UInt<8>("h2"), _command_T_93) @[Mux.scala 101:16]
    node _command_T_95 = mux(_command_T_14, UInt<8>("h2"), _command_T_94) @[Mux.scala 101:16]
    node _command_T_96 = mux(_command_T_11, UInt<8>("h2"), _command_T_95) @[Mux.scala 101:16]
    node _command_T_97 = mux(_command_T_8, UInt<8>("h1"), _command_T_96) @[Mux.scala 101:16]
    node _command_T_98 = mux(_command_T_5, UInt<8>("h2"), _command_T_97) @[Mux.scala 101:16]
    node _command_T_99 = mux(_command_T_2, UInt<8>("h1"), _command_T_98) @[Mux.scala 101:16]
    node _alu_io_a_T = eq(opcode, UInt<5>("h2")) @[Core.scala 86:13]
    node _alu_io_a_T_1 = eq(opcode, UInt<5>("h3")) @[Core.scala 87:13]
    node _alu_io_a_T_2 = eq(opcode_sub, UInt<3>("h4")) @[Core.scala 87:40]
    node _alu_io_a_T_3 = and(_alu_io_a_T_1, _alu_io_a_T_2) @[Core.scala 87:26]
    node _alu_io_a_T_4 = eq(opcode, UInt<5>("h4")) @[Core.scala 88:13]
    node _alu_io_a_T_5 = eq(opcode, UInt<5>("h5")) @[Core.scala 89:13]
    node _alu_io_a_T_6 = eq(opcode, UInt<5>("h6")) @[Core.scala 90:13]
    node _alu_io_a_T_7 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 90:40]
    node _alu_io_a_T_8 = and(_alu_io_a_T_6, _alu_io_a_T_7) @[Core.scala 90:26]
    node _alu_io_a_T_9 = eq(opcode, UInt<5>("h6")) @[Core.scala 91:13]
    node _alu_io_a_T_10 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 91:40]
    node _alu_io_a_T_11 = and(_alu_io_a_T_9, _alu_io_a_T_10) @[Core.scala 91:26]
    node _alu_io_a_T_12 = eq(opcode, UInt<5>("h8")) @[Core.scala 92:13]
    node rs1 = _rs1_T @[Core.scala 23:24 36:14]
    node _GEN_0 = validif(eq(UInt<1>("h0"), rs1), regfile_0) @[Mux.scala 101:{16,16}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), rs1), regfile_1, _GEN_0) @[Mux.scala 101:{16,16}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), rs1), regfile_2, _GEN_1) @[Mux.scala 101:{16,16}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), rs1), regfile_3, _GEN_2) @[Mux.scala 101:{16,16}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), rs1), regfile_4, _GEN_3) @[Mux.scala 101:{16,16}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), rs1), regfile_5, _GEN_4) @[Mux.scala 101:{16,16}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), rs1), regfile_6, _GEN_5) @[Mux.scala 101:{16,16}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), rs1), regfile_7, _GEN_6) @[Mux.scala 101:{16,16}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), rs1), regfile_8, _GEN_7) @[Mux.scala 101:{16,16}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), rs1), regfile_9, _GEN_8) @[Mux.scala 101:{16,16}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), rs1), regfile_10, _GEN_9) @[Mux.scala 101:{16,16}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), rs1), regfile_11, _GEN_10) @[Mux.scala 101:{16,16}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), rs1), regfile_12, _GEN_11) @[Mux.scala 101:{16,16}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), rs1), regfile_13, _GEN_12) @[Mux.scala 101:{16,16}]
    node _GEN_14 = mux(eq(UInt<4>("he"), rs1), regfile_14, _GEN_13) @[Mux.scala 101:{16,16}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), rs1), regfile_15, _GEN_14) @[Mux.scala 101:{16,16}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), rs1), regfile_16, _GEN_15) @[Mux.scala 101:{16,16}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), rs1), regfile_17, _GEN_16) @[Mux.scala 101:{16,16}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), rs1), regfile_18, _GEN_17) @[Mux.scala 101:{16,16}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), rs1), regfile_19, _GEN_18) @[Mux.scala 101:{16,16}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), rs1), regfile_20, _GEN_19) @[Mux.scala 101:{16,16}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), rs1), regfile_21, _GEN_20) @[Mux.scala 101:{16,16}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), rs1), regfile_22, _GEN_21) @[Mux.scala 101:{16,16}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), rs1), regfile_23, _GEN_22) @[Mux.scala 101:{16,16}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), rs1), regfile_24, _GEN_23) @[Mux.scala 101:{16,16}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), rs1), regfile_25, _GEN_24) @[Mux.scala 101:{16,16}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), rs1), regfile_26, _GEN_25) @[Mux.scala 101:{16,16}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), rs1), regfile_27, _GEN_26) @[Mux.scala 101:{16,16}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), rs1), regfile_28, _GEN_27) @[Mux.scala 101:{16,16}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), rs1), regfile_29, _GEN_28) @[Mux.scala 101:{16,16}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), rs1), regfile_30, _GEN_29) @[Mux.scala 101:{16,16}]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), rs1), regfile_31, _GEN_30) @[Mux.scala 101:{16,16}]
    node _regfile_rs1 = _GEN_31 @[Mux.scala 101:16]
    node _regfile_rs1_0 = _GEN_31 @[Mux.scala 101:16]
    node _alu_io_a_T_13 = mux(_alu_io_a_T_12, _regfile_rs1, _regfile_rs1_0) @[Mux.scala 101:16]
    node _regfile_rs1_1 = _GEN_31 @[Mux.scala 101:16]
    node _alu_io_a_T_14 = mux(_alu_io_a_T_11, _regfile_rs1_1, _alu_io_a_T_13) @[Mux.scala 101:16]
    node _regfile_rs1_2 = _GEN_31 @[Mux.scala 101:16]
    node _alu_io_a_T_15 = mux(_alu_io_a_T_8, _regfile_rs1_2, _alu_io_a_T_14) @[Mux.scala 101:16]
    node _regfile_rs1_3 = _GEN_31 @[Mux.scala 101:16]
    node _alu_io_a_T_16 = mux(_alu_io_a_T_5, _regfile_rs1_3, _alu_io_a_T_15) @[Mux.scala 101:16]
    node _regfile_rs1_4 = _GEN_31 @[Mux.scala 101:16]
    node _alu_io_a_T_17 = mux(_alu_io_a_T_4, _regfile_rs1_4, _alu_io_a_T_16) @[Mux.scala 101:16]
    node _regfile_rs1_5 = _GEN_31 @[Mux.scala 101:16]
    node _alu_io_a_T_18 = mux(_alu_io_a_T_3, _regfile_rs1_5, _alu_io_a_T_17) @[Mux.scala 101:16]
    node _regfile_rs1_6 = _GEN_31 @[Mux.scala 101:16]
    node _alu_io_a_T_19 = mux(_alu_io_a_T, _regfile_rs1_6, _alu_io_a_T_18) @[Mux.scala 101:16]
    node _alu_io_b_T = eq(opcode, UInt<5>("h1")) @[Core.scala 95:13]
    node _alu_io_b_T_1 = eq(opcode, UInt<5>("h2")) @[Core.scala 96:13]
    node _alu_io_b_T_2 = eq(opcode, UInt<5>("h3")) @[Core.scala 97:13]
    node _alu_io_b_T_3 = eq(opcode_sub, UInt<3>("h0")) @[Core.scala 97:40]
    node _alu_io_b_T_4 = and(_alu_io_b_T_2, _alu_io_b_T_3) @[Core.scala 97:26]
    node _alu_io_b_T_5 = eq(opcode, UInt<5>("h3")) @[Core.scala 98:13]
    node _alu_io_b_T_6 = eq(opcode_sub, UInt<3>("h1")) @[Core.scala 98:40]
    node _alu_io_b_T_7 = and(_alu_io_b_T_5, _alu_io_b_T_6) @[Core.scala 98:26]
    node _alu_io_b_T_8 = eq(opcode, UInt<5>("h3")) @[Core.scala 99:13]
    node _alu_io_b_T_9 = eq(opcode_sub, UInt<3>("h2")) @[Core.scala 99:40]
    node _alu_io_b_T_10 = and(_alu_io_b_T_8, _alu_io_b_T_9) @[Core.scala 99:26]
    node _alu_io_b_T_11 = eq(opcode, UInt<5>("h3")) @[Core.scala 100:13]
    node _alu_io_b_T_12 = eq(opcode_sub, UInt<3>("h3")) @[Core.scala 100:40]
    node _alu_io_b_T_13 = and(_alu_io_b_T_11, _alu_io_b_T_12) @[Core.scala 100:26]
    node _alu_io_b_T_14 = eq(opcode, UInt<5>("h3")) @[Core.scala 101:13]
    node _alu_io_b_T_15 = eq(opcode_sub, UInt<3>("h4")) @[Core.scala 101:40]
    node _alu_io_b_T_16 = and(_alu_io_b_T_14, _alu_io_b_T_15) @[Core.scala 101:26]
    node _alu_io_b_T_17 = eq(opcode, UInt<5>("h4")) @[Core.scala 102:13]
    node _alu_io_b_T_18 = eq(opcode, UInt<5>("h5")) @[Core.scala 103:13]
    node _alu_io_b_T_19 = eq(opcode, UInt<5>("h6")) @[Core.scala 104:13]
    node _alu_io_b_T_20 = eq(opcode, UInt<5>("h7")) @[Core.scala 105:13]
    node _alu_io_b_T_21 = eq(opcode, UInt<5>("h8")) @[Core.scala 106:13]
    node imm = _imm_T @[Core.scala 25:24 38:14]
    node _alu_io_b_T_22 = mux(_alu_io_b_T_21, imm, UInt<32>("h0")) @[Mux.scala 101:16]
    node rs2 = _rs2_T @[Core.scala 24:24 37:14]
    node _GEN_32 = validif(eq(UInt<1>("h0"), rs2), regfile_0) @[Mux.scala 101:{16,16}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), rs2), regfile_1, _GEN_32) @[Mux.scala 101:{16,16}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), rs2), regfile_2, _GEN_33) @[Mux.scala 101:{16,16}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), rs2), regfile_3, _GEN_34) @[Mux.scala 101:{16,16}]
    node _GEN_36 = mux(eq(UInt<3>("h4"), rs2), regfile_4, _GEN_35) @[Mux.scala 101:{16,16}]
    node _GEN_37 = mux(eq(UInt<3>("h5"), rs2), regfile_5, _GEN_36) @[Mux.scala 101:{16,16}]
    node _GEN_38 = mux(eq(UInt<3>("h6"), rs2), regfile_6, _GEN_37) @[Mux.scala 101:{16,16}]
    node _GEN_39 = mux(eq(UInt<3>("h7"), rs2), regfile_7, _GEN_38) @[Mux.scala 101:{16,16}]
    node _GEN_40 = mux(eq(UInt<4>("h8"), rs2), regfile_8, _GEN_39) @[Mux.scala 101:{16,16}]
    node _GEN_41 = mux(eq(UInt<4>("h9"), rs2), regfile_9, _GEN_40) @[Mux.scala 101:{16,16}]
    node _GEN_42 = mux(eq(UInt<4>("ha"), rs2), regfile_10, _GEN_41) @[Mux.scala 101:{16,16}]
    node _GEN_43 = mux(eq(UInt<4>("hb"), rs2), regfile_11, _GEN_42) @[Mux.scala 101:{16,16}]
    node _GEN_44 = mux(eq(UInt<4>("hc"), rs2), regfile_12, _GEN_43) @[Mux.scala 101:{16,16}]
    node _GEN_45 = mux(eq(UInt<4>("hd"), rs2), regfile_13, _GEN_44) @[Mux.scala 101:{16,16}]
    node _GEN_46 = mux(eq(UInt<4>("he"), rs2), regfile_14, _GEN_45) @[Mux.scala 101:{16,16}]
    node _GEN_47 = mux(eq(UInt<4>("hf"), rs2), regfile_15, _GEN_46) @[Mux.scala 101:{16,16}]
    node _GEN_48 = mux(eq(UInt<5>("h10"), rs2), regfile_16, _GEN_47) @[Mux.scala 101:{16,16}]
    node _GEN_49 = mux(eq(UInt<5>("h11"), rs2), regfile_17, _GEN_48) @[Mux.scala 101:{16,16}]
    node _GEN_50 = mux(eq(UInt<5>("h12"), rs2), regfile_18, _GEN_49) @[Mux.scala 101:{16,16}]
    node _GEN_51 = mux(eq(UInt<5>("h13"), rs2), regfile_19, _GEN_50) @[Mux.scala 101:{16,16}]
    node _GEN_52 = mux(eq(UInt<5>("h14"), rs2), regfile_20, _GEN_51) @[Mux.scala 101:{16,16}]
    node _GEN_53 = mux(eq(UInt<5>("h15"), rs2), regfile_21, _GEN_52) @[Mux.scala 101:{16,16}]
    node _GEN_54 = mux(eq(UInt<5>("h16"), rs2), regfile_22, _GEN_53) @[Mux.scala 101:{16,16}]
    node _GEN_55 = mux(eq(UInt<5>("h17"), rs2), regfile_23, _GEN_54) @[Mux.scala 101:{16,16}]
    node _GEN_56 = mux(eq(UInt<5>("h18"), rs2), regfile_24, _GEN_55) @[Mux.scala 101:{16,16}]
    node _GEN_57 = mux(eq(UInt<5>("h19"), rs2), regfile_25, _GEN_56) @[Mux.scala 101:{16,16}]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), rs2), regfile_26, _GEN_57) @[Mux.scala 101:{16,16}]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), rs2), regfile_27, _GEN_58) @[Mux.scala 101:{16,16}]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), rs2), regfile_28, _GEN_59) @[Mux.scala 101:{16,16}]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), rs2), regfile_29, _GEN_60) @[Mux.scala 101:{16,16}]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), rs2), regfile_30, _GEN_61) @[Mux.scala 101:{16,16}]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), rs2), regfile_31, _GEN_62) @[Mux.scala 101:{16,16}]
    node _regfile_rs2 = _GEN_63 @[Mux.scala 101:16]
    node _alu_io_b_T_23 = mux(_alu_io_b_T_20, _regfile_rs2, _alu_io_b_T_22) @[Mux.scala 101:16]
    node _alu_io_b_T_24 = mux(_alu_io_b_T_19, imm, _alu_io_b_T_23) @[Mux.scala 101:16]
    node _alu_io_b_T_25 = mux(_alu_io_b_T_18, imm, _alu_io_b_T_24) @[Mux.scala 101:16]
    node _alu_io_b_T_26 = mux(_alu_io_b_T_17, imm, _alu_io_b_T_25) @[Mux.scala 101:16]
    node _alu_io_b_T_27 = mux(_alu_io_b_T_16, imm, _alu_io_b_T_26) @[Mux.scala 101:16]
    node _regfile_rs2_0 = _GEN_63 @[Mux.scala 101:16]
    node _alu_io_b_T_28 = mux(_alu_io_b_T_13, _regfile_rs2_0, _alu_io_b_T_27) @[Mux.scala 101:16]
    node _regfile_rs2_1 = _GEN_63 @[Mux.scala 101:16]
    node _alu_io_b_T_29 = mux(_alu_io_b_T_10, _regfile_rs2_1, _alu_io_b_T_28) @[Mux.scala 101:16]
    node _regfile_rs2_2 = _GEN_63 @[Mux.scala 101:16]
    node _alu_io_b_T_30 = mux(_alu_io_b_T_7, _regfile_rs2_2, _alu_io_b_T_29) @[Mux.scala 101:16]
    node _regfile_rs2_3 = _GEN_63 @[Mux.scala 101:16]
    node _alu_io_b_T_31 = mux(_alu_io_b_T_4, _regfile_rs2_3, _alu_io_b_T_30) @[Mux.scala 101:16]
    node _alu_io_b_T_32 = mux(_alu_io_b_T_1, imm, _alu_io_b_T_31) @[Mux.scala 101:16]
    node _regfile_rs2_4 = _GEN_63 @[Mux.scala 101:16]
    node _alu_io_b_T_33 = mux(_alu_io_b_T, _regfile_rs2_4, _alu_io_b_T_32) @[Mux.scala 101:16]
    node rd = _rd_T @[Core.scala 22:24 35:14]
    node _regfile_rd = alu.io_out @[Core.scala 110:{15,15}]
    node _GEN_64 = mux(eq(UInt<1>("h0"), rd), _regfile_rd, regfile_0) @[Core.scala 110:{15,15} 41:24]
    node _GEN_65 = mux(eq(UInt<1>("h1"), rd), _regfile_rd, regfile_1) @[Core.scala 110:{15,15} 41:24]
    node _GEN_66 = mux(eq(UInt<2>("h2"), rd), _regfile_rd, regfile_2) @[Core.scala 110:{15,15} 41:24]
    node _GEN_67 = mux(eq(UInt<2>("h3"), rd), _regfile_rd, regfile_3) @[Core.scala 110:{15,15} 41:24]
    node _GEN_68 = mux(eq(UInt<3>("h4"), rd), _regfile_rd, regfile_4) @[Core.scala 110:{15,15} 41:24]
    node _GEN_69 = mux(eq(UInt<3>("h5"), rd), _regfile_rd, regfile_5) @[Core.scala 110:{15,15} 41:24]
    node _GEN_70 = mux(eq(UInt<3>("h6"), rd), _regfile_rd, regfile_6) @[Core.scala 110:{15,15} 41:24]
    node _GEN_71 = mux(eq(UInt<3>("h7"), rd), _regfile_rd, regfile_7) @[Core.scala 110:{15,15} 41:24]
    node _GEN_72 = mux(eq(UInt<4>("h8"), rd), _regfile_rd, regfile_8) @[Core.scala 110:{15,15} 41:24]
    node _GEN_73 = mux(eq(UInt<4>("h9"), rd), _regfile_rd, regfile_9) @[Core.scala 110:{15,15} 41:24]
    node _GEN_74 = mux(eq(UInt<4>("ha"), rd), _regfile_rd, regfile_10) @[Core.scala 110:{15,15} 41:24]
    node _GEN_75 = mux(eq(UInt<4>("hb"), rd), _regfile_rd, regfile_11) @[Core.scala 110:{15,15} 41:24]
    node _GEN_76 = mux(eq(UInt<4>("hc"), rd), _regfile_rd, regfile_12) @[Core.scala 110:{15,15} 41:24]
    node _GEN_77 = mux(eq(UInt<4>("hd"), rd), _regfile_rd, regfile_13) @[Core.scala 110:{15,15} 41:24]
    node _GEN_78 = mux(eq(UInt<4>("he"), rd), _regfile_rd, regfile_14) @[Core.scala 110:{15,15} 41:24]
    node _GEN_79 = mux(eq(UInt<4>("hf"), rd), _regfile_rd, regfile_15) @[Core.scala 110:{15,15} 41:24]
    node _GEN_80 = mux(eq(UInt<5>("h10"), rd), _regfile_rd, regfile_16) @[Core.scala 110:{15,15} 41:24]
    node _GEN_81 = mux(eq(UInt<5>("h11"), rd), _regfile_rd, regfile_17) @[Core.scala 110:{15,15} 41:24]
    node _GEN_82 = mux(eq(UInt<5>("h12"), rd), _regfile_rd, regfile_18) @[Core.scala 110:{15,15} 41:24]
    node _GEN_83 = mux(eq(UInt<5>("h13"), rd), _regfile_rd, regfile_19) @[Core.scala 110:{15,15} 41:24]
    node _GEN_84 = mux(eq(UInt<5>("h14"), rd), _regfile_rd, regfile_20) @[Core.scala 110:{15,15} 41:24]
    node _GEN_85 = mux(eq(UInt<5>("h15"), rd), _regfile_rd, regfile_21) @[Core.scala 110:{15,15} 41:24]
    node _GEN_86 = mux(eq(UInt<5>("h16"), rd), _regfile_rd, regfile_22) @[Core.scala 110:{15,15} 41:24]
    node _GEN_87 = mux(eq(UInt<5>("h17"), rd), _regfile_rd, regfile_23) @[Core.scala 110:{15,15} 41:24]
    node _GEN_88 = mux(eq(UInt<5>("h18"), rd), _regfile_rd, regfile_24) @[Core.scala 110:{15,15} 41:24]
    node _GEN_89 = mux(eq(UInt<5>("h19"), rd), _regfile_rd, regfile_25) @[Core.scala 110:{15,15} 41:24]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), rd), _regfile_rd, regfile_26) @[Core.scala 110:{15,15} 41:24]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), rd), _regfile_rd, regfile_27) @[Core.scala 110:{15,15} 41:24]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), rd), _regfile_rd, regfile_28) @[Core.scala 110:{15,15} 41:24]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), rd), _regfile_rd, regfile_29) @[Core.scala 110:{15,15} 41:24]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), rd), _regfile_rd, regfile_30) @[Core.scala 110:{15,15} 41:24]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), rd), _regfile_rd, regfile_31) @[Core.scala 110:{15,15} 41:24]
    node _pc_T = add(pc, UInt<3>("h6")) @[Core.scala 116:12]
    node _pc_T_1 = tail(_pc_T, 1) @[Core.scala 116:12]
    node _regfile_WIRE_0 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_1 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_2 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_3 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_4 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_5 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_6 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_7 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_8 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_9 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_10 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_11 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_12 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_13 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_14 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_15 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_16 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_17 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_18 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_19 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_20 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_21 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_22 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_23 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_24 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_25 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_26 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_27 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_28 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_29 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_30 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node _regfile_WIRE_31 = UInt<32>("h0") @[Core.scala 41:{32,32}]
    node command = _command_T_99 @[Core.scala 47:21 48:11]
    io_out <= regfile_2 @[Core.scala 113:10]
    mem.instr_MPORT.addr <= _instr_T_2 @[Core.scala 29:34]
    mem.instr_MPORT.en <= UInt<1>("h1") @[Core.scala 29:34]
    mem.instr_MPORT.clk <= clock @[Core.scala 29:34]
    mem.instr_MPORT_1.addr <= _instr_T_5 @[Core.scala 29:34]
    mem.instr_MPORT_1.en <= UInt<1>("h1") @[Core.scala 29:34]
    mem.instr_MPORT_1.clk <= clock @[Core.scala 29:34]
    mem.instr_MPORT_2.addr <= _instr_T_8 @[Core.scala 29:34]
    mem.instr_MPORT_2.en <= UInt<1>("h1") @[Core.scala 29:34]
    mem.instr_MPORT_2.clk <= clock @[Core.scala 29:34]
    mem.instr_MPORT_3.addr <= _instr_T_11 @[Core.scala 29:34]
    mem.instr_MPORT_3.en <= UInt<1>("h1") @[Core.scala 29:34]
    mem.instr_MPORT_3.clk <= clock @[Core.scala 29:34]
    mem.instr_MPORT_4.addr <= _instr_T_14 @[Core.scala 29:34]
    mem.instr_MPORT_4.en <= UInt<1>("h1") @[Core.scala 29:34]
    mem.instr_MPORT_4.clk <= clock @[Core.scala 29:34]
    mem.instr_MPORT_5.addr <= _instr_T_17 @[Core.scala 29:34]
    mem.instr_MPORT_5.en <= UInt<1>("h1") @[Core.scala 29:34]
    mem.instr_MPORT_5.clk <= clock @[Core.scala 29:34]
    pc <= mux(reset, UInt<32>("h0"), _pc_T_1) @[Core.scala 17:{19,19} 116:6]
    regfile_0 <= mux(reset, _regfile_WIRE_0, _GEN_64) @[Core.scala 41:{24,24}]
    regfile_1 <= mux(reset, _regfile_WIRE_1, _GEN_65) @[Core.scala 41:{24,24}]
    regfile_2 <= mux(reset, _regfile_WIRE_2, _GEN_66) @[Core.scala 41:{24,24}]
    regfile_3 <= mux(reset, _regfile_WIRE_3, _GEN_67) @[Core.scala 41:{24,24}]
    regfile_4 <= mux(reset, _regfile_WIRE_4, _GEN_68) @[Core.scala 41:{24,24}]
    regfile_5 <= mux(reset, _regfile_WIRE_5, _GEN_69) @[Core.scala 41:{24,24}]
    regfile_6 <= mux(reset, _regfile_WIRE_6, _GEN_70) @[Core.scala 41:{24,24}]
    regfile_7 <= mux(reset, _regfile_WIRE_7, _GEN_71) @[Core.scala 41:{24,24}]
    regfile_8 <= mux(reset, _regfile_WIRE_8, _GEN_72) @[Core.scala 41:{24,24}]
    regfile_9 <= mux(reset, _regfile_WIRE_9, _GEN_73) @[Core.scala 41:{24,24}]
    regfile_10 <= mux(reset, _regfile_WIRE_10, _GEN_74) @[Core.scala 41:{24,24}]
    regfile_11 <= mux(reset, _regfile_WIRE_11, _GEN_75) @[Core.scala 41:{24,24}]
    regfile_12 <= mux(reset, _regfile_WIRE_12, _GEN_76) @[Core.scala 41:{24,24}]
    regfile_13 <= mux(reset, _regfile_WIRE_13, _GEN_77) @[Core.scala 41:{24,24}]
    regfile_14 <= mux(reset, _regfile_WIRE_14, _GEN_78) @[Core.scala 41:{24,24}]
    regfile_15 <= mux(reset, _regfile_WIRE_15, _GEN_79) @[Core.scala 41:{24,24}]
    regfile_16 <= mux(reset, _regfile_WIRE_16, _GEN_80) @[Core.scala 41:{24,24}]
    regfile_17 <= mux(reset, _regfile_WIRE_17, _GEN_81) @[Core.scala 41:{24,24}]
    regfile_18 <= mux(reset, _regfile_WIRE_18, _GEN_82) @[Core.scala 41:{24,24}]
    regfile_19 <= mux(reset, _regfile_WIRE_19, _GEN_83) @[Core.scala 41:{24,24}]
    regfile_20 <= mux(reset, _regfile_WIRE_20, _GEN_84) @[Core.scala 41:{24,24}]
    regfile_21 <= mux(reset, _regfile_WIRE_21, _GEN_85) @[Core.scala 41:{24,24}]
    regfile_22 <= mux(reset, _regfile_WIRE_22, _GEN_86) @[Core.scala 41:{24,24}]
    regfile_23 <= mux(reset, _regfile_WIRE_23, _GEN_87) @[Core.scala 41:{24,24}]
    regfile_24 <= mux(reset, _regfile_WIRE_24, _GEN_88) @[Core.scala 41:{24,24}]
    regfile_25 <= mux(reset, _regfile_WIRE_25, _GEN_89) @[Core.scala 41:{24,24}]
    regfile_26 <= mux(reset, _regfile_WIRE_26, _GEN_90) @[Core.scala 41:{24,24}]
    regfile_27 <= mux(reset, _regfile_WIRE_27, _GEN_91) @[Core.scala 41:{24,24}]
    regfile_28 <= mux(reset, _regfile_WIRE_28, _GEN_92) @[Core.scala 41:{24,24}]
    regfile_29 <= mux(reset, _regfile_WIRE_29, _GEN_93) @[Core.scala 41:{24,24}]
    regfile_30 <= mux(reset, _regfile_WIRE_30, _GEN_94) @[Core.scala 41:{24,24}]
    regfile_31 <= mux(reset, _regfile_WIRE_31, _GEN_95) @[Core.scala 41:{24,24}]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_command <= command @[Core.scala 84:18]
    alu.io_a <= _alu_io_a_T_19 @[Core.scala 85:18]
    alu.io_b <= _alu_io_b_T_33 @[Core.scala 94:18]
