Analysis & Synthesis report for Minilab1_proj
Wed Feb  5 15:01:40 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Minilab1_proj|fifo_filler:filler|state
 12. State Machine - |Minilab1_proj|fifo_filler:filler|memory:mem_access|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Source assignments for FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 21. Source assignments for FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 22. Source assignments for FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 23. Source assignments for FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 24. Source assignments for FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 25. Source assignments for FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 26. Source assignments for FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 27. Source assignments for FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 28. Source assignments for FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated
 29. Parameter Settings for User Entity Instance: Top-level Entity: |Minilab1_proj
 30. Parameter Settings for User Entity Instance: fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[0]
 32. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac
 33. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[1]
 34. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[1]|MAC:mac
 35. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[2]
 36. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[2]|MAC:mac
 37. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[3]
 38. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[3]|MAC:mac
 39. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[4]
 40. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[4]|MAC:mac
 41. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[5]
 42. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[5]|MAC:mac
 43. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[6]
 44. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[6]|MAC:mac
 45. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[7]
 46. Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[7]|MAC:mac
 47. Parameter Settings for User Entity Instance: FIFO:input_fifo[0]
 48. Parameter Settings for User Entity Instance: FIFO:input_fifo[1]
 49. Parameter Settings for User Entity Instance: FIFO:input_fifo[2]
 50. Parameter Settings for User Entity Instance: FIFO:input_fifo[3]
 51. Parameter Settings for User Entity Instance: FIFO:input_fifo[4]
 52. Parameter Settings for User Entity Instance: FIFO:input_fifo[5]
 53. Parameter Settings for User Entity Instance: FIFO:input_fifo[6]
 54. Parameter Settings for User Entity Instance: FIFO:input_fifo[7]
 55. Parameter Settings for User Entity Instance: FIFO:input_fifo[8]
 56. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 57. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0
 58. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0
 59. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0
 60. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0
 61. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0
 62. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0
 63. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0
 64. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0
 65. Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0
 66. altsyncram Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "Multiplication:multiply|Multi_single:multi_single[7]"
 68. Port Connectivity Checks: "fifo_filler:filler|memory:mem_access|rom:memory"
 69. Port Connectivity Checks: "fifo_filler:filler|memory:mem_access"
 70. Port Connectivity Checks: "fifo_filler:filler"
 71. Signal Tap Logic Analyzer Settings
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Connections to In-System Debugging Instance "auto_signaltap_0"
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb  5 15:01:40 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; Minilab1_proj                                  ;
; Top-level Entity Name           ; Minilab1_proj                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1382                                           ;
; Total pins                      ; 70                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 4,352                                          ;
; Total DSP Blocks                ; 8                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Minilab1_proj      ; Minilab1_proj      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; input_mem.mif                                                      ; yes             ; User Memory Initialization File              ; I:/ECE554/ECE554-minilab1/input_mem.mif                                                      ;             ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; I:/ECE554/ECE554-minilab1/rom.v                                                              ;             ;
; Multiplication.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-minilab1/Multiplication.sv                                                  ;             ;
; Multi_single.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-minilab1/Multi_single.sv                                                    ;             ;
; memory.v                                                           ; yes             ; User Verilog HDL File                        ; I:/ECE554/ECE554-minilab1/memory.v                                                           ;             ;
; fifo_filler.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-minilab1/fifo_filler.sv                                                     ;             ;
; fifo.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; I:/ECE554/ECE554-minilab1/fifo.sv                                                            ;             ;
; minilab1_proj.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-minilab1/minilab1_proj.sv                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_tdg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/altsyncram_tdg1.tdf                                             ;             ;
; mac.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-minilab1/mac.sv                                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; db/altsyncram_kb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/altsyncram_kb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                        ; altera_sld  ;
; db/ip/sld988100c6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
; db/altsyncram_6tm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ECE554/ECE554-minilab1/db/altsyncram_6tm1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 852            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 768            ;
;     -- 7 input functions                    ; 74             ;
;     -- 6 input functions                    ; 184            ;
;     -- 5 input functions                    ; 121            ;
;     -- 4 input functions                    ; 168            ;
;     -- <=3 input functions                  ; 221            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1382           ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 4352           ;
;                                             ;                ;
; Total DSP Blocks                            ; 8              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1253           ;
; Total fan-out                               ; 10304          ;
; Average fan-out                             ; 4.18           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Minilab1_proj                                                                                                                          ; 768 (175)           ; 1382 (8)                  ; 4352              ; 8          ; 70   ; 0            ; |Minilab1_proj                                                                                                                                                                                                                                                                                                                                            ; Minilab1_proj                     ; work         ;
;    |FIFO:input_fifo[0]|                                                                                                                 ; 28 (28)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[0]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[1]|                                                                                                                 ; 29 (29)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[1]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[2]|                                                                                                                 ; 28 (28)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[2]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[3]|                                                                                                                 ; 28 (28)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[3]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[4]|                                                                                                                 ; 29 (29)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[4]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[5]|                                                                                                                 ; 28 (28)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[5]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[6]|                                                                                                                 ; 28 (28)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[6]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[7]|                                                                                                                 ; 28 (28)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[7]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |FIFO:input_fifo[8]|                                                                                                                 ; 30 (30)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[8]                                                                                                                                                                                                                                                                                                                         ; FIFO                              ; work         ;
;       |altsyncram:FIFO_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1_proj|FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_6tm1                   ; work         ;
;    |Multiplication:multiply|                                                                                                            ; 12 (4)              ; 334 (8)                   ; 0                 ; 8          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply                                                                                                                                                                                                                                                                                                                    ; Multiplication                    ; work         ;
;       |Multi_single:multi_single[0]|                                                                                                    ; 1 (0)               ; 43 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[0]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;       |Multi_single:multi_single[1]|                                                                                                    ; 1 (0)               ; 43 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[1]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[1]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;       |Multi_single:multi_single[2]|                                                                                                    ; 1 (0)               ; 43 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[2]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[2]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;       |Multi_single:multi_single[3]|                                                                                                    ; 1 (0)               ; 43 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[3]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[3]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;       |Multi_single:multi_single[4]|                                                                                                    ; 1 (0)               ; 43 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[4]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[4]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;       |Multi_single:multi_single[5]|                                                                                                    ; 1 (0)               ; 43 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[5]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[5]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;       |Multi_single:multi_single[6]|                                                                                                    ; 1 (0)               ; 43 (19)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[6]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[6]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;       |Multi_single:multi_single[7]|                                                                                                    ; 1 (0)               ; 25 (1)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[7]                                                                                                                                                                                                                                                                                       ; Multi_single                      ; work         ;
;          |MAC:mac|                                                                                                                      ; 1 (1)               ; 24 (24)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[7]|MAC:mac                                                                                                                                                                                                                                                                               ; MAC                               ; work         ;
;    |fifo_filler:filler|                                                                                                                 ; 24 (13)             ; 144 (68)                  ; 576               ; 0          ; 0    ; 0            ; |Minilab1_proj|fifo_filler:filler                                                                                                                                                                                                                                                                                                                         ; fifo_filler                       ; work         ;
;       |memory:mem_access|                                                                                                               ; 11 (11)             ; 76 (76)                   ; 576               ; 0          ; 0    ; 0            ; |Minilab1_proj|fifo_filler:filler|memory:mem_access                                                                                                                                                                                                                                                                                                       ; memory                            ; work         ;
;          |rom:memory|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1_proj|fifo_filler:filler|memory:mem_access|rom:memory                                                                                                                                                                                                                                                                                            ; rom                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1_proj|fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_tdg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1_proj|fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated                                                                                                                                                                                                                             ; altsyncram_tdg1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 209 (2)             ; 428 (26)                  ; 3200              ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 207 (0)             ; 402 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 207 (67)            ; 402 (174)                 ; 3200              ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_kb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb84:auto_generated                                                                                                                                                 ; altsyncram_kb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_29i:auto_generated                                                             ; cntr_29i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1_proj|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 9            ; 64           ; --           ; --           ; 576  ; input_mem.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 25           ; 128          ; 25           ; 3200 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 8           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |Minilab1_proj|fifo_filler:filler|memory:mem_access|rom:memory                                                                                                                                                                                                                     ; rom.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |Minilab1_proj|fifo_filler:filler|state                          ;
+-----------------+----------------+-----------------+----------------+------------+
; Name            ; state.EVALUATE ; state.PUSH_BYTE ; state.MEM_READ ; state.IDLE ;
+-----------------+----------------+-----------------+----------------+------------+
; state.IDLE      ; 0              ; 0               ; 0              ; 0          ;
; state.MEM_READ  ; 0              ; 0               ; 1              ; 1          ;
; state.PUSH_BYTE ; 0              ; 1               ; 0              ; 1          ;
; state.EVALUATE  ; 1              ; 0               ; 0              ; 1          ;
+-----------------+----------------+-----------------+----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |Minilab1_proj|fifo_filler:filler|memory:mem_access|state ;
+---------------+------------+---------------+------------------------------+
; Name          ; state.IDLE ; state.RESPOND ; state.WAIT                   ;
+---------------+------------+---------------+------------------------------+
; state.IDLE    ; 0          ; 0             ; 0                            ;
; state.WAIT    ; 1          ; 0             ; 1                            ;
; state.RESPOND ; 1          ; 1             ; 0                            ;
+---------------+------------+---------------+------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; fifo_filler:filler|state~4            ; Lost fanout        ;
; fifo_filler:filler|state~5            ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1382  ;
; Number of registers using Synchronous Clear  ; 432   ;
; Number of registers using Synchronous Load   ; 189   ;
; Number of registers using Asynchronous Clear ; 747   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 745   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                               ;
+------------------------------------------+-------------------------------+
; Register Name                            ; RAM Name                      ;
+------------------------------------------+-------------------------------+
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[8]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[8]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[7]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[7]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[6]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[6]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[5]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[5]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[4]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[4]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[3]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[3]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[2]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[2]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[1]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[1]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[0]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[1]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[2]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[3]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[4]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[5]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[6]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[7]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[8]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[9]  ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[10] ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[11] ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[12] ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[13] ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
; FIFO:input_fifo[0]|FIFO_rtl_0_bypass[14] ; FIFO:input_fifo[0]|FIFO_rtl_0 ;
+------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 56 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |Minilab1_proj|fifo_filler:filler|shiftdata[15]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Minilab1_proj|fifo_filler:filler|shiftdata[63]                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[7]|MAC:mac|Cout_in[14] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[6]|MAC:mac|Cout_in[8]  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[5]|MAC:mac|Cout_in[23] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[4]|MAC:mac|Cout_in[17] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[3]|MAC:mac|Cout_in[15] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[2]|MAC:mac|Cout_in[2]  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[1]|MAC:mac|Cout_in[23] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1_proj|Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[23] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[0]|cnt[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[1]|cnt[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1_proj|cnt[0]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[2]|cnt[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[3]|cnt[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[4]|cnt[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[5]|cnt[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[6]|cnt[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[7]|cnt[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[8]|cnt[3]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[8]|wptr[1]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[7]|wptr[2]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[6]|wptr[2]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[5]|wptr[2]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[4]|wptr[0]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[3]|wptr[1]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[2]|wptr[0]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[1]|wptr[0]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[0]|wptr[2]                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[8]|o_data_in[0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[7]|o_data_in[3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[6]|o_data_in[7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[5]|o_data_in[7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[4]|o_data_in[7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[3]|o_data_in[5]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[2]|o_data_in[6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[0]|o_data_in[0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab1_proj|FIFO:input_fifo[1]|o_data_in[1]                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Minilab1_proj|fifo_filler:filler|memory:mem_access|delay_counter[3]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1_proj|state[1]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|Mux0                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[8]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[7]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[6]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[5]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[4]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[3]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[2]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[1]|rptr                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|FIFO:input_fifo[0]|rptr                                                  ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |Minilab1_proj|Mux4                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Minilab1_proj|fifo_filler:filler|Selector0                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Minilab1_proj|Mux0                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Minilab1_proj ;
+----------------+---------+----------------------------------------------------+
; Parameter Name ; Value   ; Type                                               ;
+----------------+---------+----------------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                                    ;
; HEX_1          ; 1111001 ; Unsigned Binary                                    ;
; HEX_2          ; 0100100 ; Unsigned Binary                                    ;
; HEX_3          ; 0110000 ; Unsigned Binary                                    ;
; HEX_4          ; 0011001 ; Unsigned Binary                                    ;
; HEX_5          ; 0010010 ; Unsigned Binary                                    ;
; HEX_6          ; 0000010 ; Unsigned Binary                                    ;
; HEX_7          ; 1111000 ; Unsigned Binary                                    ;
; HEX_8          ; 0000000 ; Unsigned Binary                                    ;
; HEX_9          ; 0011000 ; Unsigned Binary                                    ;
; HEX_10         ; 0001000 ; Unsigned Binary                                    ;
; HEX_11         ; 0000011 ; Unsigned Binary                                    ;
; HEX_12         ; 1000110 ; Unsigned Binary                                    ;
; HEX_13         ; 0100001 ; Unsigned Binary                                    ;
; HEX_14         ; 0000110 ; Unsigned Binary                                    ;
; HEX_15         ; 0001110 ; Unsigned Binary                                    ;
; OFF            ; 1111111 ; Unsigned Binary                                    ;
+----------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; input_mem.mif        ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[0] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[1] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[1]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[2] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[2]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[3] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[3]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[4] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[4]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[5] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[5]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[6] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[6]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[7] ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiply|Multi_single:multi_single[7]|MAC:mac ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[0] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[1] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[2] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[3] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[4] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[5] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[6] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[7] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:input_fifo[8] ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DEPTH          ; 8     ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 25                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 25                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                              ;
; Entity Instance                           ; fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 64                                                                              ;
;     -- NUMWORDS_A                         ; 9                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[7]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[6]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[5]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[4]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[3]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[2]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[1]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
; Entity Instance                           ; FIFO:input_fifo[0]|altsyncram:FIFO_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplication:multiply|Multi_single:multi_single[7]"                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; EN_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_filler:filler|memory:mem_access|rom:memory"                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_filler:filler|memory:mem_access"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_filler:filler"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; address[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 25               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 864                         ;
;     CLR               ; 145                         ;
;     CLR SCLR          ; 126                         ;
;     ENA               ; 156                         ;
;     ENA CLR           ; 64                          ;
;     ENA CLR SCLR      ; 200                         ;
;     ENA CLR SLD       ; 56                          ;
;     SCLR              ; 8                           ;
;     plain             ; 109                         ;
; arriav_lcell_comb     ; 468                         ;
;     extend            ; 72                          ;
;         7 data inputs ; 72                          ;
;     normal            ; 396                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 129                         ;
;         5 data inputs ; 75                          ;
;         6 data inputs ; 111                         ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 95                          ;
; stratixv_ram_block    ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                         ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; Name                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                        ; Details ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; CLOCK_50                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                 ; N/A     ;
; Multiplication:multiply|C[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[0]  ; N/A     ;
; Multiplication:multiply|C[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[10] ; N/A     ;
; Multiplication:multiply|C[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[11] ; N/A     ;
; Multiplication:multiply|C[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[12] ; N/A     ;
; Multiplication:multiply|C[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[13] ; N/A     ;
; Multiplication:multiply|C[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[14] ; N/A     ;
; Multiplication:multiply|C[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[15] ; N/A     ;
; Multiplication:multiply|C[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[16] ; N/A     ;
; Multiplication:multiply|C[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[17] ; N/A     ;
; Multiplication:multiply|C[0][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[18] ; N/A     ;
; Multiplication:multiply|C[0][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[19] ; N/A     ;
; Multiplication:multiply|C[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[1]  ; N/A     ;
; Multiplication:multiply|C[0][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[20] ; N/A     ;
; Multiplication:multiply|C[0][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[21] ; N/A     ;
; Multiplication:multiply|C[0][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[22] ; N/A     ;
; Multiplication:multiply|C[0][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[23] ; N/A     ;
; Multiplication:multiply|C[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[2]  ; N/A     ;
; Multiplication:multiply|C[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[3]  ; N/A     ;
; Multiplication:multiply|C[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[4]  ; N/A     ;
; Multiplication:multiply|C[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[5]  ; N/A     ;
; Multiplication:multiply|C[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[6]  ; N/A     ;
; Multiplication:multiply|C[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[7]  ; N/A     ;
; Multiplication:multiply|C[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[8]  ; N/A     ;
; Multiplication:multiply|C[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac|Cout_in[9]  ; N/A     ;
; Multiplication:multiply|done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|set_done                                         ; N/A     ;
; Multiplication:multiply|done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Multiplication:multiply|set_done                                         ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Feb  5 15:01:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab1_proj -c Minilab1_proj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: I:/ECE554/ECE554-minilab1/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file multiplication.sv
    Info (12023): Found entity 1: Multiplication File: I:/ECE554/ECE554-minilab1/Multiplication.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multi_single.sv
    Info (12023): Found entity 1: Multi_single File: I:/ECE554/ECE554-minilab1/Multi_single.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: I:/ECE554/ECE554-minilab1/memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fifo_filler.sv
    Info (12023): Found entity 1: fifo_filler File: I:/ECE554/ECE554-minilab1/fifo_filler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: FIFO File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at fifo.sv(17): Parameter Declaration in module "FIFO" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 17
Warning (12125): Using design file minilab1_proj.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Minilab1_proj File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 7
Info (12127): Elaborating entity "Minilab1_proj" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at minilab1_proj.sv(64): object "C" assigned a value but never read File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 64
Warning (10230): Verilog HDL assignment warning at minilab1_proj.sv(173): truncated value with size 32 to match size of target (4) File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 173
Warning (10270): Verilog HDL Case Statement warning at minilab1_proj.sv(188): incomplete case statement has no default case item File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 188
Info (12128): Elaborating entity "fifo_filler" for hierarchy "fifo_filler:filler" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 101
Info (10264): Verilog HDL Case Statement information at fifo_filler.sv(46): all case item expressions in this case statement are onehot File: I:/ECE554/ECE554-minilab1/fifo_filler.sv Line: 46
Info (12128): Elaborating entity "memory" for hierarchy "fifo_filler:filler|memory:mem_access" File: I:/ECE554/ECE554-minilab1/fifo_filler.sv Line: 20
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5) File: I:/ECE554/ECE554-minilab1/memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4) File: I:/ECE554/ECE554-minilab1/memory.v Line: 52
Info (12128): Elaborating entity "rom" for hierarchy "fifo_filler:filler|memory:mem_access|rom:memory" File: I:/ECE554/ECE554-minilab1/memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component" File: I:/ECE554/ECE554-minilab1/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component" File: I:/ECE554/ECE554-minilab1/rom.v Line: 82
Info (12133): Instantiated megafunction "fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component" with the following parameter: File: I:/ECE554/ECE554-minilab1/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "input_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1 File: I:/ECE554/ECE554-minilab1/db/altsyncram_tdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "fifo_filler:filler|memory:mem_access|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Multiplication" for hierarchy "Multiplication:multiply" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 115
Warning (10230): Verilog HDL assignment warning at Multiplication.sv(25): truncated value with size 8 to match size of target (7) File: I:/ECE554/ECE554-minilab1/Multiplication.sv Line: 25
Info (12128): Elaborating entity "Multi_single" for hierarchy "Multiplication:multiply|Multi_single:multi_single[0]" File: I:/ECE554/ECE554-minilab1/Multiplication.sv Line: 45
Warning (12125): Using design file mac.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MAC File: I:/ECE554/ECE554-minilab1/mac.sv Line: 1
Info (12128): Elaborating entity "MAC" for hierarchy "Multiplication:multiply|Multi_single:multi_single[0]|MAC:mac" File: I:/ECE554/ECE554-minilab1/Multi_single.sv Line: 63
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:input_fifo[0]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 131
Warning (10230): Verilog HDL assignment warning at fifo.sv(40): truncated value with size 32 to match size of target (3) File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 40
Warning (10230): Verilog HDL assignment warning at fifo.sv(42): truncated value with size 32 to match size of target (3) File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 42
Warning (10230): Verilog HDL assignment warning at fifo.sv(47): truncated value with size 32 to match size of target (4) File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 47
Warning (10230): Verilog HDL assignment warning at fifo.sv(49): truncated value with size 32 to match size of target (3) File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 49
Warning (10230): Verilog HDL assignment warning at fifo.sv(53): truncated value with size 32 to match size of target (4) File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 53
Warning (10230): Verilog HDL assignment warning at fifo.sv(55): truncated value with size 32 to match size of target (3) File: I:/ECE554/ECE554-minilab1/fifo.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kb84.tdf
    Info (12023): Found entity 1: altsyncram_kb84 File: I:/ECE554/ECE554-minilab1/db/altsyncram_kb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: I:/ECE554/ECE554-minilab1/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: I:/ECE554/ECE554-minilab1/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: I:/ECE554/ECE554-minilab1/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: I:/ECE554/ECE554-minilab1/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: I:/ECE554/ECE554-minilab1/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: I:/ECE554/ECE554-minilab1/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: I:/ECE554/ECE554-minilab1/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: I:/ECE554/ECE554-minilab1/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: I:/ECE554/ECE554-minilab1/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.02.05.15:01:27 Progress: Loading sld988100c6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld988100c6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/ECE554/ECE554-minilab1/db/ip/sld988100c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "FIFO:input_fifo[8]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[7]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[6]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[5]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[4]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[3]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[2]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[1]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:input_fifo[0]|FIFO_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[8]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[7]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[6]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[5]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[4]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[3]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[2]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[1]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:input_fifo[0]|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0"
Info (12133): Instantiated megafunction "FIFO:input_fifo[8]|altsyncram:FIFO_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1 File: I:/ECE554/ECE554-minilab1/db/altsyncram_6tm1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 24
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ECE554/ECE554-minilab1/Minilab1_proj.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 59 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 11
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 12
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 31
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 31
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 31
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 31
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 31
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/ECE554/ECE554-minilab1/minilab1_proj.sv Line: 31
Info (21057): Implemented 2077 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 1833 logic cells
    Info (21064): Implemented 161 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4984 megabytes
    Info: Processing ended: Wed Feb  5 15:01:40 2025
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ECE554/ECE554-minilab1/Minilab1_proj.map.smsg.


