INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:38:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 buffer97/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.615ns period=5.230ns})
  Destination:            buffer97/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.615ns period=5.230ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.230ns  (clk rise@5.230ns - clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.272ns (25.015%)  route 3.813ns (74.985%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.713 - 5.230 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2462, unset)         0.508     0.508    buffer97/clk
                         FDRE                                         r  buffer97/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer97/dataReg_reg[4]/Q
                         net (fo=7, unplaced)         0.451     1.185    buffer97/control/Q[4]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.304 r  buffer97/control/B_loadAddr[4]_INST_0_i_1/O
                         net (fo=16, unplaced)        0.298     1.602    buffer235/fifo/D[4]
                         LUT3 (Prop_lut3_I1_O)        0.043     1.645 r  buffer235/fifo/Memory[0][4]_i_1__4/O
                         net (fo=4, unplaced)         0.268     1.913    buffer89/control/i__i_22[2]
                         LUT6 (Prop_lut6_I4_O)        0.043     1.956 r  buffer89/control/i__i_26/O
                         net (fo=1, unplaced)         0.244     2.200    cmpi15/i__i_14_4
                         LUT6 (Prop_lut6_I5_O)        0.043     2.243 r  cmpi15/i__i_22/O
                         net (fo=1, unplaced)         0.000     2.243    cmpi15/i__i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.489 r  cmpi15/i__i_14/CO[3]
                         net (fo=1, unplaced)         0.007     2.496    cmpi15/i__i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.546 r  cmpi15/i__i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.546    cmpi15/i__i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.668 f  cmpi15/i__i_6/CO[2]
                         net (fo=6, unplaced)         0.276     2.944    buffer252/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     3.066 f  buffer252/fifo/transmitValue_i_5__16/O
                         net (fo=4, unplaced)         0.268     3.334    buffer252/fifo/transmitValue_i_5__16_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     3.377 r  buffer252/fifo/fullReg_i_3__20/O
                         net (fo=4, unplaced)         0.401     3.778    buffer255/fifo/outputValid_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.821 f  buffer255/fifo/outputValid_i_2__30/O
                         net (fo=3, unplaced)         0.262     4.083    buffer109/control/Memory[0][7]_i_3_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.126 r  buffer109/control/Memory[0][7]_i_4/O
                         net (fo=1, unplaced)         0.506     4.632    fork74/control/generateBlocks[4].regblock/Full_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     4.675 r  fork74/control/generateBlocks[4].regblock/Memory[0][7]_i_3/O
                         net (fo=5, unplaced)         0.272     4.947    buffer218/fifo/anyBlockStop
                         LUT3 (Prop_lut3_I1_O)        0.043     4.990 r  buffer218/fifo/fullReg_i_3__10/O
                         net (fo=6, unplaced)         0.276     5.266    fork73/control/generateBlocks[2].regblock/dataReg_reg[7]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.309 r  fork73/control/generateBlocks[2].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, unplaced)         0.284     5.593    buffer97/E[0]
                         FDRE                                         r  buffer97/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.230     5.230 r  
                                                      0.000     5.230 r  clk (IN)
                         net (fo=2462, unset)         0.483     5.713    buffer97/clk
                         FDRE                                         r  buffer97/dataReg_reg[0]/C
                         clock pessimism              0.000     5.713    
                         clock uncertainty           -0.035     5.677    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.485    buffer97/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 -0.108    




