// Seed: 3348212396
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output tri0  id_6,
    output tri0  id_7
);
  wire id_9, id_10;
  logic \id_11 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_5 = 32'd98
) (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   _id_2
);
  wire id_4;
  ;
  wire _id_5;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  parameter [-1 : id_5  #  (  .  id_2  ( "" )  )] id_6 = 1 == -1;
  wire id_7;
endmodule
