// Seed: 2088684606
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3 (1),
        .id_4 (id_5),
        .id_6 (id_7),
        .id_8 (-1),
        .id_9 (1'h0 - id_10),
        .id_11(1'b0)
    ),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_19;
  output wire id_18;
  module_0 modCall_1 ();
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_15 = id_16;
  always begin : LABEL_0
    id_7[-1'b0] <= id_3['b0]++ === ~-1'b0 + -1'b0;
  end
  assign id_10 = id_22;
endmodule
