Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 22 15:03:44 2023
| Host         : mtahir-Inspiron-7520 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   457 |
|    Minimum number of control sets                        |   421 |
|    Addition due to synthesis replication                 |    36 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1164 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   457 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |    93 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    74 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     4 |
| >= 16              |   211 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2440 |          739 |
| No           | No                    | Yes                    |             369 |          133 |
| No           | Yes                   | No                     |            1325 |          556 |
| Yes          | No                    | No                     |            2611 |          720 |
| Yes          | No                    | Yes                    |            1373 |          449 |
| Yes          | Yes                   | No                     |            5734 |         2087 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                          |                                                                                                                                                                                                               |                1 |              1 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              1 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                           | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              1 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                               |                1 |              1 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              1 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                               |                1 |              1 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                               |                1 |              1 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/i___167_n_0                                                                                                                                                                                |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                        | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
| ~clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              2 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              3 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                           |                                                                                                                                                                                                               |                1 |              3 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                               |                1 |              3 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                               |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                             | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[0]_0[0]                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  clk_20_BUFG                                                                     | st/uart_ns_module/uart_ns_rx_module/bit_count_next                                                                                                                                                                                                                                    | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___11_n_0                                                                                                             |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                1 |              4 |
|  clk_20_BUFG                                                                     | m_7segcon/r_digit_0                                                                                                                                                                                                                                                                   | m_7segcon/r_an[5]_i_1_n_0                                                                                                                                                                                     |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              4 |
|  clk_20_BUFG                                                                     | st/uart_module/uart_rx_module/bit_count_next                                                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                         | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                               |                                                                                                                                                                                                               |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              4 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_datapath_module/tx_fifo/data_count[3]_i_1__0_n_0                                                                                                                                                                                                                | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                1 |              4 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_datapath_module/rx_fifo/data_count[3]_i_1_n_0                                                                                                                                                                                                                   | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                2 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[0][0]                                                                                                                                  | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                            | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                          |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                          |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                              | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_controller_module/data_cnt[3]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[4]_i_1_n_0                                                 |                1 |              4 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                1 |              4 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                     |                3 |              4 |
|  clk_200_BUFG                                                                    | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mstatus_ff[mie]_i_1_n_0                                                                                                                                                                                                         | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                1 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                    | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              4 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                               |                2 |              5 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                               |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0                          |                3 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][4]_i_1_n_0               |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              5 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                 | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                2 |              5 |
|  clk_20_BUFG                                                                     | st/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/E[0]                                                                                                                                                                                                               | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              5 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                3 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                                     | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___174_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              5 |
|  clk_200_BUFG                                                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                3 |              5 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff[31]_i_1_n_0                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                3 |              5 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/divider_module/counter                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/muldiv_module/divider_module/counter[4]_i_1_n_0                                                                                                                        |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___34_n_0                                                                                                             |                3 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                3 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___65_n_0                                                                                                             |                4 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___51_n_0                                                                                                             |                3 |              5 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                   | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_1                                                  |                2 |              5 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                               |                3 |              6 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/pipeline_top_module/amo_module/evict_index_ff                                                                                                                                              |                4 |              6 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | shell/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                               |                1 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              6 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | shell/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                             |                1 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                             |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/exe2lsu_data_pipe_ff_reg[alu_result][6]_4[0]                                                                                                                                                                                                   | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | shell/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                               |                1 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | shell/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                            |                1 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                  | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                    | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_out_data_r_reg[6][0] | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |
|  clk_20_BUFG                                                                     | m_7segcon/r_digit_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                               |                4 |              7 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/clint_module/timer_prescaler_ff[6]_i_1_n_0                                                                                                                                                                 |                2 |              7 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                1 |              7 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                5 |              7 |
|  clk_20_BUFG                                                                     | st/uart_ns_module/uart_ns_rx_module/E[0]                                                                                                                                                                                                                                              | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                1 |              8 |
|  clk_20_BUFG                                                                     | st/uart_ns_module/uart_ns_rx_module/shifter_next                                                                                                                                                                                                                                      | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                1 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[13]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |                1 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_controller_module/sel                                                                                                                                                                                                                                           | st/spi_top_module/spi_controller_module/count_intercs[7]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[1]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/exe2lsu_data_pipe_ff_reg[alu_result][3]_2[0]                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[3]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[4]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[5]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[9]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_controller_module/sel                                                                                                                                                                                                                                           | st/spi_top_module/spi_controller_module/c2t_delay[7]_i_1_n_0                                                                                                                                                  |                3 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[7]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                         | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                4 |              8 |
|  clk_20_BUFG                                                                     | st/uart_ns_module/uart_ns_rx_module/sbit_sample_count_next_0                                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                3 |              8 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_controller_module/sel                                                                                                                                                                                                                                           | st/spi_top_module/spi_controller_module/count_interfr[7]_i_1_n_0                                                                                                                                              |                3 |              8 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_controller_module/sel                                                                                                                                                                                                                                           | st/spi_top_module/spi_controller_module/t2c_delay[7]_i_1_n_0                                                                                                                                                  |                2 |              8 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                    | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              8 |
|  clk_20_BUFG                                                                     | st/uart_module/uart_rx_module/sbit_sample_count_next_0                                                                                                                                                                                                                                | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                3 |              8 |
|  clk_20_BUFG                                                                     | st/uart_module/uart_rx_module/shifter_next                                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              8 |
|  clk_20_BUFG                                                                     | st/uart_module/uart_rx_module/E[0]                                                                                                                                                                                                                                                    | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[8]                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[10]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[11]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[12]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                         | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                3 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[15]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_3[0]                                                                                                        |                                                                                                                                                                                                               |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/p_0_in0_out[14]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                               |                3 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                               |                3 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_8[0]                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                2 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_7[0]                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                1 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack][0]                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                4 |              8 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_3[0]                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                1 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                5 |              8 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              8 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[13]                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_2                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                            | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              9 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                               | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                4 |              9 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                                                                                           | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                             |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[10]                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_5                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[11]                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_4                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[12]                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_3                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[14]                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_1                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15]                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_0                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[2]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_13                                                                          |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_12                                                                          |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[4]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_11                                                                          |                3 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[5]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_10                                                                          |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[1]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_14                                                                          |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[6]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_9                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_8                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[8]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_7                                                                           |                2 |              9 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[9]                                                                                                                                                        | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_6                                                                           |                2 |              9 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              9 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                3 |              9 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                               |                3 |              9 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_1[0]                                                                         |                3 |              9 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |             10 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             10 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |             11 |
|  clk_200_BUFG                                                                    | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         | shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_controller_module/CO[0]                                                                                                                                                                                                                                         | st/spi_top_module/spi_regs_module/clear                                                                                                                                                                       |                3 |             12 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                6 |             12 |
|  clk_20_BUFG                                                                     | st/spi_top_module/spi_controller_module/E[0]                                                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                3 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         | shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                6 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |               12 |             12 |
|  clk_200_BUFG                                                                    | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | shell/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             13 |
|  clk_20_BUFG                                                                     | st/uart_ns_module/uart_ns_tx_module/shifter_ff[8]_i_1__0_n_0                                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                3 |             13 |
|  clk_20_BUFG                                                                     | st/uart_module/uart_tx_module/shifter_ff[8]_i_1_n_0                                                                                                                                                                                                                                   | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                3 |             13 |
|  clk_200_BUFG                                                                    |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_packing_boundary                                                                                                                                      | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                6 |             14 |
|  clk_200_BUFG                                                                    |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                8 |             15 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/reg_delay0_ff                                                                                                                                                                                                                                  | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                6 |             15 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/exe2lsu_data_pipe_ff_reg[alu_result][1]_8[0]                                                                                                                                                                                                   | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                5 |             16 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                6 |             16 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |             16 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                8 |             18 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_4[0]                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                9 |             20 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_5[0]                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             20 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                7 |             20 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_1[0]                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                7 |             20 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_0[0]                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             20 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_next                                                                                                                                                                                                                                   | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                7 |             20 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_6[0]                                                                                                                                  |               12 |             21 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/pipeline_top_module/amo_module/uart2dbus_ff_reg[ack]_2[0]                                                                                                                                  |                9 |             21 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/pipeline_top_module/amo_module/spi2dbus_ff_reg[ack][0]                                                                                                                                     |               11 |             21 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                8 |             22 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                            | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             23 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_398                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |                8 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_396                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               10 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_392                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               10 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_395                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |                9 |             24 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               15 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_397                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               10 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_384                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               12 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_393                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |                9 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_394                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |                9 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_391                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |                9 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_390                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               10 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_389                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |                8 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_388                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               12 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_387                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               11 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_386                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               11 |             24 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                8 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_385                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |               10 |             24 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_383                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[fence_i_req]                                                                                                                       |                9 |             24 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             24 |
|  clk_20_BUFG                                                                     | st/mem_top_module/i___43_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                5 |             25 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mstatus_next                                                                                                                                                                                                                    | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                7 |             25 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/evict_index_ff_reg[1]_1[0]                                                                                                                                                                                                          |                                                                                                                                                                                                               |                7 |             25 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/evict_index_ff_reg[1][0]                                                                                                                                                                                                            |                                                                                                                                                                                                               |                8 |             25 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/evict_index_ff_reg[0]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                               |                8 |             25 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               13 |             25 |
|  clk_20_BUFG                                                                     | st/mem_top_module/i___34_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                8 |             25 |
|  clk_20_BUFG                                                                     | st/mem_top_module/i___42_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                6 |             25 |
|  clk_20_BUFG                                                                     | st/mem_top_module/i___40_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                6 |             25 |
|  clk_20_BUFG                                                                     | st/mem_top_module/i___41_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                5 |             25 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                7 |             26 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                8 |             26 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                8 |             26 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                5 |             26 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               10 |             27 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               10 |             28 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/alu_m_ack_ff_reg_1[0]                                                                                                                                                                                                            | st/core_top_module/i___120_n_0                                                                                                                                                                                |                6 |             28 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                               |                8 |             30 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                               |                8 |             30 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                               |                7 |             30 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             30 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_stvec_wr_flag11_out                                                                                                                                                                                                             | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             31 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mtvec_wr_flag6_out                                                                                                                                                                                                              | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               14 |             31 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               15 |             31 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                               |                7 |             31 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                                              |                                                                                                                                                                                                               |               18 |             31 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                               |                6 |             31 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                               |                6 |             31 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                               |               10 |             31 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[5][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               22 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/divider_module/done_ff_i_1_n_0                                                                                                                                                                                                   | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               13 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[4][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               20 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[3][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               18 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[31][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               22 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[30][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               15 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[2][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               21 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[29][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               13 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[28][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               15 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[27][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               15 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[26][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               12 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/divider_module/quo_ff[31]_i_1_n_0                                                                                                                                                                                                | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/divider_module/opr2_ff_0                                                                                                                                                                                                         |                                                                                                                                                                                                               |               14 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[22][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               20 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[6][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               19 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[7][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               22 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_sscratch_wr_flag10_out                                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               15 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_sepc_ff[31]_i_1_n_0                                                                                                                                                                                                             | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                9 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_scounteren_wr_flag15_out                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               13 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[8][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               24 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[9][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               26 |             32 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               17 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[15][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               22 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_0[0]                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               15 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___119_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               13 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___164_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               16 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___224_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               13 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___225__31_n_0                                                                                                                                                                                                                                                    | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___228_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[10][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               19 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[11][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               15 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[12][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               18 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[13][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               19 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[14][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               20 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[25][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                9 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[16][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               11 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[17][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               16 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[18][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               17 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[19][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               20 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[1][31]_i_1_n_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               22 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[20][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               12 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[21][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               16 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1][0]                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               18 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[23][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               21 |             32 |
| ~clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[24][31]_i_1_n_0                                                                                                                                                                                          | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               11 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_minstreth_ff[0]_i_1_n_0                                                                                                                                                                                                         | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             32 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                  |                                                                                                                                                                                                               |                6 |             32 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                               |                7 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mscratch_wr_flag7_out                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               14 |             32 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/pipeline_top_module/amo_module/clint2dbus_ff_reg[ack][0]                                                                                                                                   |                9 |             32 |
|  clk_20_BUFG                                                                     | st/clint_module/clint2csr[flag]                                                                                                                                                                                                                                                       | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             32 |
|  clk_20_BUFG                                                                     | st/clint_module/E[0]                                                                                                                                                                                                                                                                  | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             32 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |               20 |             32 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | m_7segcon/clear                                                                                                                                                                                               |                8 |             32 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               14 |             32 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               10 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/exe2lsu_data_pipe_ff_reg[alu_result][2]                                                                                                                                                                                             | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/exe2lsu_data_pipe_ff_reg[alu_result][2]_0                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                9 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/exe2lsu_data_pipe_ff_reg[alu_result][4]_2[0]                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               14 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mie_next                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               21 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mideleg_wr_flag26_out                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mepc_ff[31]_i_1_n_0                                                                                                                                                                                                             | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               12 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mcycleh_ff[0]_i_1_n_0                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mcountinhibit_wr_flag5_out                                                                                                                                                                                                      | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               12 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/csr_module/csr_mcounteren_wr_flag4_out                                                                                                                                                                                                         | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/E[0]                                                                                                                                                                                                                                | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               22 |             32 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/exe2lsu_data_pipe_ff_reg[alu_result][4]_2[1]                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               12 |             32 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               10 |             33 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/divider_module/acc_ff[32]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             33 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               22 |             34 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                               |                7 |             36 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             36 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                               |                8 |             36 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |               10 |             36 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                               |                8 |             36 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                8 |             36 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___237_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                9 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_ff_reg[23]_1[0]                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               12 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/E[0]                                                                                                                                                                                                                                         | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               14 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_ff_reg[23]_0[0]                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                9 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_ff_reg[22]_4[0]                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               12 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_ff_reg[22]_1[0]                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               11 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_ff_reg[22]_3[0]                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_ff_reg[22]_2[0]                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/mmu_module/ptw_module/vaddr_ff_reg[22]_0[0]                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___240_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               11 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___238_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |                8 |             41 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___239_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               10 |             41 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                             | shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               15 |             43 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               15 |             45 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               13 |             45 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               16 |             45 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                             | shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               12 |             46 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                               |               13 |             64 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___118_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               18 |             64 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                               |               20 |             64 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                               |               16 |             64 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/amo_module/amo_buffer_addr_ff[31]_i_1_n_0                                                                                                                                                                                                      | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               21 |             65 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___127_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               26 |             70 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |               10 |             80 |
|  clk_20_BUFG                                                                     | st/core_top_module/pipeline_top_module/muldiv_module/i___128_i_1_0                                                                                                                                                                                                                    | st/core_top_module/i___130_n_0                                                                                                                                                                                |               34 |             86 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |               11 |             88 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               12 |             96 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               12 |             96 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               14 |            112 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               14 |            112 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               14 |            112 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_10                                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_9                                                                                                                    |               37 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_0                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]                                                                                                                      |               31 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_2                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_1                                                                                                                    |               38 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_3                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_2                                                                                                                    |               43 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_4                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_3                                                                                                                    |               39 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_5                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_4                                                                                                                    |               53 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_11                                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_10                                                                                                                   |               38 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_1                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_0                                                                                                                    |               40 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_6                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_5                                                                                                                    |               43 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_7                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_6                                                                                                                    |               41 |            128 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                                 |                                                                                                                                                                                                               |               33 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_15                                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_14                                                                                                                   |               38 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_14                                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_13                                                                                                                   |               29 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_8                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_7                                                                                                                    |               49 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_9                                                                                                                                                                                                                            | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_8                                                                                                                    |               35 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_13                                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_12                                                                                                                   |               27 |            128 |
|  clk_20_BUFG                                                                     | st/mem_top_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_12                                                                                                                                                                                                                           | st/core_top_module/pipeline_top_module/amo_module/FSM_onehot_mem_arbiter_state_ff_reg[3]_11                                                                                                                   |               34 |            128 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               28 |            129 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |               26 |            129 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |               59 |            129 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/state_reg[s_ready_i][0]                                                                                                                        |                                                                                                                                                                                                               |               35 |            129 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                               |               35 |            129 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               34 |            135 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/i___177_n_0                                                                                                                                                                                |               53 |            137 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                               |               58 |            144 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |               30 |            144 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               28 |            144 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                                                 |                                                                                                                                                                                                               |               37 |            144 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |               37 |            145 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                               |               33 |            145 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                               |                                                                                                                                                                                                               |               38 |            145 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               49 |            150 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               23 |            184 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                               |               24 |            192 |
|  clk_20_BUFG                                                                     | st/core_top_module/i___128_n_0                                                                                                                                                                                                                                                        | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |               53 |            196 |
|  clk_20_BUFG                                                                     | shell/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               25 |            200 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |              117 |            359 |
|  clk_20_BUFG                                                                     |                                                                                                                                                                                                                                                                                       | st/core_top_module/pipeline_top_module/decode_module/rf_module/PLLE2_BASE_inst                                                                                                                                |              300 |            754 |
|  shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |              620 |           2103 |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


