<p><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171636/Symphony+System+Level+Verification+Scope+Coverage+Matrix" data-linked-resource-id="16171636" data-linked-resource-version="33" data-linked-resource-type="page">Symphony System Level Verification Scope (Coverage Matrix):</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171490/VC+Buffer+Switch+Parameter" data-linked-resource-id="16171490" data-linked-resource-version="4" data-linked-resource-type="page">VC Buffer Switch Parameter:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171482/Packet-Layer+Initiator+Parameters" data-linked-resource-id="16171482" data-linked-resource-version="4" data-linked-resource-type="page">Packet-Layer Initiator Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171493/Flow+Through+Switch+Parameters" data-linked-resource-id="16171493" data-linked-resource-version="1" data-linked-resource-type="page">Flow Through Switch Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171478/Rate+Adapter+Parameters" data-linked-resource-id="16171478" data-linked-resource-version="2" data-linked-resource-type="page">Rate Adapter Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171480/Width+Adapter+Parameters" data-linked-resource-id="16171480" data-linked-resource-version="2" data-linked-resource-type="page">Width Adapter Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171471/Native-Layer+Initiator+Target+AXI+Parameters" data-linked-resource-id="16171471" data-linked-resource-version="5" data-linked-resource-type="page">Native-Layer (Initiator &amp; Target) (AXI) Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171486/Common-Layer+CTL+Target+Parameters" data-linked-resource-id="16171486" data-linked-resource-version="2" data-linked-resource-type="page">Common-Layer (CTL) Target Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171495/Firewall+Adapter+Parameters" data-linked-resource-id="16171495" data-linked-resource-version="1" data-linked-resource-type="page">Firewall Adapter Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171484/Packet-Layer+Target+Parameters" data-linked-resource-id="16171484" data-linked-resource-version="2" data-linked-resource-type="page">Packet-Layer Target Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171476/Multicast+Station+Parameters" data-linked-resource-id="16171476" data-linked-resource-version="2" data-linked-resource-type="page">Multicast Station Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171469/Native-Layer+Initiator+Target+APB+Parameters" data-linked-resource-id="16171469" data-linked-resource-version="4" data-linked-resource-type="page">Native-Layer (Initiator &amp; Target) (APB) Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171467/Common-Layer+CTL+Initiator+Parameters" data-linked-resource-id="16171467" data-linked-resource-version="4" data-linked-resource-type="page">Common-Layer (CTL) Initiator Parameters:</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172097/Symphony+Coverage+Goals" data-linked-resource-id="16172097" data-linked-resource-version="2" data-linked-resource-type="page">Symphony Coverage Goals:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157749/UpdatededSymphony+System+Level+Verification+Scope+Coverage+Matrix" data-linked-resource-id="16157749" data-linked-resource-version="10" data-linked-resource-type="page">UpdatededSymphony System Level Verification Scope (Coverage Matrix):</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157843/UpdatededFirewall+Adapter+Parameters" data-linked-resource-id="16157843" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededFirewall Adapter Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157800/UpdatededVC+Buffer+Switch+Parameter" data-linked-resource-id="16157800" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededVC Buffer Switch Parameter:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157854/UpdatededPacket-Layer+Initiator+Parameters" data-linked-resource-id="16157854" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededPacket-Layer Initiator Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157815/UpdatededPacket-Layer+Target+Parameters" data-linked-resource-id="16157815" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededPacket-Layer Target Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157802/UpdatededRate+Adapter+Parameters" data-linked-resource-id="16157802" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededRate Adapter Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157848/UpdatededCommon-Layer+CTL+Target+Parameters" data-linked-resource-id="16157848" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededCommon-Layer (CTL) Target Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157837/UpdatededFlow+Through+Switch+Parameters" data-linked-resource-id="16157837" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededFlow Through Switch Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157856/UpdatededNative-Layer+Initiator+Target+AXI+Parameters" data-linked-resource-id="16157856" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededNative-Layer (Initiator &amp; Target) (AXI) Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157852/UpdatededCommon-Layer+CTL+Initiator+Parameters" data-linked-resource-id="16157852" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededCommon-Layer (CTL) Initiator Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157866/UpdatededMulticast+Station+Parameters" data-linked-resource-id="16157866" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededMulticast Station Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157798/UpdatededWidth+Adapter+Parameters" data-linked-resource-id="16157798" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededWidth Adapter Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157864/UpdatededNative-Layer+Initiator+Target+APB+Parameters" data-linked-resource-id="16157864" data-linked-resource-version="1" data-linked-resource-type="page">UpdatededNative-Layer (Initiator &amp; Target) (APB) Parameters:</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155886/VC_Configs+for+the+Verification+Table" data-linked-resource-id="16155886" data-linked-resource-version="4" data-linked-resource-type="page">VC_Configs for the Verification Table</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171672/Protocol+Feature+and+Parameter+Coverage" data-linked-resource-id="16171672" data-linked-resource-version="38" data-linked-resource-type="page">Protocol Feature and Parameter Coverage</a></li></ul></p><p>Symphony DV Goals (as discussed in weekly staff meeting <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157860/2020-04-19+Progress" data-linked-resource-id="16157860" data-linked-resource-version="3" data-linked-resource-type="page">2020-04-19 Progress:</a></p><ul><li>Not get any designs from AE Team now for code coverage closure. </li><li>Once we get the designs between 7/30 and 11/30, we will try close code coverage from our top level test bench. </li><li>We will continue our focus on randomizer and 4x4 random configs to gain confidence and get close as possible to our TACHL and parameter coverage goals.</li><li>Need to add new JIRAs Syed on all the dependencies comes from the schedule.</li><li>Goals is achieve closure on both TACHL and Parameter coverage goals by 11/30. </li></ul>