0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/Student/project_15/project_15.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/adder.v,1727781337,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/alu.v,,adder;adder32;bit_adder,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/alu.v,1727781341,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/andg.v,,alu,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/andg.v,1727781344,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bit1adder.v,,andg;andg32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bit1adder.v,1727781347,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bit2adder.v,,bit1adder,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bit2adder.v,1727781318,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bit3adder.v,,bit2adder,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bit3adder.v,1727781373,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bitwise_nor.v,,bit3adder,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/bitwise_nor.v,1727781386,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/hamm.v,,norg32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/hamm.v,1727781392,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/leftshiftlog.v,,hamm32;hamm_wt,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/leftshiftlog.v,1727781397,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/load_upper.v,,leftshiftlog,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/load_upper.v,1727781400,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux16.v,,lui32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux16.v,1727781416,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux2.v,,mux16,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux2.v,1727781405,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux32.v,,mux2,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux32.v,1727781419,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux4.v,,mux32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux4.v,1727781408,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux8.v,,mux4,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/mux8.v,1727781412,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/notg.v,,mux8,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/notg.v,1727781422,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/org.v,,notg;notg32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/org.v,1727781425,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/rightshiftarith.v,,org;org32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/reg_bank.v,1727781437,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/rightshiftarith.v,,reg_bank,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/rightshiftarith.v,1727781440,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/rightshiftlog.v,,rightshiftarith,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/rightshiftlog.v,1727781443,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/set_greater_than.v,,rightshiftlog,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/set_greater_than.v,1727781450,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/set_less_than.v,,sgt32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/set_less_than.v,1727781453,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/sub.v,,slt32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/sub.v,1727781456,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/xorg.v,,bit_sub;sub;sub32,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/test_alu.v,1727781464,verilog,,,,test_alu,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/toplevel.v,1727781472,verilog,,,,toplevel,,,,,,,,
C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/xorg.v,1727781480,verilog,,C:/Users/Student/project_15/project_15.srcs/sources_1/imports/submission/test_alu.v,,xorg;xorg32,,,,,,,,
