# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/config.v" \
"../../../../RISCV_CPU.srcs/sources_1/new/config.v" \
"../../../../sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
