+incdir+${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design
+incdir+${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/defines
+incdir+${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/include
+incdir+${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/tb
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/defines/css_mcu0_el2_pdef.vh
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/include/el2_def.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/defines/css_mcu0_common_defines.vh
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lib/beh_lib.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/tb/icache_macros.svh
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/el2_mem.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/el2_dma_ctrl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/el2_pmp.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/el2_pic_ctrl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/el2_veer.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/el2_veer_wrapper.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dbg/el2_dbg.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dmi/dmi_mux.v
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dec/el2_dec_decode_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dec/el2_dec_gpr_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dec/el2_dec_ib_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dec/el2_dec_pmp_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dec/el2_dec.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dec/el2_dec_tlu_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dec/el2_dec_trigger.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dmi/dmi_jtag_to_core_sync.v
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dmi/dmi_wrapper.v
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/dmi/rvjtag_tap.v
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/exu/el2_exu_alu_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/exu/el2_exu_div_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/exu/el2_exu_mul_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/exu/el2_exu.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu_aln_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu_bp_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu_compress_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu_iccm_mem.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu_ic_mem.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu_ifc_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu_mem_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/ifu/el2_ifu.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lib/ahb_to_axi4.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lib/axi4_to_ahb.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lib/el2_lib.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lib/mem_lib.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lib/el2_mem_if.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_addrcheck.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_bus_buffer.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_bus_intf.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_clkdomain.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_dccm_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_dccm_mem.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_ecc.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_lsc_ctl.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_stbuf.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu.sv
${CALIPTRA_SS_ROOT}/src/riscv_core/veer_el2/rtl/design/lsu/el2_lsu_trigger.sv