--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml frameBuffer.twx frameBuffer.ncd -o frameBuffer.twr
frameBuffer.pcf -ucf Spartan3EMaster.ucf

Design file:              frameBuffer.ncd
Physical constraint file: frameBuffer.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3315 paths analyzed, 424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.039ns.
--------------------------------------------------------------------------------

Paths for end point control/row_counter_0 (SLICE_X18Y57.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_4 (FF)
  Destination:          control/row_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.027ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.081 - 0.093)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_4 to control/row_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.YQ      Tcko                  0.652   control/column_counter<5>
                                                       control/column_counter_4
    SLICE_X14Y40.G2      net (fanout=5)        1.077   control/column_counter<4>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y57.CE      net (fanout=8)        2.132   control/row_counter_not0001
    SLICE_X18Y57.CLK     Tceck                 0.555   control/row_counter<0>
                                                       control/row_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.027ns (4.243ns logic, 3.784ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_1 (FF)
  Destination:          control/row_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.081 - 0.083)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_1 to control/row_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.XQ      Tcko                  0.591   control/column_counter<1>
                                                       control/column_counter_1
    SLICE_X14Y40.G4      net (fanout=5)        1.083   control/column_counter<1>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y57.CE      net (fanout=8)        2.132   control/row_counter_not0001
    SLICE_X18Y57.CLK     Tceck                 0.555   control/row_counter<0>
                                                       control/row_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      7.972ns (4.182ns logic, 3.790ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_7 (FF)
  Destination:          control/row_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.433ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.081 - 0.095)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_7 to control/row_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.XQ      Tcko                  0.592   control/column_counter<7>
                                                       control/column_counter_7
    SLICE_X14Y40.G1      net (fanout=5)        0.543   control/column_counter<7>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y57.CE      net (fanout=8)        2.132   control/row_counter_not0001
    SLICE_X18Y57.CLK     Tceck                 0.555   control/row_counter<0>
                                                       control/row_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      7.433ns (4.183ns logic, 3.250ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point control/blank_x (SLICE_X18Y55.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_4 (FF)
  Destination:          control/blank_x (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.084 - 0.093)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_4 to control/blank_x
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.YQ      Tcko                  0.652   control/column_counter<5>
                                                       control/column_counter_4
    SLICE_X14Y40.G2      net (fanout=5)        1.077   control/column_counter<4>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y55.CE      net (fanout=8)        2.121   control/row_counter_not0001
    SLICE_X18Y55.CLK     Tceck                 0.555   control/blank_x
                                                       control/blank_x
    -------------------------------------------------  ---------------------------
    Total                                      8.016ns (4.243ns logic, 3.773ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_1 (FF)
  Destination:          control/blank_x (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.961ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_1 to control/blank_x
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.XQ      Tcko                  0.591   control/column_counter<1>
                                                       control/column_counter_1
    SLICE_X14Y40.G4      net (fanout=5)        1.083   control/column_counter<1>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y55.CE      net (fanout=8)        2.121   control/row_counter_not0001
    SLICE_X18Y55.CLK     Tceck                 0.555   control/blank_x
                                                       control/blank_x
    -------------------------------------------------  ---------------------------
    Total                                      7.961ns (4.182ns logic, 3.779ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_7 (FF)
  Destination:          control/blank_x (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.422ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.084 - 0.095)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_7 to control/blank_x
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.XQ      Tcko                  0.592   control/column_counter<7>
                                                       control/column_counter_7
    SLICE_X14Y40.G1      net (fanout=5)        0.543   control/column_counter<7>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y55.CE      net (fanout=8)        2.121   control/row_counter_not0001
    SLICE_X18Y55.CLK     Tceck                 0.555   control/blank_x
                                                       control/blank_x
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (4.183ns logic, 3.239ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point control/row_counter_9 (SLICE_X18Y61.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_4 (FF)
  Destination:          control/row_counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.076 - 0.093)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_4 to control/row_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.YQ      Tcko                  0.652   control/column_counter<5>
                                                       control/column_counter_4
    SLICE_X14Y40.G2      net (fanout=5)        1.077   control/column_counter<4>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y61.CE      net (fanout=8)        1.995   control/row_counter_not0001
    SLICE_X18Y61.CLK     Tceck                 0.555   control/row_counter<9>
                                                       control/row_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (4.243ns logic, 3.647ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_1 (FF)
  Destination:          control/row_counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.076 - 0.083)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_1 to control/row_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.XQ      Tcko                  0.591   control/column_counter<1>
                                                       control/column_counter_1
    SLICE_X14Y40.G4      net (fanout=5)        1.083   control/column_counter<1>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y61.CE      net (fanout=8)        1.995   control/row_counter_not0001
    SLICE_X18Y61.CLK     Tceck                 0.555   control/row_counter<9>
                                                       control/row_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (4.182ns logic, 3.653ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/column_counter_7 (FF)
  Destination:          control/row_counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.296ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.076 - 0.095)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control/column_counter_7 to control/row_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.XQ      Tcko                  0.592   control/column_counter<7>
                                                       control/column_counter_7
    SLICE_X14Y40.G1      net (fanout=5)        0.543   control/column_counter<7>
    SLICE_X14Y40.Y       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001_SW0
    SLICE_X14Y40.F4      net (fanout=1)        0.023   control/column_counter_cmp_eq00001_SW0/O
    SLICE_X14Y40.X       Tilo                  0.759   control/last_column_and0000
                                                       control/column_counter_cmp_eq00001
    SLICE_X16Y41.G2      net (fanout=2)        0.484   control/last_column_and0000
    SLICE_X16Y41.Y       Tilo                  0.759   control/row_counter_not0001
                                                       control/column_counter_cmp_eq0000
    SLICE_X16Y41.F3      net (fanout=11)       0.068   control/column_counter_cmp_eq0000
    SLICE_X16Y41.X       Tilo                  0.759   control/row_counter_not0001
                                                       control/row_counter_not00011
    SLICE_X18Y61.CE      net (fanout=8)        1.995   control/row_counter_not0001
    SLICE_X18Y61.CLK     Tceck                 0.555   control/row_counter<9>
                                                       control/row_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      7.296ns (4.183ns logic, 3.113ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point image_number_1 (SLICE_X1Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               image_number_next_1 (FF)
  Destination:          image_number_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: image_number_next_1 to image_number_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.XQ       Tcko                  0.473   image_number_next<1>
                                                       image_number_next_1
    SLICE_X1Y90.BX       net (fanout=1)        0.364   image_number_next<1>
    SLICE_X1Y90.CLK      Tckdi       (-Th)    -0.093   image_number<1>
                                                       image_number_1
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point image_number_3 (SLICE_X1Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               image_number_next_3 (FF)
  Destination:          image_number_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.009 - 0.012)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: image_number_next_3 to image_number_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y85.XQ       Tcko                  0.474   image_number_next<3>
                                                       image_number_next_3
    SLICE_X1Y83.BX       net (fanout=1)        0.377   image_number_next<3>
    SLICE_X1Y83.CLK      Tckdi       (-Th)    -0.093   image_number<3>
                                                       image_number_3
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.567ns logic, 0.377ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point animate_timer_3 (SLICE_X24Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               animate_timer_next_3 (FF)
  Destination:          animate_timer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: animate_timer_next_3 to animate_timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y81.YQ      Tcko                  0.470   animate_timer_next<2>
                                                       animate_timer_next_3
    SLICE_X24Y81.BX      net (fanout=1)        0.364   animate_timer_next<3>
    SLICE_X24Y81.CLK     Tckdi       (-Th)    -0.134   animate_timer<3>
                                                       animate_timer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.604ns logic, 0.364ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: sramCtl/Rs2m<7>/SR
  Logical resource: sramCtl/Rs2m_7/SR
  Location pin: SLICE_X2Y8.SR
  Clock network: btn0_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: sramCtl/Rs2m<7>/SR
  Logical resource: sramCtl/Rs2m_7/SR
  Location pin: SLICE_X2Y8.SR
  Clock network: btn0_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: sramCtl/Rs2m<7>/SR
  Logical resource: sramCtl/Rs2m_6/SR
  Location pin: SLICE_X2Y8.SR
  Clock network: btn0_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.039|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3315 paths, 0 nets, and 616 connections

Design statistics:
   Minimum period:   8.039ns{1}   (Maximum frequency: 124.394MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 28 15:44:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



