<inproceedings mdate="2017-05-17" key="conf/isscc/KimPPKKKLPKCLSLYKYKLKLC10"><author>Hyunggon Kim</author><author>Jung-hoon Park</author><author>Ki-Tae Park</author><author>Pansuk Kwak</author><author>Ohsuk Kwon</author><author>Chulbum Kim</author><author>Younyeol Lee</author><author>Sangsoo Park</author><author>Kyungmin Kim</author><author>Doohyun Cho</author><author>Juseok Lee</author><author>Jungho Song</author><author>Soowoong Lee</author><author>Hyukjun Yoo</author><author>Sanglok Kim</author><author>Seungwoo Yu</author><author>Sungjun Kim</author><author>Sungsoo Lee</author><author>Kyehyun Kyung</author><author>Yong-Ho Lim</author><author>Chilhee Chung</author><title>A 159mm<sup>2</sup> 32nm 32Gb MLC NAND-flash memory with 200MB/s asynchronous DDR interface.</title><pages>442-443</pages><year>2010</year><booktitle>ISSCC</booktitle><ee>https://doi.org/10.1109/ISSCC.2010.5433912</ee><crossref>conf/isscc/2010</crossref><url>db/conf/isscc/isscc2010.html#KimPPKKKLPKCLSLYKYKLKLC10</url></inproceedings>