`define RTL_SIM
`define SIMULATOR_MODELSIM
`define TEST_NAME_STRING "or1200-simple"
//`define VCD
`define VCD_DEPTH 3 // 0 = all
`define VCD_PATH orpsoc_testbench.dut.or1200_top0.or1200_cpu
//`define PROCESSOR_MONITOR_ENABLE_LOGS
