library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

ENTITY ALU_DIV IS
	PORT(
		);
END ENTITY ALU_DIV;

ARCHITECTURE behav OF ALU_DIV IS
	BEGIN
END ARCHITECTURE behav;