{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    output logic [4:0] q\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 5'b00001;\n        end else begin\n            q[4] <= q[0] ^ q[2];\n            q[3:1] <= q[4:2];\n            q[0] <= 1'b0; // Shift out the least significant bit\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 4270,
        "passfail": "R"
    },
    "iterations_used": 1
}