Running: /usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/l2/ferlicotdelbe/tp/ARCHI/tp4/clkdiv_clkdiv_sch_tb_isim_beh.exe -prj /home/l2/ferlicotdelbe/tp/ARCHI/tp4/clkdiv_clkdiv_sch_tb_beh.prj work.clkdiv_clkdiv_sch_tb 
ISim M.81d (signature 0x141a37e9)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/l2/ferlicotdelbe/tp/ARCHI/tp4/clkdiv.vhf" into library work
Parsing VHDL file "/home/l2/ferlicotdelbe/tp/ARCHI/tp4/Clkdiv_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 35172 KB
Fuse CPU Usage: 190 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling package vcomponents
Compiling architecture fd_v of entity fd [\FD('0')\]
Compiling architecture inv_v of entity inv [inv_default]
Compiling architecture behavioral of entity clkdiv [clkdiv_default]
Compiling architecture behavioral of entity clkdiv_clkdiv_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable /home/l2/ferlicotdelbe/tp/ARCHI/tp4/clkdiv_clkdiv_sch_tb_isim_beh.exe
Fuse Memory Usage: 76176 KB
Fuse CPU Usage: 210 ms
GCC CPU Usage: 270 ms
