Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Aug  2 22:39:34 2020
| Host         : DESKTOP-K1HP0BF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MOTOR_SPEED_PWM_control_sets_placed.rpt
| Design       : MOTOR_SPEED_PWM
| Device       : xc7s15
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              48 |           12 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------+----------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |     Enable Signal    |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------+----------------------------------------+------------------+----------------+--------------+
|  SYSCLK_IBUF_BUFG               |                      |                                        |                1 |              1 |         1.00 |
|  u_Clk_Division_0/inst/Clk_BUFG |                      |                                        |                1 |              4 |         4.00 |
|  u_Clk_Division_0/inst/Clk_BUFG | u_removejoggle/cnt_0 | u_removejoggle/cnt[19]_i_1_n_0         |                6 |             20 |         3.33 |
|  SYSCLK_IBUF_BUFG               |                      | u_Clk_Division_0/inst/Count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  u_Clk_Division_0/inst/Clk_BUFG |                      | u_pwm/RST_N                            |               12 |             48 |         4.00 |
+---------------------------------+----------------------+----------------------------------------+------------------+----------------+--------------+


