

================================================================
== Vitis HLS Report for 'LinearContrastStretching'
================================================================
* Date:           Thu Apr  4 15:41:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        image_linear_contrast
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122  |LinearContrastStretching_Pipeline_VITIS_LOOP_24_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    0|    7428|   6370|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    7595|   6485|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       7|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122  |LinearContrastStretching_Pipeline_VITIS_LOOP_24_1  |        0|   0|  5476|  4350|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|   220|   312|    0|
    |image_in_m_axi_U                                              |image_in_m_axi                                     |        2|   0|   866|   854|    0|
    |image_out_m_axi_U                                             |image_out_m_axi                                    |        2|   0|   866|   854|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                   |        4|   0|  7428|  6370|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |sub24_fu_176_p2     |         -|   0|  0|  14|           9|           9|
    |sub42_fu_183_p2     |         -|   0|  0|  14|           9|           9|
    |sub_ln34_fu_190_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln38_fu_197_p2  |         -|   0|  0|  14|           9|           9|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  56|          36|          36|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |image_in_ARVALID   |   9|          2|    1|          2|
    |image_in_RREADY    |   9|          2|    1|          2|
    |image_out_AWVALID  |   9|          2|    1|          2|
    |image_out_BREADY   |   9|          2|    1|          2|
    |image_out_WVALID   |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  59|         13|    6|         13|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   2|   0|    2|          0|
    |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |high_new_threshold_read_reg_204                                            |   8|   0|    8|          0|
    |high_threshold_read_reg_215                                                |   8|   0|    8|          0|
    |image_in_offset_read_reg_233                                               |  32|   0|   32|          0|
    |image_length_read_reg_228                                                  |  32|   0|   32|          0|
    |image_out_offset_read_reg_238                                              |  32|   0|   32|          0|
    |low_new_threshold_read_reg_209                                             |   8|   0|    8|          0|
    |low_threshold_read_reg_221                                                 |   8|   0|    8|          0|
    |sub24_reg_243                                                              |   9|   0|    9|          0|
    |sub42_reg_248                                                              |   9|   0|    9|          0|
    |sub_ln34_reg_253                                                           |   9|   0|    9|          0|
    |sub_ln38_reg_258                                                           |   9|   0|    9|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 167|   0|  167|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|s_axi_control_AWVALID     |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWREADY     |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWADDR      |   in|    7|       s_axi|                   control|        scalar|
|s_axi_control_WVALID      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_WREADY      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_WDATA       |   in|   32|       s_axi|                   control|        scalar|
|s_axi_control_WSTRB       |   in|    4|       s_axi|                   control|        scalar|
|s_axi_control_ARVALID     |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARREADY     |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARADDR      |   in|    7|       s_axi|                   control|        scalar|
|s_axi_control_RVALID      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_RREADY      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_RDATA       |  out|   32|       s_axi|                   control|        scalar|
|s_axi_control_RRESP       |  out|    2|       s_axi|                   control|        scalar|
|s_axi_control_BVALID      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_BREADY      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_BRESP       |  out|    2|       s_axi|                   control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|    8|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|    8|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|    8|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|    8|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|                  image_in|       pointer|
+--------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 3 [1/1] (1.00ns)   --->   "%max_value_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %max_value" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 3 'read' 'max_value_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%high_new_threshold_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %high_new_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 4 'read' 'high_new_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%low_new_threshold_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %low_new_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 5 'read' 'low_new_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%high_threshold_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %high_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 6 'read' 'high_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%low_threshold_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %low_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 7 'read' 'low_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%image_length_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_length" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 8 'read' 'image_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_in_offset" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 9 'read' 'image_in_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%image_out_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_out_offset" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 10 'read' 'image_out_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%low_new_threshold_cast = zext i8 %low_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 11 'zext' 'low_new_threshold_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%low_threshold_cast7 = zext i8 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 12 'zext' 'low_threshold_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%high_new_threshold_cast = zext i8 %high_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 13 'zext' 'high_new_threshold_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%high_threshold_cast6 = zext i8 %high_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 14 'zext' 'high_threshold_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_value_cast = zext i8 %max_value_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 15 'zext' 'max_value_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%sub24 = sub i9 %max_value_cast, i9 %high_new_threshold_cast" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 16 'sub' 'sub24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%sub42 = sub i9 %high_new_threshold_cast, i9 %low_new_threshold_cast" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 17 'sub' 'sub42' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%sub_ln34 = sub i9 %max_value_cast, i9 %high_threshold_cast6" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:34]   --->   Operation 18 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%sub_ln38 = sub i9 %high_threshold_cast6, i9 %low_threshold_cast7" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:38]   --->   Operation 19 'sub' 'sub_ln38' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [2/2] (2.55ns)   --->   "%call_ln4 = call void @LinearContrastStretching_Pipeline_VITIS_LOOP_24_1, i8 %image_in, i8 %image_out, i32 %image_length_read, i8 %low_threshold_read, i9 %sub42, i9 %sub_ln38, i8 %low_new_threshold_read, i8 %high_threshold_read, i8 %low_threshold_read, i8 %low_new_threshold_read, i8 %low_threshold_read, i32 %image_in_offset_read, i32 %image_out_offset_read, i8 %high_threshold_read, i9 %sub24, i9 %sub_ln34, i8 %high_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 20 'call' 'call_ln4' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:3]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_out"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_in"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_length"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_length, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_length, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %low_threshold"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %low_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_17, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %low_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %high_threshold"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %high_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %high_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %low_new_threshold"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %low_new_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %low_new_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %high_new_threshold"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %high_new_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %high_new_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %max_value"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %max_value, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %max_value, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln4 = call void @LinearContrastStretching_Pipeline_VITIS_LOOP_24_1, i8 %image_in, i8 %image_out, i32 %image_length_read, i8 %low_threshold_read, i9 %sub42, i9 %sub_ln38, i8 %low_new_threshold_read, i8 %high_threshold_read, i8 %low_threshold_read, i8 %low_new_threshold_read, i8 %low_threshold_read, i32 %image_in_offset_read, i32 %image_out_offset_read, i8 %high_threshold_read, i9 %sub24, i9 %sub_ln34, i8 %high_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 49 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:41]   --->   Operation 50 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_new_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_new_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_value_read          (read         ) [ 000]
high_new_threshold_read (read         ) [ 001]
low_new_threshold_read  (read         ) [ 001]
high_threshold_read     (read         ) [ 001]
low_threshold_read      (read         ) [ 001]
image_length_read       (read         ) [ 001]
image_in_offset_read    (read         ) [ 001]
image_out_offset_read   (read         ) [ 001]
low_new_threshold_cast  (zext         ) [ 000]
low_threshold_cast7     (zext         ) [ 000]
high_new_threshold_cast (zext         ) [ 000]
high_threshold_cast6    (zext         ) [ 000]
max_value_cast          (zext         ) [ 000]
sub24                   (sub          ) [ 001]
sub42                   (sub          ) [ 001]
sub_ln34                (sub          ) [ 001]
sub_ln38                (sub          ) [ 001]
spectopmodule_ln3       (spectopmodule) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specbitsmap_ln0         (specbitsmap  ) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
specinterface_ln0       (specinterface) [ 000]
call_ln4                (call         ) [ 000]
ret_ln41                (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_out_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_in_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_length">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_length"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="low_threshold">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_threshold"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="high_threshold">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_threshold"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="low_new_threshold">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_new_threshold"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="high_new_threshold">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_new_threshold"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_value">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_value"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearContrastStretching_Pipeline_VITIS_LOOP_24_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="max_value_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_value_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="high_new_threshold_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_new_threshold_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="low_new_threshold_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_new_threshold_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="high_threshold_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_threshold_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="low_threshold_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_threshold_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="image_length_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_length_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="image_in_offset_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="image_out_offset_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_offset_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="0" index="4" bw="8" slack="0"/>
<pin id="128" dir="0" index="5" bw="9" slack="0"/>
<pin id="129" dir="0" index="6" bw="9" slack="0"/>
<pin id="130" dir="0" index="7" bw="8" slack="0"/>
<pin id="131" dir="0" index="8" bw="8" slack="0"/>
<pin id="132" dir="0" index="9" bw="8" slack="0"/>
<pin id="133" dir="0" index="10" bw="8" slack="0"/>
<pin id="134" dir="0" index="11" bw="8" slack="0"/>
<pin id="135" dir="0" index="12" bw="32" slack="0"/>
<pin id="136" dir="0" index="13" bw="32" slack="0"/>
<pin id="137" dir="0" index="14" bw="8" slack="0"/>
<pin id="138" dir="0" index="15" bw="9" slack="0"/>
<pin id="139" dir="0" index="16" bw="9" slack="0"/>
<pin id="140" dir="0" index="17" bw="8" slack="0"/>
<pin id="141" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="low_new_threshold_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="low_new_threshold_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="low_threshold_cast7_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="low_threshold_cast7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="high_new_threshold_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_new_threshold_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="high_threshold_cast6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_threshold_cast6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="max_value_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_value_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sub24_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub24/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub42_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub42/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sub_ln34_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln38_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="high_new_threshold_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="high_new_threshold_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="low_new_threshold_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="low_new_threshold_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="high_threshold_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="high_threshold_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="low_threshold_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="low_threshold_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="image_length_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_length_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="image_in_offset_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="image_out_offset_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_out_offset_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="sub24_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="1"/>
<pin id="245" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub24 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sub42_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="1"/>
<pin id="250" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub42 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sub_ln34_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="1"/>
<pin id="255" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="258" class="1005" name="sub_ln38_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="145"><net_src comp="104" pin="2"/><net_sink comp="122" pin=3"/></net>

<net id="146"><net_src comp="98" pin="2"/><net_sink comp="122" pin=4"/></net>

<net id="147"><net_src comp="86" pin="2"/><net_sink comp="122" pin=7"/></net>

<net id="148"><net_src comp="92" pin="2"/><net_sink comp="122" pin=8"/></net>

<net id="149"><net_src comp="98" pin="2"/><net_sink comp="122" pin=9"/></net>

<net id="150"><net_src comp="86" pin="2"/><net_sink comp="122" pin=10"/></net>

<net id="151"><net_src comp="98" pin="2"/><net_sink comp="122" pin=11"/></net>

<net id="152"><net_src comp="110" pin="2"/><net_sink comp="122" pin=12"/></net>

<net id="153"><net_src comp="116" pin="2"/><net_sink comp="122" pin=13"/></net>

<net id="154"><net_src comp="92" pin="2"/><net_sink comp="122" pin=14"/></net>

<net id="155"><net_src comp="80" pin="2"/><net_sink comp="122" pin=17"/></net>

<net id="159"><net_src comp="86" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="98" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="80" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="92" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="74" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="164" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="2"/><net_sink comp="122" pin=15"/></net>

<net id="187"><net_src comp="164" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="156" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="122" pin=5"/></net>

<net id="194"><net_src comp="172" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="168" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="122" pin=16"/></net>

<net id="201"><net_src comp="168" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="160" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="197" pin="2"/><net_sink comp="122" pin=6"/></net>

<net id="207"><net_src comp="80" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="122" pin=17"/></net>

<net id="212"><net_src comp="86" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="122" pin=7"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="122" pin=10"/></net>

<net id="218"><net_src comp="92" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="122" pin=14"/></net>

<net id="224"><net_src comp="98" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="122" pin=9"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="122" pin=11"/></net>

<net id="231"><net_src comp="104" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="236"><net_src comp="110" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="122" pin=12"/></net>

<net id="241"><net_src comp="116" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="122" pin=13"/></net>

<net id="246"><net_src comp="176" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="122" pin=15"/></net>

<net id="251"><net_src comp="183" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="122" pin=5"/></net>

<net id="256"><net_src comp="190" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="122" pin=16"/></net>

<net id="261"><net_src comp="197" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="122" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {1 2 }
 - Input state : 
	Port: LinearContrastStretching : image_in | {1 2 }
	Port: LinearContrastStretching : image_out_offset | {1 }
	Port: LinearContrastStretching : image_in_offset | {1 }
	Port: LinearContrastStretching : image_length | {1 }
	Port: LinearContrastStretching : low_threshold | {1 }
	Port: LinearContrastStretching : high_threshold | {1 }
	Port: LinearContrastStretching : low_new_threshold | {1 }
	Port: LinearContrastStretching : high_new_threshold | {1 }
	Port: LinearContrastStretching : max_value | {1 }
  - Chain level:
	State 1
		sub24 : 1
		sub42 : 1
		sub_ln34 : 1
		sub_ln38 : 1
		call_ln4 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |    0    |  6.352  |   4685  |   3865  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                         sub24_fu_176                         |    0    |    0    |    0    |    15   |
|    sub   |                         sub42_fu_183                         |    0    |    0    |    0    |    15   |
|          |                        sub_ln34_fu_190                       |    0    |    0    |    0    |    15   |
|          |                        sub_ln38_fu_197                       |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                   max_value_read_read_fu_74                  |    0    |    0    |    0    |    0    |
|          |              high_new_threshold_read_read_fu_80              |    0    |    0    |    0    |    0    |
|          |               low_new_threshold_read_read_fu_86              |    0    |    0    |    0    |    0    |
|   read   |                high_threshold_read_read_fu_92                |    0    |    0    |    0    |    0    |
|          |                 low_threshold_read_read_fu_98                |    0    |    0    |    0    |    0    |
|          |                 image_length_read_read_fu_104                |    0    |    0    |    0    |    0    |
|          |               image_in_offset_read_read_fu_110               |    0    |    0    |    0    |    0    |
|          |               image_out_offset_read_read_fu_116              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                 low_new_threshold_cast_fu_156                |    0    |    0    |    0    |    0    |
|          |                  low_threshold_cast7_fu_160                  |    0    |    0    |    0    |    0    |
|   zext   |                high_new_threshold_cast_fu_164                |    0    |    0    |    0    |    0    |
|          |                  high_threshold_cast6_fu_168                 |    0    |    0    |    0    |    0    |
|          |                     max_value_cast_fu_172                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    0    |  6.352  |   4685  |   3925  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|high_new_threshold_read_reg_204|    8   |
|  high_threshold_read_reg_215  |    8   |
|  image_in_offset_read_reg_233 |   32   |
|   image_length_read_reg_228   |   32   |
| image_out_offset_read_reg_238 |   32   |
| low_new_threshold_read_reg_209|    8   |
|   low_threshold_read_reg_221  |    8   |
|         sub24_reg_243         |    9   |
|         sub42_reg_248         |    9   |
|        sub_ln34_reg_253       |    9   |
|        sub_ln38_reg_258       |    9   |
+-------------------------------+--------+
|             Total             |   164  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p3  |   2  |  32  |   64   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p4  |   2  |   8  |   16   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p5  |   2  |   9  |   18   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p6  |   2  |   9  |   18   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p7  |   2  |   8  |   16   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p8  |   2  |   8  |   16   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p9  |   2  |   8  |   16   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p10 |   2  |   8  |   16   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p11 |   2  |   8  |   16   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p12 |   2  |  32  |   64   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p13 |   2  |  32  |   64   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p14 |   2  |   8  |   16   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p15 |   2  |   9  |   18   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p16 |   2  |   9  |   18   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_122 |  p17 |   2  |   8  |   16   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   392  ||  23.82  ||   135   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    6   |  4685  |  3925  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   135  |
|  Register |    -   |    -   |   164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   30   |  4849  |  4060  |
+-----------+--------+--------+--------+--------+
