// Seed: 634732383
module module_0 (
    output tri0 id_0,
    output tri1 id_1
    , id_3
);
  wand id_4;
  assign id_1 = 1;
  always @(1 != 1 or posedge id_4) begin
    $display(1'd0);
  end
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 id_5
);
  assign id_0 = 1;
  module_0(
      id_1, id_0
  );
endmodule
module module_2 (
    output supply1 id_0,
    output logic   id_1,
    input  logic   id_2
);
  logic [7:0] id_4;
  module_0(
      id_0, id_0
  );
  always @(id_2) begin
    if (1) id_0 = id_4[1];
    else begin
      id_1 = #1 1'b0;
    end
  end
  assign id_1 = id_2;
endmodule
