
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103656                       # Number of seconds simulated
sim_ticks                                103656359217                       # Number of ticks simulated
final_tick                               633294076527                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127488                       # Simulator instruction rate (inst/s)
host_op_rate                                   161033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5984246                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895120                       # Number of bytes of host memory used
host_seconds                                 17321.54                       # Real time elapsed on the host
sim_insts                                  2208294990                       # Number of instructions simulated
sim_ops                                    2789335258                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1620608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2069504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3693056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       952576                       # Number of bytes written to this memory
system.physmem.bytes_written::total            952576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12661                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16168                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28852                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7442                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7442                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15634429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19965046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35627877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9189750                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9189750                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9189750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15634429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19965046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44817627                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248576402                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21413371                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17437100                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918306                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8814857                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138557                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235926                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87150                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193688358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120528307                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21413371                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10374483                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25472589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5741091                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7707279                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11849765                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230659750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205187161     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723170      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140825      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311357      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952820      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107541      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          759034      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929312      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548530      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230659750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086144                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.484874                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191362559                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10071774                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25331740                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108679                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784994                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650253                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145457110                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51696                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784994                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191618384                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6567805                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2361253                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185384                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1141918                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145242558                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2004                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420962                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       565976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        30286                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203243171                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676908911                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676908911                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34792465                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33831                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17751                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3601085                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13978294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294218                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697537                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144728706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137421489                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83387                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20219014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41327154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230659750                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595776                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300429                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172630008     74.84%     74.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24484131     10.61%     85.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12379015      5.37%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7993811      3.47%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6568501      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584325      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3189752      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777902      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52305      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230659750                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962155     75.35%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145651     11.41%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169121     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113935245     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016144      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13649411      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804609      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137421489                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552834                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276927                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009292                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506863042                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164982240                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133605110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138698416                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153108                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1826694                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140423                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784994                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5842004                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       283175                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144762534                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13978294                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849989                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17748                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12531                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215115                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134831687                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517246                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589802                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243147                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804002                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542415                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133607433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133605110                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79391658                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213698780                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.537481                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371512                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22305720                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942485                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226874756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.392900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177082029     78.05%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23332290     10.28%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10836047      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821861      2.13%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3654725      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546650      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534292      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096402      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2970460      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226874756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2970460                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368676379                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293329213                       # The number of ROB writes
system.switch_cpus0.timesIdled                2864167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17916652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.485764                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.485764                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402291                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402291                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609646069                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184095202                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138169523                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248576402                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22631782                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18333983                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2071896                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8986955                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8526243                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2540238                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93715                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191233815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125855930                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22631782                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11066481                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27563635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6364526                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4273552                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11965479                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2071266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227316999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199753364     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2565960      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2018564      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4746887      2.09%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1021005      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1589149      0.70%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223470      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          766863      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13631737      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227316999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091046                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.506307                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189120021                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6450182                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27452741                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        91682                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4202369                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3902170                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44194                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154329191                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82296                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4202369                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189642648                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1648496                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3342200                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26990744                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1490538                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154187337                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        24935                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        283971                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       554461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       196476                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216900103                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719526704                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719526704                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176043719                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40856381                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38728                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21669                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4874580                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14979009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7453723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       138899                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1655952                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153085702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143756742                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147617                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25650559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53435844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4595                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227316999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632406                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303552                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165367144     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26536377     11.67%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12871549      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8609752      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7961743      3.50%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2680203      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2764956      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       391912      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133363      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227316999                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         413118     59.14%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        142137     20.35%     79.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143299     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120734520     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2178169      1.52%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17053      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13434514      9.35%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7392486      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143756742                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.578320                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             698554                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004859                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    515676654                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178775454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140062125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144455296                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       361396                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3393232                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1090                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       207815                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4202369                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1055301                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98660                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153124407                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        19104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14979009                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7453723                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21649                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          490                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1126458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2301632                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141135795                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12971016                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2620947                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20362205                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20004228                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7391189                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.567776                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140062928                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140062125                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82941528                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229016279                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.563457                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362164                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103132462                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126656383                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26469229                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2074626                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223114630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567674                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169938310     76.17%     76.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25022945     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10925232      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6209518      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4495807      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1766390      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1363968      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       984246      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2408214      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223114630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103132462                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126656383                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18831683                       # Number of memory references committed
system.switch_cpus1.commit.loads             11585775                       # Number of loads committed
system.switch_cpus1.commit.membars              17054                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18197918                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114122115                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2578495                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2408214                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           373832028                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310453736                       # The number of ROB writes
system.switch_cpus1.timesIdled                3088365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21259403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103132462                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126656383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103132462                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.410263                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.410263                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414892                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414892                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635718467                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195047935                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142541211                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34108                       # number of misc regfile writes
system.l20.replacements                         12671                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          796061                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29055                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.398417                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          373.584496                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.052129                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6041.712186                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9959.651190                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022802                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000552                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368757                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.607889                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83982                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83982                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22323                       # number of Writeback hits
system.l20.Writeback_hits::total                22323                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83982                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83982                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83982                       # number of overall hits
system.l20.overall_hits::total                  83982                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12661                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12671                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12661                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12671                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12661                       # number of overall misses
system.l20.overall_misses::total                12671                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1834998                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2608328604                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2610163602                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1834998                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2608328604                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2610163602                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1834998                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2608328604                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2610163602                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96643                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96653                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22323                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22323                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96643                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96653                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96643                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96653                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.131008                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.131098                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.131008                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.131098                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.131008                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.131098                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 183499.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206012.842903                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205995.075527                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 183499.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206012.842903                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205995.075527                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 183499.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206012.842903                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205995.075527                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4111                       # number of writebacks
system.l20.writebacks::total                     4111                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12661                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12671                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12661                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12671                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12661                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12671                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1235648                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1849277375                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1850513023                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1235648                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1849277375                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1850513023                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1235648                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1849277375                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1850513023                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.131008                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.131098                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.131008                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.131098                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.131008                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.131098                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123564.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146060.925282                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146043.171257                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 123564.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146060.925282                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146043.171257                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 123564.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146060.925282                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146043.171257                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16181                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          827135                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32565                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.399509                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          920.309953                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.341371                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4238.742660                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             1.424337                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11213.181679                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.056171                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000631                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.258712                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000087                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.684398                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        59375                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  59375                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22193                       # number of Writeback hits
system.l21.Writeback_hits::total                22193                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        59375                       # number of demand (read+write) hits
system.l21.demand_hits::total                   59375                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        59375                       # number of overall hits
system.l21.overall_hits::total                  59375                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16168                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16181                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16168                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16181                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16168                       # number of overall misses
system.l21.overall_misses::total                16181                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2457469                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3316898425                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3319355894                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2457469                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3316898425                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3319355894                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2457469                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3316898425                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3319355894                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75543                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75556                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22193                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22193                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75543                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75556                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75543                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75556                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.214024                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.214159                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.214024                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.214159                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.214024                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.214159                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 189036.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205152.054985                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205139.107225                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 189036.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205152.054985                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205139.107225                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 189036.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205152.054985                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205139.107225                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3331                       # number of writebacks
system.l21.writebacks::total                     3331                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16168                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16181                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16168                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16181                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16168                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16181                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1671541                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2343899258                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2345570799                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1671541                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2343899258                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2345570799                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1671541                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2343899258                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2345570799                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.214024                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.214159                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.214024                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.214159                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.214024                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.214159                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128580.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144971.502845                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144958.333787                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128580.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144971.502845                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144958.333787                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128580.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144971.502845                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144958.333787                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.822317                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011857404                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849830.720293                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.822317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015741                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876318                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11849754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11849754                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11849754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11849754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11849754                       # number of overall hits
system.cpu0.icache.overall_hits::total       11849754                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2113412                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2113412                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2113412                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2113412                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2113412                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2113412                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11849765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11849765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11849765                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11849765                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11849765                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11849765                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 192128.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 192128.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 192128.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 192128.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 192128.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 192128.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1917998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1917998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1917998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1917998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1917998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1917998                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191799.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191799.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191799.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96643                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997893                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96899                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1971.102829                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589638                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410362                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916366                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083634                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10412814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10412814                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17269                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17269                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18090051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18090051                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18090051                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18090051                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398915                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398990                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398990                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398990                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398990                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37502896766                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37502896766                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8180930                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8180930                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37511077696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37511077696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37511077696                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37511077696                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18489041                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18489041                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18489041                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18489041                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036897                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021580                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021580                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021580                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021580                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94012.250144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94012.250144                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 109079.066667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109079.066667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94015.082323                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94015.082323                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94015.082323                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94015.082323                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22323                       # number of writebacks
system.cpu0.dcache.writebacks::total            22323                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302272                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302272                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302347                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302347                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96643                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96643                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96643                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8316810040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8316810040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8316810040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8316810040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8316810040                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8316810040                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005227                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005227                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005227                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005227                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86057.035067                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86057.035067                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86057.035067                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86057.035067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86057.035067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86057.035067                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997092                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017135614                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071559.295316                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997092                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11965465                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11965465                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11965465                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11965465                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11965465                       # number of overall hits
system.cpu1.icache.overall_hits::total       11965465                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2915795                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2915795                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2915795                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2915795                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2915795                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2915795                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11965479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11965479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11965479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11965479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11965479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11965479                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 208271.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 208271.071429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 208271.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 208271.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 208271.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 208271.071429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2565369                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2565369                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2565369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2565369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2565369                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2565369                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197336.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197336.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197336.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197336.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197336.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197336.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75543                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180791058                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75799                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2385.137772                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.236483                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.763517                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903268                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096732                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9718933                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9718933                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7211801                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7211801                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21401                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21401                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17054                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17054                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16930734                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16930734                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16930734                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16930734                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181682                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181682                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181682                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181682                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181682                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20099491013                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20099491013                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20099491013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20099491013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20099491013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20099491013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9900615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9900615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7211801                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7211801                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17112416                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17112416                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17112416                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17112416                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018351                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010617                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010617                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010617                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010617                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110630.062488                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110630.062488                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110630.062488                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110630.062488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110630.062488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110630.062488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22193                       # number of writebacks
system.cpu1.dcache.writebacks::total            22193                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106139                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106139                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106139                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106139                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106139                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106139                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75543                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75543                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75543                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75543                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75543                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7351713038                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7351713038                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7351713038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7351713038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7351713038                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7351713038                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004415                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004415                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004415                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004415                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97318.256331                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97318.256331                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97318.256331                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97318.256331                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97318.256331                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97318.256331                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
