ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** 
   3:main_cm4.c    **** ********************************************************************************/
   4:main_cm4.c    **** 
   5:main_cm4.c    **** #include "project.h"
   6:main_cm4.c    **** #include "GUI.h"
   7:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   8:main_cm4.c    **** #include "cy_eink_library.h"
   9:main_cm4.c    **** #include "LCDConf.h"
  10:main_cm4.c    **** #include <stdlib.h>
  11:main_cm4.c    **** 
  12:main_cm4.c    **** //#include <stdio.h>  //?
  13:main_cm4.c    **** //#include <unistd.h> //?
  14:main_cm4.c    **** 
  15:main_cm4.c    **** #include "FreeRTOS.h"
  16:main_cm4.c    **** #include "queue.h"
  17:main_cm4.c    **** #include "task.h"     
  18:main_cm4.c    **** #include "semphr.h"
  19:main_cm4.c    **** #include "params.h"
  20:main_cm4.c    **** 
  21:main_cm4.c    **** 
  22:main_cm4.c    **** 
  23:main_cm4.c    **** #include "display_task.h"
  24:main_cm4.c    **** #include "touch_task.h"
  25:main_cm4.c    **** #include "oxy_task.h"
  26:main_cm4.c    **** 
  27:main_cm4.c    **** 
  28:main_cm4.c    **** /* Priorities of user tasks in this project */
  29:main_cm4.c    **** #define TASK_TOUCH_PRIORITY         (10u)
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 2


  30:main_cm4.c    **** #define TASK_DISPLAY_PRIORITY       (5u)
  31:main_cm4.c    **** #define TASK_BOUTON_PRIORITY        (4u)
  32:main_cm4.c    **** 
  33:main_cm4.c    **** 
  34:main_cm4.c    **** /* Stack sizes of user tasks in this project */
  35:main_cm4.c    **** #define DISPLAY_TASK_STACK_SIZE     (128u)//1024 
  36:main_cm4.c    **** #define TOUCH_TASK_STACK_SIZE       (configMINIMAL_STACK_SIZE)
  37:main_cm4.c    **** #define BOUTON_TASK_STACK_SIZE      (configMINIMAL_STACK_SIZE)
  38:main_cm4.c    **** 
  39:main_cm4.c    **** 
  40:main_cm4.c    **** 
  41:main_cm4.c    **** 
  42:main_cm4.c    **** volatile SemaphoreHandle_t bouton_semph;
  43:main_cm4.c    **** 
  44:main_cm4.c    **** // Image buffer cache //
  45:main_cm4.c    **** //uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  46:main_cm4.c    **** 
  47:main_cm4.c    **** 
  48:main_cm4.c    **** 
  49:main_cm4.c    **** /*************************************************************************/
  50:main_cm4.c    **** void isr_bouton(void){
  29              		.loc 1 50 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  51:main_cm4.c    ****     //touch_data_t currentTouch = BUTTON2_TOUCHED;
  52:main_cm4.c    ****     //xQueueSendFromISR(touchDataQ, &currentTouch, NULL);
  53:main_cm4.c    **** 
  54:main_cm4.c    **** 
  55:main_cm4.c    ****     
  56:main_cm4.c    ****     xSemaphoreGiveFromISR(bouton_semph, NULL);
  37              		.loc 1 56 0
  38 0002 0F4B     		ldr	r3, .L4
  39 0004 1868     		ldr	r0, [r3]
  40 0006 0021     		movs	r1, #0
  41 0008 FFF7FEFF 		bl	xQueueGiveFromISR
  42              	.LVL0:
  57:main_cm4.c    ****     CyDelay(1000);      // more or less ??
  43              		.loc 1 57 0
  44 000c 4FF47A70 		mov	r0, #1000
  45 0010 FFF7FEFF 		bl	Cy_SysLib_Delay
  46              	.LVL1:
  47              	.LBB14:
  48              	.LBB15:
  49              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 3


   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 4


  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 5


 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 6


 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 7


 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 8


 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 9


 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 10


 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 11


 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 12


 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 13


 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 14


 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 15


 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 16


 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 17


 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 18


 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 19


 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 20


 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 21


1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 22


1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 23


1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 24


1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 25


1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 26


1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 27


1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 28


1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 29


1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 30


1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  50              		.loc 2 1603 0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 31


  51 0014 0B4B     		ldr	r3, .L4+4
  52 0016 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  53              		.loc 2 1605 0
  54 0018 1022     		movs	r2, #16
  55 001a 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  56              		.loc 2 1608 0
  57 001c 5B69     		ldr	r3, [r3, #20]
  58              	.LVL2:
  59              	.LBE15:
  60              	.LBE14:
  58:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
  59:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
  61              		.loc 1 59 0
  62 001e 0A4B     		ldr	r3, .L4+8
  63 0020 B3F90030 		ldrsh	r3, [r3]
  64              	.LVL3:
  65              	.LBB16:
  66              	.LBB17:
  67              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 32


  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 33


  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 34


 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 35


 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 36


 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 37


 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 38


 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 39


 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 40


 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 41


 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 42


 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 43


 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 44


 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 45


 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 46


 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 47


 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 48


 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 49


1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 50


1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 51


1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 52


1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 53


1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 54


1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 55


1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 56


1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 57


1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 58


1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 59


1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 60


1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 61


1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CMSIS\Core\Include/core_cm4.h ****   {
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 62


1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  68              		.loc 3 1776 0
  69 0024 002B     		cmp	r3, #0
  70 0026 09DB     		blt	.L1
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 3 1778 0
  72 0028 5A09     		lsrs	r2, r3, #5
  73 002a 03F01F03 		and	r3, r3, #31
  74              	.LVL4:
  75 002e 0121     		movs	r1, #1
  76 0030 01FA03F3 		lsl	r3, r1, r3
  77 0034 6032     		adds	r2, r2, #96
  78 0036 0549     		ldr	r1, .L4+12
  79 0038 41F82230 		str	r3, [r1, r2, lsl #2]
  80              	.LVL5:
  81              	.L1:
  82 003c 08BD     		pop	{r3, pc}
  83              	.L5:
  84 003e 00BF     		.align	2
  85              	.L4:
  86 0040 00000000 		.word	bouton_semph
  87 0044 00003240 		.word	1077018624
  88 0048 00000000 		.word	Bouton_ISR_cfg
  89 004c 00E100E0 		.word	-536813312
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 63


  90              	.LBE17:
  91              	.LBE16:
  92              		.cfi_endproc
  93              	.LFE660:
  94              		.size	isr_bouton, .-isr_bouton
  95              		.section	.text.Task_Bouton2,"ax",%progbits
  96              		.align	2
  97              		.global	Task_Bouton2
  98              		.thumb
  99              		.thumb_func
 100              		.type	Task_Bouton2, %function
 101              	Task_Bouton2:
 102              	.LFB661:
  60:main_cm4.c    **** 
  61:main_cm4.c    **** }
  62:main_cm4.c    **** 
  63:main_cm4.c    **** 
  64:main_cm4.c    **** void Task_Bouton2(void *arg){
 103              		.loc 1 64 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              	.LVL6:
 108 0000 00B5     		push	{lr}
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              		.cfi_def_cfa_offset 16
  65:main_cm4.c    ****     
  66:main_cm4.c    ****     (void) arg;
  67:main_cm4.c    ****     
  68:main_cm4.c    ****     touch_data_t currentTouch = NO_TOUCH;
 113              		.loc 1 68 0
 114 0004 0323     		movs	r3, #3
 115 0006 8DF80730 		strb	r3, [sp, #7]
 116              	.LVL7:
 117              	.L7:
  69:main_cm4.c    ****     
  70:main_cm4.c    ****     for(;;){
  71:main_cm4.c    ****         
  72:main_cm4.c    ****         if(xSemaphoreTake(bouton_semph, portMAX_DELAY) == pdTRUE){
 118              		.loc 1 72 0
 119 000a 0C4B     		ldr	r3, .L10
 120 000c 1868     		ldr	r0, [r3]
 121 000e 4FF0FF31 		mov	r1, #-1
 122 0012 FFF7FEFF 		bl	xQueueSemaphoreTake
 123              	.LVL8:
 124 0016 0128     		cmp	r0, #1
 125 0018 F7D1     		bne	.L7
  73:main_cm4.c    ****             
  74:main_cm4.c    ****             currentTouch =  BUTTON2_TOUCHED;
 126              		.loc 1 74 0
 127 001a 02A9     		add	r1, sp, #8
 128 001c 0223     		movs	r3, #2
 129 001e 01F8013D 		strb	r3, [r1, #-1]!
  75:main_cm4.c    ****             xQueueSend(touchDataQ, &currentTouch, ( TickType_t ) 0);
 130              		.loc 1 75 0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 64


 131 0022 0023     		movs	r3, #0
 132 0024 1A46     		mov	r2, r3
 133 0026 0648     		ldr	r0, .L10+4
 134 0028 0068     		ldr	r0, [r0]
 135 002a FFF7FEFF 		bl	xQueueGenericSend
 136              	.LVL9:
  76:main_cm4.c    ****             currentTouch = NO_TOUCH;
 137              		.loc 1 76 0
 138 002e 0323     		movs	r3, #3
 139 0030 8DF80730 		strb	r3, [sp, #7]
  77:main_cm4.c    ****             vTaskDelay(pdMS_TO_TICKS(100));
 140              		.loc 1 77 0
 141 0034 6420     		movs	r0, #100
 142 0036 FFF7FEFF 		bl	vTaskDelay
 143              	.LVL10:
 144 003a E6E7     		b	.L7
 145              	.L11:
 146              		.align	2
 147              	.L10:
 148 003c 00000000 		.word	bouton_semph
 149 0040 00000000 		.word	touchDataQ
 150              		.cfi_endproc
 151              	.LFE661:
 152              		.size	Task_Bouton2, .-Task_Bouton2
 153              		.section	.text.main,"ax",%progbits
 154              		.align	2
 155              		.global	main
 156              		.thumb
 157              		.thumb_func
 158              		.type	main, %function
 159              	main:
 160              	.LFB662:
  78:main_cm4.c    ****             
  79:main_cm4.c    ****             //vTaskDelay(pdMS_TO_TICKS(20));
  80:main_cm4.c    ****         }
  81:main_cm4.c    **** 
  82:main_cm4.c    ****     }
  83:main_cm4.c    **** }
  84:main_cm4.c    **** 
  85:main_cm4.c    **** /*************************************************************************/
  86:main_cm4.c    **** 
  87:main_cm4.c    **** 
  88:main_cm4.c    **** 
  89:main_cm4.c    **** 
  90:main_cm4.c    **** int main(void)
  91:main_cm4.c    **** {
 161              		.loc 1 91 0
 162              		.cfi_startproc
 163              		@ Volatile: function does not return.
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 00B5     		push	{lr}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 14, -4
 169 0002 83B0     		sub	sp, sp, #12
 170              		.cfi_def_cfa_offset 16
  92:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 65


 171              		.loc 1 92 0
 172 0004 0322     		movs	r2, #3
 173 0006 0021     		movs	r1, #0
 174 0008 0120     		movs	r0, #1
 175 000a FFF7FEFF 		bl	xQueueGenericCreate
 176              	.LVL11:
 177 000e 2C4B     		ldr	r3, .L18
 178 0010 1860     		str	r0, [r3]
 179              	.LBB18:
 180              	.LBB19:
 181              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 66


  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 67


 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 182              		.loc 4 131 0
 183              		.syntax unified
 184              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 185 0012 62B6     		cpsie i
 186              	@ 0 "" 2
 187              		.thumb
 188              		.syntax unified
 189              	.LBE19:
 190              	.LBE18:
  93:main_cm4.c    ****     
  94:main_cm4.c    ****     
  95:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  96:main_cm4.c    ****     
  97:main_cm4.c    ****     DisplayInit();
 191              		.loc 1 97 0
 192 0014 FFF7FEFF 		bl	DisplayInit
 193              	.LVL12:
  98:main_cm4.c    ****     
  99:main_cm4.c    **** 
 100:main_cm4.c    ****     
 101:main_cm4.c    ****     /* Initialisation de CapSense */
 102:main_cm4.c    ****     
 103:main_cm4.c    ****     //CapSense_Start();
 104:main_cm4.c    ****     //CapSense_ScanAllWidgets();
 105:main_cm4.c    ****     
 106:main_cm4.c    ****     /* Initialisation des tasks */
 107:main_cm4.c    ****         /* Create the queues. See the respective data-types for details of queue
 108:main_cm4.c    ****        contents */
 109:main_cm4.c    ****     
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 68


 110:main_cm4.c    ****     touchDataQ = xQueueCreate(10, sizeof(touch_data_t));
 194              		.loc 1 110 0
 195 0018 0022     		movs	r2, #0
 196 001a 0121     		movs	r1, #1
 197 001c 0A20     		movs	r0, #10
 198 001e FFF7FEFF 		bl	xQueueGenericCreate
 199              	.LVL13:
 200 0022 284B     		ldr	r3, .L18+4
 201 0024 1860     		str	r0, [r3]
 111:main_cm4.c    ****     
 112:main_cm4.c    ****         
 113:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
 202              		.loc 1 113 0
 203 0026 284C     		ldr	r4, .L18+8
 204 0028 2849     		ldr	r1, .L18+12
 205 002a 2046     		mov	r0, r4
 206 002c FFF7FEFF 		bl	Cy_SysInt_Init
 207              	.LVL14:
 114:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 208              		.loc 1 114 0
 209 0030 B4F90030 		ldrsh	r3, [r4]
 210              	.LVL15:
 211              	.LBB20:
 212              	.LBB21:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 213              		.loc 3 1776 0
 214 0034 002B     		cmp	r3, #0
 215 0036 08DB     		blt	.L13
 216              		.loc 3 1778 0
 217 0038 5A09     		lsrs	r2, r3, #5
 218 003a 03F01F00 		and	r0, r3, #31
 219 003e 0121     		movs	r1, #1
 220 0040 8140     		lsls	r1, r1, r0
 221 0042 6032     		adds	r2, r2, #96
 222 0044 2248     		ldr	r0, .L18+16
 223 0046 40F82210 		str	r1, [r0, r2, lsl #2]
 224              	.L13:
 225              	.LVL16:
 226              	.LBE21:
 227              	.LBE20:
 228              	.LBB22:
 229              	.LBB23:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 230              		.loc 3 1687 0
 231 004a 002B     		cmp	r3, #0
 232 004c 08DB     		blt	.L14
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 233              		.loc 3 1689 0
 234 004e 5909     		lsrs	r1, r3, #5
 235 0050 03F01F03 		and	r3, r3, #31
 236              	.LVL17:
 237 0054 0122     		movs	r2, #1
 238 0056 02FA03F3 		lsl	r3, r2, r3
 239 005a 1D4A     		ldr	r2, .L18+16
 240 005c 42F82130 		str	r3, [r2, r1, lsl #2]
 241              	.L14:
 242              	.LVL18:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 69


 243              	.LBE23:
 244              	.LBE22:
 115:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
 116:main_cm4.c    ****     
 117:main_cm4.c    ****          
 118:main_cm4.c    ****     /* Create the user Tasks. See the respective Task definition for more
 119:main_cm4.c    ****        details of these tasks */       
 120:main_cm4.c    ****     xTaskCreate(Task_Touch, "Touch Task", TOUCH_TASK_STACK_SIZE, NULL, TASK_TOUCH_PRIORITY, NULL);
 245              		.loc 1 120 0
 246 0060 0024     		movs	r4, #0
 247 0062 0194     		str	r4, [sp, #4]
 248 0064 0A23     		movs	r3, #10
 249 0066 0093     		str	r3, [sp]
 250 0068 2346     		mov	r3, r4
 251 006a 8022     		movs	r2, #128
 252 006c 1949     		ldr	r1, .L18+20
 253 006e 1A48     		ldr	r0, .L18+24
 254 0070 FFF7FEFF 		bl	xTaskCreate
 255              	.LVL19:
 121:main_cm4.c    **** 
 122:main_cm4.c    ****     xTaskCreate(Task_AffichageGraphique, "Task A", DISPLAY_TASK_STACK_SIZE, NULL, TASK_DISPLAY_PRIO
 256              		.loc 1 122 0
 257 0074 0194     		str	r4, [sp, #4]
 258 0076 0525     		movs	r5, #5
 259 0078 0095     		str	r5, [sp]
 260 007a 2346     		mov	r3, r4
 261 007c 8022     		movs	r2, #128
 262 007e 1749     		ldr	r1, .L18+28
 263 0080 1748     		ldr	r0, .L18+32
 264 0082 FFF7FEFF 		bl	xTaskCreate
 265              	.LVL20:
 123:main_cm4.c    ****     
 124:main_cm4.c    ****     xTaskCreate(Task_Bouton2, "Task Bouton 2", BOUTON_TASK_STACK_SIZE, NULL, TASK_BOUTON_PRIORITY, 
 266              		.loc 1 124 0
 267 0086 0194     		str	r4, [sp, #4]
 268 0088 0423     		movs	r3, #4
 269 008a 0093     		str	r3, [sp]
 270 008c 2346     		mov	r3, r4
 271 008e 8022     		movs	r2, #128
 272 0090 1449     		ldr	r1, .L18+36
 273 0092 1548     		ldr	r0, .L18+40
 274 0094 FFF7FEFF 		bl	xTaskCreate
 275              	.LVL21:
 125:main_cm4.c    ****     
 126:main_cm4.c    ****     xTaskCreate(vtraitement,"Traitement du signal",65000,NULL, TASK_DISPLAY_PRIORITY,NULL); //ERREU
 276              		.loc 1 126 0
 277 0098 0194     		str	r4, [sp, #4]
 278 009a 0095     		str	r5, [sp]
 279 009c 2346     		mov	r3, r4
 280 009e 4FF6E852 		movw	r2, #65000
 281 00a2 1249     		ldr	r1, .L18+44
 282 00a4 1248     		ldr	r0, .L18+48
 283 00a6 FFF7FEFF 		bl	xTaskCreate
 284              	.LVL22:
 127:main_cm4.c    ****     
 128:main_cm4.c    ****     /* Initialize thread-safe debug message printing. See uart_debug.h header file
 129:main_cm4.c    ****        to enable / disable this feature */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 70


 130:main_cm4.c    ****     //DebugPrintfInit();
 131:main_cm4.c    ****     
 132:main_cm4.c    ****     /* Start the RTOS scheduler. This function should never return */
 133:main_cm4.c    ****     vTaskStartScheduler();
 285              		.loc 1 133 0
 286 00aa FFF7FEFF 		bl	vTaskStartScheduler
 287              	.LVL23:
 134:main_cm4.c    ****     
 135:main_cm4.c    ****     /* Should never get here! */ 
 136:main_cm4.c    ****     //DebugPrintf("Error!   : RTOS - scheduler crashed \r\n");
 137:main_cm4.c    **** 
 138:main_cm4.c    ****     /* Halt the CPU if scheduler exits */
 139:main_cm4.c    ****     CY_ASSERT(0);
 288              		.loc 1 139 0
 289 00ae 8B21     		movs	r1, #139
 290 00b0 1048     		ldr	r0, .L18+52
 291 00b2 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 292              	.LVL24:
 293              	.L15:
 140:main_cm4.c    ****     
 141:main_cm4.c    ****     
 142:main_cm4.c    ****     
 143:main_cm4.c    ****     
 144:main_cm4.c    ****     while(CapSense_IsBusy()); // ?? du CapSense Example
 294              		.loc 1 144 0 discriminator 1
 295 00b6 FFF7FEFF 		bl	CapSense_IsBusy
 296              	.LVL25:
 297 00ba 0028     		cmp	r0, #0
 298 00bc FBD1     		bne	.L15
 299              	.L16:
 300 00be FEE7     		b	.L16
 301              	.L19:
 302              		.align	2
 303              	.L18:
 304 00c0 00000000 		.word	bouton_semph
 305 00c4 00000000 		.word	touchDataQ
 306 00c8 00000000 		.word	Bouton_ISR_cfg
 307 00cc 00000000 		.word	isr_bouton
 308 00d0 00E100E0 		.word	-536813312
 309 00d4 00000000 		.word	.LC0
 310 00d8 00000000 		.word	Task_Touch
 311 00dc 0C000000 		.word	.LC1
 312 00e0 00000000 		.word	Task_AffichageGraphique
 313 00e4 14000000 		.word	.LC2
 314 00e8 00000000 		.word	Task_Bouton2
 315 00ec 24000000 		.word	.LC3
 316 00f0 00000000 		.word	vtraitement
 317 00f4 3C000000 		.word	.LC4
 318              		.cfi_endproc
 319              	.LFE662:
 320              		.size	main, .-main
 321              		.comm	bouton_semph,4,4
 322              		.comm	BPM,4,4
 323              		.comm	SPO2,4,4
 324              		.comm	irLED_buffer,8000,4
 325              		.comm	redLED_buffer,8000,4
 326              		.section	.rodata.str1.4,"aMS",%progbits,1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 71


 327              		.align	2
 328              	.LC0:
 329 0000 546F7563 		.ascii	"Touch Task\000"
 329      68205461 
 329      736B00
 330 000b 00       		.space	1
 331              	.LC1:
 332 000c 5461736B 		.ascii	"Task A\000"
 332      204100
 333 0013 00       		.space	1
 334              	.LC2:
 335 0014 5461736B 		.ascii	"Task Bouton 2\000"
 335      20426F75 
 335      746F6E20 
 335      3200
 336 0022 0000     		.space	2
 337              	.LC3:
 338 0024 54726169 		.ascii	"Traitement du signal\000"
 338      74656D65 
 338      6E742064 
 338      75207369 
 338      676E616C 
 339 0039 000000   		.space	3
 340              	.LC4:
 341 003c 6D61696E 		.ascii	"main_cm4.c\000"
 341      5F636D34 
 341      2E6300
 342              		.text
 343              	.Letext0:
 344              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 345              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 346              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 347              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 348              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 349              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 350              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 351              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 352              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 353              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 354              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 355              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 356              		.file 17 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 357              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 358              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 359              		.file 20 "touch_task.h"
 360              		.file 21 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 361              		.file 22 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 362              		.file 23 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 363              		.file 24 "Generated_Source\\PSoC6/I2C_BMI.h"
 364              		.file 25 "Generated_Source\\PSoC6/I2C_MAX.h"
 365              		.file 26 "Generated_Source\\PSoC6/UART_1.h"
 366              		.file 27 "oxy_task.h"
 367              		.file 28 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 368              		.file 29 "display_task.h"
 369              		.file 30 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 370              		.section	.debug_info,"",%progbits
 371              	.Ldebug_info0:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 72


 372 0000 3E150000 		.4byte	0x153e
 373 0004 0400     		.2byte	0x4
 374 0006 00000000 		.4byte	.Ldebug_abbrev0
 375 000a 04       		.byte	0x4
 376 000b 01       		.uleb128 0x1
 377 000c 58050000 		.4byte	.LASF428
 378 0010 0C       		.byte	0xc
 379 0011 C5000000 		.4byte	.LASF429
 380 0015 8A0C0000 		.4byte	.LASF430
 381 0019 00000000 		.4byte	.Ldebug_ranges0+0
 382 001d 00000000 		.4byte	0
 383 0021 00000000 		.4byte	.Ldebug_line0
 384 0025 02       		.uleb128 0x2
 385 0026 02       		.byte	0x2
 386 0027 E6030000 		.4byte	0x3e6
 387 002b 05       		.byte	0x5
 388 002c 24       		.byte	0x24
 389 002d E6030000 		.4byte	0x3e6
 390 0031 03       		.uleb128 0x3
 391 0032 B51B0000 		.4byte	.LASF0
 392 0036 71       		.sleb128 -15
 393 0037 03       		.uleb128 0x3
 394 0038 30160000 		.4byte	.LASF1
 395 003c 72       		.sleb128 -14
 396 003d 03       		.uleb128 0x3
 397 003e 431C0000 		.4byte	.LASF2
 398 0042 73       		.sleb128 -13
 399 0043 03       		.uleb128 0x3
 400 0044 96060000 		.4byte	.LASF3
 401 0048 74       		.sleb128 -12
 402 0049 03       		.uleb128 0x3
 403 004a 3F110000 		.4byte	.LASF4
 404 004e 75       		.sleb128 -11
 405 004f 03       		.uleb128 0x3
 406 0050 0F1A0000 		.4byte	.LASF5
 407 0054 76       		.sleb128 -10
 408 0055 03       		.uleb128 0x3
 409 0056 A11A0000 		.4byte	.LASF6
 410 005a 7B       		.sleb128 -5
 411 005b 03       		.uleb128 0x3
 412 005c E1190000 		.4byte	.LASF7
 413 0060 7C       		.sleb128 -4
 414 0061 03       		.uleb128 0x3
 415 0062 C8110000 		.4byte	.LASF8
 416 0066 7E       		.sleb128 -2
 417 0067 03       		.uleb128 0x3
 418 0068 E3180000 		.4byte	.LASF9
 419 006c 7F       		.sleb128 -1
 420 006d 04       		.uleb128 0x4
 421 006e AE1D0000 		.4byte	.LASF10
 422 0072 00       		.byte	0
 423 0073 04       		.uleb128 0x4
 424 0074 AD1A0000 		.4byte	.LASF11
 425 0078 01       		.byte	0x1
 426 0079 04       		.uleb128 0x4
 427 007a 9D030000 		.4byte	.LASF12
 428 007e 02       		.byte	0x2
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 73


 429 007f 04       		.uleb128 0x4
 430 0080 E8170000 		.4byte	.LASF13
 431 0084 03       		.byte	0x3
 432 0085 04       		.uleb128 0x4
 433 0086 F30C0000 		.4byte	.LASF14
 434 008a 04       		.byte	0x4
 435 008b 04       		.uleb128 0x4
 436 008c 4D170000 		.4byte	.LASF15
 437 0090 05       		.byte	0x5
 438 0091 04       		.uleb128 0x4
 439 0092 5B080000 		.4byte	.LASF16
 440 0096 06       		.byte	0x6
 441 0097 04       		.uleb128 0x4
 442 0098 F3190000 		.4byte	.LASF17
 443 009c 07       		.byte	0x7
 444 009d 04       		.uleb128 0x4
 445 009e 86170000 		.4byte	.LASF18
 446 00a2 08       		.byte	0x8
 447 00a3 04       		.uleb128 0x4
 448 00a4 2D0C0000 		.4byte	.LASF19
 449 00a8 09       		.byte	0x9
 450 00a9 04       		.uleb128 0x4
 451 00aa 0F0D0000 		.4byte	.LASF20
 452 00ae 0A       		.byte	0xa
 453 00af 04       		.uleb128 0x4
 454 00b0 E5090000 		.4byte	.LASF21
 455 00b4 0B       		.byte	0xb
 456 00b5 04       		.uleb128 0x4
 457 00b6 72150000 		.4byte	.LASF22
 458 00ba 0C       		.byte	0xc
 459 00bb 04       		.uleb128 0x4
 460 00bc 30070000 		.4byte	.LASF23
 461 00c0 0D       		.byte	0xd
 462 00c1 04       		.uleb128 0x4
 463 00c2 0D170000 		.4byte	.LASF24
 464 00c6 0E       		.byte	0xe
 465 00c7 04       		.uleb128 0x4
 466 00c8 01040000 		.4byte	.LASF25
 467 00cc 0F       		.byte	0xf
 468 00cd 04       		.uleb128 0x4
 469 00ce 801B0000 		.4byte	.LASF26
 470 00d2 10       		.byte	0x10
 471 00d3 04       		.uleb128 0x4
 472 00d4 50040000 		.4byte	.LASF27
 473 00d8 11       		.byte	0x11
 474 00d9 04       		.uleb128 0x4
 475 00da 81060000 		.4byte	.LASF28
 476 00de 12       		.byte	0x12
 477 00df 04       		.uleb128 0x4
 478 00e0 9E0F0000 		.4byte	.LASF29
 479 00e4 13       		.byte	0x13
 480 00e5 04       		.uleb128 0x4
 481 00e6 81030000 		.4byte	.LASF30
 482 00ea 14       		.byte	0x14
 483 00eb 04       		.uleb128 0x4
 484 00ec 751E0000 		.4byte	.LASF31
 485 00f0 15       		.byte	0x15
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 74


 486 00f1 04       		.uleb128 0x4
 487 00f2 4C0D0000 		.4byte	.LASF32
 488 00f6 16       		.byte	0x16
 489 00f7 04       		.uleb128 0x4
 490 00f8 35030000 		.4byte	.LASF33
 491 00fc 17       		.byte	0x17
 492 00fd 04       		.uleb128 0x4
 493 00fe 8F150000 		.4byte	.LASF34
 494 0102 18       		.byte	0x18
 495 0103 04       		.uleb128 0x4
 496 0104 A2100000 		.4byte	.LASF35
 497 0108 19       		.byte	0x19
 498 0109 04       		.uleb128 0x4
 499 010a 57140000 		.4byte	.LASF36
 500 010e 1A       		.byte	0x1a
 501 010f 04       		.uleb128 0x4
 502 0110 BB0A0000 		.4byte	.LASF37
 503 0114 1B       		.byte	0x1b
 504 0115 04       		.uleb128 0x4
 505 0116 1C1F0000 		.4byte	.LASF38
 506 011a 1C       		.byte	0x1c
 507 011b 04       		.uleb128 0x4
 508 011c 01020000 		.4byte	.LASF39
 509 0120 1D       		.byte	0x1d
 510 0121 04       		.uleb128 0x4
 511 0122 E40F0000 		.4byte	.LASF40
 512 0126 1E       		.byte	0x1e
 513 0127 04       		.uleb128 0x4
 514 0128 E60D0000 		.4byte	.LASF41
 515 012c 1F       		.byte	0x1f
 516 012d 04       		.uleb128 0x4
 517 012e 86100000 		.4byte	.LASF42
 518 0132 20       		.byte	0x20
 519 0133 04       		.uleb128 0x4
 520 0134 1D0A0000 		.4byte	.LASF43
 521 0138 21       		.byte	0x21
 522 0139 04       		.uleb128 0x4
 523 013a 0F1D0000 		.4byte	.LASF44
 524 013e 22       		.byte	0x22
 525 013f 04       		.uleb128 0x4
 526 0140 8F0E0000 		.4byte	.LASF45
 527 0144 23       		.byte	0x23
 528 0145 04       		.uleb128 0x4
 529 0146 58020000 		.4byte	.LASF46
 530 014a 24       		.byte	0x24
 531 014b 04       		.uleb128 0x4
 532 014c F0160000 		.4byte	.LASF47
 533 0150 25       		.byte	0x25
 534 0151 04       		.uleb128 0x4
 535 0152 DD080000 		.4byte	.LASF48
 536 0156 26       		.byte	0x26
 537 0157 04       		.uleb128 0x4
 538 0158 981B0000 		.4byte	.LASF49
 539 015c 27       		.byte	0x27
 540 015d 04       		.uleb128 0x4
 541 015e 02110000 		.4byte	.LASF50
 542 0162 28       		.byte	0x28
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 75


 543 0163 04       		.uleb128 0x4
 544 0164 54090000 		.4byte	.LASF51
 545 0168 29       		.byte	0x29
 546 0169 04       		.uleb128 0x4
 547 016a EA110000 		.4byte	.LASF52
 548 016e 2A       		.byte	0x2a
 549 016f 04       		.uleb128 0x4
 550 0170 C9170000 		.4byte	.LASF53
 551 0174 2B       		.byte	0x2b
 552 0175 04       		.uleb128 0x4
 553 0176 6D010000 		.4byte	.LASF54
 554 017a 2C       		.byte	0x2c
 555 017b 04       		.uleb128 0x4
 556 017c 2A170000 		.4byte	.LASF55
 557 0180 2D       		.byte	0x2d
 558 0181 04       		.uleb128 0x4
 559 0182 D8100000 		.4byte	.LASF56
 560 0186 2E       		.byte	0x2e
 561 0187 04       		.uleb128 0x4
 562 0188 91160000 		.4byte	.LASF57
 563 018c 2F       		.byte	0x2f
 564 018d 04       		.uleb128 0x4
 565 018e 481F0000 		.4byte	.LASF58
 566 0192 30       		.byte	0x30
 567 0193 04       		.uleb128 0x4
 568 0194 4B1D0000 		.4byte	.LASF59
 569 0198 31       		.byte	0x31
 570 0199 04       		.uleb128 0x4
 571 019a 8D180000 		.4byte	.LASF60
 572 019e 32       		.byte	0x32
 573 019f 04       		.uleb128 0x4
 574 01a0 BE0B0000 		.4byte	.LASF61
 575 01a4 33       		.byte	0x33
 576 01a5 04       		.uleb128 0x4
 577 01a6 2A000000 		.4byte	.LASF62
 578 01aa 34       		.byte	0x34
 579 01ab 04       		.uleb128 0x4
 580 01ac AB120000 		.4byte	.LASF63
 581 01b0 35       		.byte	0x35
 582 01b1 04       		.uleb128 0x4
 583 01b2 80070000 		.4byte	.LASF64
 584 01b6 36       		.byte	0x36
 585 01b7 04       		.uleb128 0x4
 586 01b8 321B0000 		.4byte	.LASF65
 587 01bc 37       		.byte	0x37
 588 01bd 04       		.uleb128 0x4
 589 01be D70C0000 		.4byte	.LASF66
 590 01c2 38       		.byte	0x38
 591 01c3 04       		.uleb128 0x4
 592 01c4 1F010000 		.4byte	.LASF67
 593 01c8 39       		.byte	0x39
 594 01c9 04       		.uleb128 0x4
 595 01ca 191C0000 		.4byte	.LASF68
 596 01ce 3A       		.byte	0x3a
 597 01cf 04       		.uleb128 0x4
 598 01d0 C91A0000 		.4byte	.LASF69
 599 01d4 3B       		.byte	0x3b
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 76


 600 01d5 04       		.uleb128 0x4
 601 01d6 F50B0000 		.4byte	.LASF70
 602 01da 3C       		.byte	0x3c
 603 01db 04       		.uleb128 0x4
 604 01dc D41D0000 		.4byte	.LASF71
 605 01e0 3D       		.byte	0x3d
 606 01e1 04       		.uleb128 0x4
 607 01e2 E6120000 		.4byte	.LASF72
 608 01e6 3E       		.byte	0x3e
 609 01e7 04       		.uleb128 0x4
 610 01e8 C0030000 		.4byte	.LASF73
 611 01ec 3F       		.byte	0x3f
 612 01ed 04       		.uleb128 0x4
 613 01ee 11180000 		.4byte	.LASF74
 614 01f2 40       		.byte	0x40
 615 01f3 04       		.uleb128 0x4
 616 01f4 E1130000 		.4byte	.LASF75
 617 01f8 41       		.byte	0x41
 618 01f9 04       		.uleb128 0x4
 619 01fa 04030000 		.4byte	.LASF76
 620 01fe 42       		.byte	0x42
 621 01ff 04       		.uleb128 0x4
 622 0200 FD180000 		.4byte	.LASF77
 623 0204 43       		.byte	0x43
 624 0205 04       		.uleb128 0x4
 625 0206 130E0000 		.4byte	.LASF78
 626 020a 44       		.byte	0x44
 627 020b 04       		.uleb128 0x4
 628 020c 321E0000 		.4byte	.LASF79
 629 0210 45       		.byte	0x45
 630 0211 04       		.uleb128 0x4
 631 0212 03130000 		.4byte	.LASF80
 632 0216 46       		.byte	0x46
 633 0217 04       		.uleb128 0x4
 634 0218 FD1B0000 		.4byte	.LASF81
 635 021c 47       		.byte	0x47
 636 021d 04       		.uleb128 0x4
 637 021e F51E0000 		.4byte	.LASF82
 638 0222 48       		.byte	0x48
 639 0223 04       		.uleb128 0x4
 640 0224 7E0D0000 		.4byte	.LASF83
 641 0228 49       		.byte	0x49
 642 0229 04       		.uleb128 0x4
 643 022a 82010000 		.4byte	.LASF84
 644 022e 4A       		.byte	0x4a
 645 022f 04       		.uleb128 0x4
 646 0230 6E120000 		.4byte	.LASF85
 647 0234 4B       		.byte	0x4b
 648 0235 04       		.uleb128 0x4
 649 0236 1F130000 		.4byte	.LASF86
 650 023a 4C       		.byte	0x4c
 651 023b 04       		.uleb128 0x4
 652 023c 27080000 		.4byte	.LASF87
 653 0240 4D       		.byte	0x4d
 654 0241 04       		.uleb128 0x4
 655 0242 69170000 		.4byte	.LASF88
 656 0246 4E       		.byte	0x4e
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 77


 657 0247 04       		.uleb128 0x4
 658 0248 9A0D0000 		.4byte	.LASF89
 659 024c 4F       		.byte	0x4f
 660 024d 04       		.uleb128 0x4
 661 024e CB010000 		.4byte	.LASF90
 662 0252 50       		.byte	0x50
 663 0253 04       		.uleb128 0x4
 664 0254 DE150000 		.4byte	.LASF91
 665 0258 51       		.byte	0x51
 666 0259 04       		.uleb128 0x4
 667 025a EC1A0000 		.4byte	.LASF92
 668 025e 52       		.byte	0x52
 669 025f 04       		.uleb128 0x4
 670 0260 661D0000 		.4byte	.LASF93
 671 0264 53       		.byte	0x53
 672 0265 04       		.uleb128 0x4
 673 0266 901E0000 		.4byte	.LASF94
 674 026a 54       		.byte	0x54
 675 026b 04       		.uleb128 0x4
 676 026c AC0E0000 		.4byte	.LASF95
 677 0270 55       		.byte	0x55
 678 0271 04       		.uleb128 0x4
 679 0272 4E120000 		.4byte	.LASF96
 680 0276 56       		.byte	0x56
 681 0277 04       		.uleb128 0x4
 682 0278 AC1E0000 		.4byte	.LASF97
 683 027c 57       		.byte	0x57
 684 027d 04       		.uleb128 0x4
 685 027e 711F0000 		.4byte	.LASF98
 686 0282 58       		.byte	0x58
 687 0283 04       		.uleb128 0x4
 688 0284 37140000 		.4byte	.LASF99
 689 0288 59       		.byte	0x59
 690 0289 04       		.uleb128 0x4
 691 028a CC1E0000 		.4byte	.LASF100
 692 028e 5A       		.byte	0x5a
 693 028f 04       		.uleb128 0x4
 694 0290 BE100000 		.4byte	.LASF101
 695 0294 5B       		.byte	0x5b
 696 0295 04       		.uleb128 0x4
 697 0296 10050000 		.4byte	.LASF102
 698 029a 5C       		.byte	0x5c
 699 029b 04       		.uleb128 0x4
 700 029c 2B190000 		.4byte	.LASF103
 701 02a0 5D       		.byte	0x5d
 702 02a1 04       		.uleb128 0x4
 703 02a2 E40A0000 		.4byte	.LASF104
 704 02a6 5E       		.byte	0x5e
 705 02a7 04       		.uleb128 0x4
 706 02a8 5B1E0000 		.4byte	.LASF105
 707 02ac 5F       		.byte	0x5f
 708 02ad 04       		.uleb128 0x4
 709 02ae 3C130000 		.4byte	.LASF106
 710 02b2 60       		.byte	0x60
 711 02b3 04       		.uleb128 0x4
 712 02b4 73040000 		.4byte	.LASF107
 713 02b8 61       		.byte	0x61
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 78


 714 02b9 04       		.uleb128 0x4
 715 02ba 1F1A0000 		.4byte	.LASF108
 716 02be 62       		.byte	0x62
 717 02bf 04       		.uleb128 0x4
 718 02c0 8E0B0000 		.4byte	.LASF109
 719 02c4 63       		.byte	0x63
 720 02c5 04       		.uleb128 0x4
 721 02c6 911F0000 		.4byte	.LASF110
 722 02ca 64       		.byte	0x64
 723 02cb 04       		.uleb128 0x4
 724 02cc 73140000 		.4byte	.LASF111
 725 02d0 65       		.byte	0x65
 726 02d1 04       		.uleb128 0x4
 727 02d2 73090000 		.4byte	.LASF112
 728 02d6 66       		.byte	0x66
 729 02d7 04       		.uleb128 0x4
 730 02d8 73190000 		.4byte	.LASF113
 731 02dc 67       		.byte	0x67
 732 02dd 04       		.uleb128 0x4
 733 02de DB0E0000 		.4byte	.LASF114
 734 02e2 68       		.byte	0x68
 735 02e3 04       		.uleb128 0x4
 736 02e4 B3020000 		.4byte	.LASF115
 737 02e8 69       		.byte	0x69
 738 02e9 04       		.uleb128 0x4
 739 02ea 9E130000 		.4byte	.LASF116
 740 02ee 6A       		.byte	0x6a
 741 02ef 04       		.uleb128 0x4
 742 02f0 16090000 		.4byte	.LASF117
 743 02f4 6B       		.byte	0x6b
 744 02f5 04       		.uleb128 0x4
 745 02f6 E41C0000 		.4byte	.LASF118
 746 02fa 6C       		.byte	0x6c
 747 02fb 04       		.uleb128 0x4
 748 02fc FF110000 		.4byte	.LASF119
 749 0300 6D       		.byte	0x6d
 750 0301 04       		.uleb128 0x4
 751 0302 020A0000 		.4byte	.LASF120
 752 0306 6E       		.byte	0x6e
 753 0307 04       		.uleb128 0x4
 754 0308 861A0000 		.4byte	.LASF121
 755 030c 6F       		.byte	0x6f
 756 030d 04       		.uleb128 0x4
 757 030e 120C0000 		.4byte	.LASF122
 758 0312 70       		.byte	0x70
 759 0313 04       		.uleb128 0x4
 760 0314 9C000000 		.4byte	.LASF123
 761 0318 71       		.byte	0x71
 762 0319 04       		.uleb128 0x4
 763 031a DE140000 		.4byte	.LASF124
 764 031e 72       		.byte	0x72
 765 031f 04       		.uleb128 0x4
 766 0320 BA060000 		.4byte	.LASF125
 767 0324 73       		.byte	0x73
 768 0325 04       		.uleb128 0x4
 769 0326 C6190000 		.4byte	.LASF126
 770 032a 74       		.byte	0x74
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 79


 771 032b 04       		.uleb128 0x4
 772 032c 420F0000 		.4byte	.LASF127
 773 0330 75       		.byte	0x75
 774 0331 04       		.uleb128 0x4
 775 0332 56160000 		.4byte	.LASF128
 776 0336 76       		.byte	0x76
 777 0337 04       		.uleb128 0x4
 778 0338 35040000 		.4byte	.LASF129
 779 033c 77       		.byte	0x77
 780 033d 04       		.uleb128 0x4
 781 033e 66180000 		.4byte	.LASF130
 782 0342 78       		.byte	0x78
 783 0343 04       		.uleb128 0x4
 784 0344 500A0000 		.4byte	.LASF131
 785 0348 79       		.byte	0x79
 786 0349 04       		.uleb128 0x4
 787 034a 591B0000 		.4byte	.LASF132
 788 034e 7A       		.byte	0x7a
 789 034f 04       		.uleb128 0x4
 790 0350 98110000 		.4byte	.LASF133
 791 0354 7B       		.byte	0x7b
 792 0355 04       		.uleb128 0x4
 793 0356 D5060000 		.4byte	.LASF134
 794 035a 7C       		.byte	0x7c
 795 035b 04       		.uleb128 0x4
 796 035c 391A0000 		.4byte	.LASF135
 797 0360 7D       		.byte	0x7d
 798 0361 04       		.uleb128 0x4
 799 0362 A80B0000 		.4byte	.LASF136
 800 0366 7E       		.byte	0x7e
 801 0367 04       		.uleb128 0x4
 802 0368 00000000 		.4byte	.LASF137
 803 036c 7F       		.byte	0x7f
 804 036d 04       		.uleb128 0x4
 805 036e 8D140000 		.4byte	.LASF138
 806 0372 80       		.byte	0x80
 807 0373 04       		.uleb128 0x4
 808 0374 64060000 		.4byte	.LASF139
 809 0378 81       		.byte	0x81
 810 0379 04       		.uleb128 0x4
 811 037a E3020000 		.4byte	.LASF140
 812 037e 82       		.byte	0x82
 813 037f 04       		.uleb128 0x4
 814 0380 F50E0000 		.4byte	.LASF141
 815 0384 83       		.byte	0x83
 816 0385 04       		.uleb128 0x4
 817 0386 DA000000 		.4byte	.LASF142
 818 038a 84       		.byte	0x84
 819 038b 04       		.uleb128 0x4
 820 038c A40A0000 		.4byte	.LASF143
 821 0390 85       		.byte	0x85
 822 0391 04       		.uleb128 0x4
 823 0392 CC180000 		.4byte	.LASF144
 824 0396 86       		.byte	0x86
 825 0397 04       		.uleb128 0x4
 826 0398 1C0F0000 		.4byte	.LASF145
 827 039c 87       		.byte	0x87
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 80


 828 039d 04       		.uleb128 0x4
 829 039e 0B060000 		.4byte	.LASF146
 830 03a2 88       		.byte	0x88
 831 03a3 04       		.uleb128 0x4
 832 03a4 F9140000 		.4byte	.LASF147
 833 03a8 89       		.byte	0x89
 834 03a9 04       		.uleb128 0x4
 835 03aa 651C0000 		.4byte	.LASF148
 836 03ae 8A       		.byte	0x8a
 837 03af 04       		.uleb128 0x4
 838 03b0 1A040000 		.4byte	.LASF149
 839 03b4 8B       		.byte	0x8b
 840 03b5 04       		.uleb128 0x4
 841 03b6 DA0B0000 		.4byte	.LASF150
 842 03ba 8C       		.byte	0x8c
 843 03bb 04       		.uleb128 0x4
 844 03bc BD090000 		.4byte	.LASF151
 845 03c0 8D       		.byte	0x8d
 846 03c1 04       		.uleb128 0x4
 847 03c2 B5160000 		.4byte	.LASF152
 848 03c6 8E       		.byte	0x8e
 849 03c7 04       		.uleb128 0x4
 850 03c8 D4110000 		.4byte	.LASF153
 851 03cc 8F       		.byte	0x8f
 852 03cd 04       		.uleb128 0x4
 853 03ce 44080000 		.4byte	.LASF154
 854 03d2 90       		.byte	0x90
 855 03d3 04       		.uleb128 0x4
 856 03d4 6A0E0000 		.4byte	.LASF155
 857 03d8 91       		.byte	0x91
 858 03d9 04       		.uleb128 0x4
 859 03da 750B0000 		.4byte	.LASF156
 860 03de 92       		.byte	0x92
 861 03df 04       		.uleb128 0x4
 862 03e0 020E0000 		.4byte	.LASF157
 863 03e4 F0       		.byte	0xf0
 864 03e5 00       		.byte	0
 865 03e6 05       		.uleb128 0x5
 866 03e7 02       		.byte	0x2
 867 03e8 05       		.byte	0x5
 868 03e9 44120000 		.4byte	.LASF158
 869 03ed 06       		.uleb128 0x6
 870 03ee 7F0A0000 		.4byte	.LASF160
 871 03f2 05       		.byte	0x5
 872 03f3 F4       		.byte	0xf4
 873 03f4 25000000 		.4byte	0x25
 874 03f8 05       		.uleb128 0x5
 875 03f9 01       		.byte	0x1
 876 03fa 06       		.byte	0x6
 877 03fb 521C0000 		.4byte	.LASF159
 878 03ff 06       		.uleb128 0x6
 879 0400 BF170000 		.4byte	.LASF161
 880 0404 06       		.byte	0x6
 881 0405 1D       		.byte	0x1d
 882 0406 0A040000 		.4byte	0x40a
 883 040a 05       		.uleb128 0x5
 884 040b 01       		.byte	0x1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 81


 885 040c 08       		.byte	0x8
 886 040d 4F1A0000 		.4byte	.LASF162
 887 0411 06       		.uleb128 0x6
 888 0412 1F110000 		.4byte	.LASF163
 889 0416 06       		.byte	0x6
 890 0417 29       		.byte	0x29
 891 0418 E6030000 		.4byte	0x3e6
 892 041c 06       		.uleb128 0x6
 893 041d BD0C0000 		.4byte	.LASF164
 894 0421 06       		.byte	0x6
 895 0422 2B       		.byte	0x2b
 896 0423 27040000 		.4byte	0x427
 897 0427 05       		.uleb128 0x5
 898 0428 02       		.byte	0x2
 899 0429 07       		.byte	0x7
 900 042a B8130000 		.4byte	.LASF165
 901 042e 06       		.uleb128 0x6
 902 042f 2B030000 		.4byte	.LASF166
 903 0433 06       		.byte	0x6
 904 0434 3F       		.byte	0x3f
 905 0435 39040000 		.4byte	0x439
 906 0439 05       		.uleb128 0x5
 907 043a 04       		.byte	0x4
 908 043b 05       		.byte	0x5
 909 043c D5150000 		.4byte	.LASF167
 910 0440 06       		.uleb128 0x6
 911 0441 5D1A0000 		.4byte	.LASF168
 912 0445 06       		.byte	0x6
 913 0446 41       		.byte	0x41
 914 0447 4B040000 		.4byte	0x44b
 915 044b 05       		.uleb128 0x5
 916 044c 04       		.byte	0x4
 917 044d 07       		.byte	0x7
 918 044e 19190000 		.4byte	.LASF169
 919 0452 05       		.uleb128 0x5
 920 0453 08       		.byte	0x8
 921 0454 05       		.byte	0x5
 922 0455 56100000 		.4byte	.LASF170
 923 0459 05       		.uleb128 0x5
 924 045a 08       		.byte	0x8
 925 045b 07       		.byte	0x7
 926 045c 87080000 		.4byte	.LASF171
 927 0460 07       		.uleb128 0x7
 928 0461 04       		.byte	0x4
 929 0462 05       		.byte	0x5
 930 0463 696E7400 		.ascii	"int\000"
 931 0467 05       		.uleb128 0x5
 932 0468 04       		.byte	0x4
 933 0469 07       		.byte	0x7
 934 046a 2D020000 		.4byte	.LASF172
 935 046e 06       		.uleb128 0x6
 936 046f 330F0000 		.4byte	.LASF173
 937 0473 07       		.byte	0x7
 938 0474 18       		.byte	0x18
 939 0475 FF030000 		.4byte	0x3ff
 940 0479 06       		.uleb128 0x6
 941 047a 0C080000 		.4byte	.LASF174
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 82


 942 047e 07       		.byte	0x7
 943 047f 20       		.byte	0x20
 944 0480 11040000 		.4byte	0x411
 945 0484 06       		.uleb128 0x6
 946 0485 FE130000 		.4byte	.LASF175
 947 0489 07       		.byte	0x7
 948 048a 24       		.byte	0x24
 949 048b 1C040000 		.4byte	0x41c
 950 048f 06       		.uleb128 0x6
 951 0490 57190000 		.4byte	.LASF176
 952 0494 07       		.byte	0x7
 953 0495 2C       		.byte	0x2c
 954 0496 2E040000 		.4byte	0x42e
 955 049a 06       		.uleb128 0x6
 956 049b 75020000 		.4byte	.LASF177
 957 049f 07       		.byte	0x7
 958 04a0 30       		.byte	0x30
 959 04a1 40040000 		.4byte	0x440
 960 04a5 08       		.uleb128 0x8
 961 04a6 040E     		.2byte	0xe04
 962 04a8 03       		.byte	0x3
 963 04a9 9601     		.2byte	0x196
 964 04ab 61050000 		.4byte	0x561
 965 04af 09       		.uleb128 0x9
 966 04b0 6E070000 		.4byte	.LASF178
 967 04b4 03       		.byte	0x3
 968 04b5 9801     		.2byte	0x198
 969 04b7 7D050000 		.4byte	0x57d
 970 04bb 00       		.byte	0
 971 04bc 09       		.uleb128 0x9
 972 04bd 2E150000 		.4byte	.LASF179
 973 04c1 03       		.byte	0x3
 974 04c2 9901     		.2byte	0x199
 975 04c4 82050000 		.4byte	0x582
 976 04c8 20       		.byte	0x20
 977 04c9 09       		.uleb128 0x9
 978 04ca 4E1B0000 		.4byte	.LASF180
 979 04ce 03       		.byte	0x3
 980 04cf 9A01     		.2byte	0x19a
 981 04d1 92050000 		.4byte	0x592
 982 04d5 80       		.byte	0x80
 983 04d6 09       		.uleb128 0x9
 984 04d7 D7070000 		.4byte	.LASF181
 985 04db 03       		.byte	0x3
 986 04dc 9B01     		.2byte	0x19b
 987 04de 82050000 		.4byte	0x582
 988 04e2 A0       		.byte	0xa0
 989 04e3 0A       		.uleb128 0xa
 990 04e4 461D0000 		.4byte	.LASF182
 991 04e8 03       		.byte	0x3
 992 04e9 9C01     		.2byte	0x19c
 993 04eb 97050000 		.4byte	0x597
 994 04ef 0001     		.2byte	0x100
 995 04f1 0A       		.uleb128 0xa
 996 04f2 4A150000 		.4byte	.LASF183
 997 04f6 03       		.byte	0x3
 998 04f7 9D01     		.2byte	0x19d
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 83


 999 04f9 82050000 		.4byte	0x582
 1000 04fd 2001     		.2byte	0x120
 1001 04ff 0A       		.uleb128 0xa
 1002 0500 E1120000 		.4byte	.LASF184
 1003 0504 03       		.byte	0x3
 1004 0505 9E01     		.2byte	0x19e
 1005 0507 9C050000 		.4byte	0x59c
 1006 050b 8001     		.2byte	0x180
 1007 050d 0A       		.uleb128 0xa
 1008 050e 54150000 		.4byte	.LASF185
 1009 0512 03       		.byte	0x3
 1010 0513 9F01     		.2byte	0x19f
 1011 0515 82050000 		.4byte	0x582
 1012 0519 A001     		.2byte	0x1a0
 1013 051b 0A       		.uleb128 0xa
 1014 051c 7B1B0000 		.4byte	.LASF186
 1015 0520 03       		.byte	0x3
 1016 0521 A001     		.2byte	0x1a0
 1017 0523 A1050000 		.4byte	0x5a1
 1018 0527 0002     		.2byte	0x200
 1019 0529 0A       		.uleb128 0xa
 1020 052a 5E150000 		.4byte	.LASF187
 1021 052e 03       		.byte	0x3
 1022 052f A101     		.2byte	0x1a1
 1023 0531 A6050000 		.4byte	0x5a6
 1024 0535 2002     		.2byte	0x220
 1025 0537 0B       		.uleb128 0xb
 1026 0538 495000   		.ascii	"IP\000"
 1027 053b 03       		.byte	0x3
 1028 053c A201     		.2byte	0x1a2
 1029 053e CB050000 		.4byte	0x5cb
 1030 0542 0003     		.2byte	0x300
 1031 0544 0A       		.uleb128 0xa
 1032 0545 68150000 		.4byte	.LASF188
 1033 0549 03       		.byte	0x3
 1034 054a A301     		.2byte	0x1a3
 1035 054c D0050000 		.4byte	0x5d0
 1036 0550 F003     		.2byte	0x3f0
 1037 0552 0A       		.uleb128 0xa
 1038 0553 A3140000 		.4byte	.LASF189
 1039 0557 03       		.byte	0x3
 1040 0558 A401     		.2byte	0x1a4
 1041 055a 78050000 		.4byte	0x578
 1042 055e 000E     		.2byte	0xe00
 1043 0560 00       		.byte	0
 1044 0561 0C       		.uleb128 0xc
 1045 0562 78050000 		.4byte	0x578
 1046 0566 71050000 		.4byte	0x571
 1047 056a 0D       		.uleb128 0xd
 1048 056b 71050000 		.4byte	0x571
 1049 056f 07       		.byte	0x7
 1050 0570 00       		.byte	0
 1051 0571 05       		.uleb128 0x5
 1052 0572 04       		.byte	0x4
 1053 0573 07       		.byte	0x7
 1054 0574 10150000 		.4byte	.LASF190
 1055 0578 0E       		.uleb128 0xe
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 84


 1056 0579 9A040000 		.4byte	0x49a
 1057 057d 0E       		.uleb128 0xe
 1058 057e 61050000 		.4byte	0x561
 1059 0582 0C       		.uleb128 0xc
 1060 0583 9A040000 		.4byte	0x49a
 1061 0587 92050000 		.4byte	0x592
 1062 058b 0D       		.uleb128 0xd
 1063 058c 71050000 		.4byte	0x571
 1064 0590 17       		.byte	0x17
 1065 0591 00       		.byte	0
 1066 0592 0E       		.uleb128 0xe
 1067 0593 61050000 		.4byte	0x561
 1068 0597 0E       		.uleb128 0xe
 1069 0598 61050000 		.4byte	0x561
 1070 059c 0E       		.uleb128 0xe
 1071 059d 61050000 		.4byte	0x561
 1072 05a1 0E       		.uleb128 0xe
 1073 05a2 61050000 		.4byte	0x561
 1074 05a6 0C       		.uleb128 0xc
 1075 05a7 9A040000 		.4byte	0x49a
 1076 05ab B6050000 		.4byte	0x5b6
 1077 05af 0D       		.uleb128 0xd
 1078 05b0 71050000 		.4byte	0x571
 1079 05b4 37       		.byte	0x37
 1080 05b5 00       		.byte	0
 1081 05b6 0C       		.uleb128 0xc
 1082 05b7 C6050000 		.4byte	0x5c6
 1083 05bb C6050000 		.4byte	0x5c6
 1084 05bf 0D       		.uleb128 0xd
 1085 05c0 71050000 		.4byte	0x571
 1086 05c4 EF       		.byte	0xef
 1087 05c5 00       		.byte	0
 1088 05c6 0E       		.uleb128 0xe
 1089 05c7 6E040000 		.4byte	0x46e
 1090 05cb 0E       		.uleb128 0xe
 1091 05cc B6050000 		.4byte	0x5b6
 1092 05d0 0C       		.uleb128 0xc
 1093 05d1 9A040000 		.4byte	0x49a
 1094 05d5 E1050000 		.4byte	0x5e1
 1095 05d9 0F       		.uleb128 0xf
 1096 05da 71050000 		.4byte	0x571
 1097 05de 8302     		.2byte	0x283
 1098 05e0 00       		.byte	0
 1099 05e1 10       		.uleb128 0x10
 1100 05e2 DE170000 		.4byte	.LASF191
 1101 05e6 03       		.byte	0x3
 1102 05e7 A501     		.2byte	0x1a5
 1103 05e9 A5040000 		.4byte	0x4a5
 1104 05ed 11       		.uleb128 0x11
 1105 05ee 78050000 		.4byte	0x578
 1106 05f2 0C       		.uleb128 0xc
 1107 05f3 ED050000 		.4byte	0x5ed
 1108 05f7 02060000 		.4byte	0x602
 1109 05fb 0D       		.uleb128 0xd
 1110 05fc 71050000 		.4byte	0x571
 1111 0600 0F       		.byte	0xf
 1112 0601 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 85


 1113 0602 12       		.uleb128 0x12
 1114 0603 80       		.byte	0x80
 1115 0604 08       		.byte	0x8
 1116 0605 22       		.byte	0x22
 1117 0606 D6060000 		.4byte	0x6d6
 1118 060a 13       		.uleb128 0x13
 1119 060b 4F555400 		.ascii	"OUT\000"
 1120 060f 08       		.byte	0x8
 1121 0610 23       		.byte	0x23
 1122 0611 78050000 		.4byte	0x578
 1123 0615 00       		.byte	0
 1124 0616 14       		.uleb128 0x14
 1125 0617 F8070000 		.4byte	.LASF192
 1126 061b 08       		.byte	0x8
 1127 061c 24       		.byte	0x24
 1128 061d 78050000 		.4byte	0x578
 1129 0621 04       		.byte	0x4
 1130 0622 14       		.uleb128 0x14
 1131 0623 78070000 		.4byte	.LASF193
 1132 0627 08       		.byte	0x8
 1133 0628 25       		.byte	0x25
 1134 0629 78050000 		.4byte	0x578
 1135 062d 08       		.byte	0x8
 1136 062e 14       		.uleb128 0x14
 1137 062f A2170000 		.4byte	.LASF194
 1138 0633 08       		.byte	0x8
 1139 0634 26       		.byte	0x26
 1140 0635 78050000 		.4byte	0x578
 1141 0639 0C       		.byte	0xc
 1142 063a 13       		.uleb128 0x13
 1143 063b 494E00   		.ascii	"IN\000"
 1144 063e 08       		.byte	0x8
 1145 063f 27       		.byte	0x27
 1146 0640 ED050000 		.4byte	0x5ed
 1147 0644 10       		.byte	0x10
 1148 0645 14       		.uleb128 0x14
 1149 0646 73070000 		.4byte	.LASF195
 1150 064a 08       		.byte	0x8
 1151 064b 28       		.byte	0x28
 1152 064c 78050000 		.4byte	0x578
 1153 0650 14       		.byte	0x14
 1154 0651 14       		.uleb128 0x14
 1155 0652 BE110000 		.4byte	.LASF196
 1156 0656 08       		.byte	0x8
 1157 0657 29       		.byte	0x29
 1158 0658 78050000 		.4byte	0x578
 1159 065c 18       		.byte	0x18
 1160 065d 14       		.uleb128 0x14
 1161 065e 81180000 		.4byte	.LASF197
 1162 0662 08       		.byte	0x8
 1163 0663 2A       		.byte	0x2a
 1164 0664 ED050000 		.4byte	0x5ed
 1165 0668 1C       		.byte	0x1c
 1166 0669 14       		.uleb128 0x14
 1167 066a B3040000 		.4byte	.LASF198
 1168 066e 08       		.byte	0x8
 1169 066f 2B       		.byte	0x2b
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 86


 1170 0670 78050000 		.4byte	0x578
 1171 0674 20       		.byte	0x20
 1172 0675 14       		.uleb128 0x14
 1173 0676 E7160000 		.4byte	.LASF199
 1174 067a 08       		.byte	0x8
 1175 067b 2C       		.byte	0x2c
 1176 067c 78050000 		.4byte	0x578
 1177 0680 24       		.byte	0x24
 1178 0681 13       		.uleb128 0x13
 1179 0682 43464700 		.ascii	"CFG\000"
 1180 0686 08       		.byte	0x8
 1181 0687 2D       		.byte	0x2d
 1182 0688 78050000 		.4byte	0x578
 1183 068c 28       		.byte	0x28
 1184 068d 14       		.uleb128 0x14
 1185 068e 7A060000 		.4byte	.LASF200
 1186 0692 08       		.byte	0x8
 1187 0693 2E       		.byte	0x2e
 1188 0694 78050000 		.4byte	0x578
 1189 0698 2C       		.byte	0x2c
 1190 0699 14       		.uleb128 0x14
 1191 069a 390A0000 		.4byte	.LASF201
 1192 069e 08       		.byte	0x8
 1193 069f 2F       		.byte	0x2f
 1194 06a0 78050000 		.4byte	0x578
 1195 06a4 30       		.byte	0x30
 1196 06a5 14       		.uleb128 0x14
 1197 06a6 161E0000 		.4byte	.LASF202
 1198 06aa 08       		.byte	0x8
 1199 06ab 30       		.byte	0x30
 1200 06ac 78050000 		.4byte	0x578
 1201 06b0 34       		.byte	0x34
 1202 06b1 14       		.uleb128 0x14
 1203 06b2 46000000 		.4byte	.LASF203
 1204 06b6 08       		.byte	0x8
 1205 06b7 31       		.byte	0x31
 1206 06b8 ED050000 		.4byte	0x5ed
 1207 06bc 38       		.byte	0x38
 1208 06bd 14       		.uleb128 0x14
 1209 06be 3F170000 		.4byte	.LASF204
 1210 06c2 08       		.byte	0x8
 1211 06c3 32       		.byte	0x32
 1212 06c4 78050000 		.4byte	0x578
 1213 06c8 3C       		.byte	0x3c
 1214 06c9 14       		.uleb128 0x14
 1215 06ca CA1D0000 		.4byte	.LASF205
 1216 06ce 08       		.byte	0x8
 1217 06cf 33       		.byte	0x33
 1218 06d0 DB060000 		.4byte	0x6db
 1219 06d4 40       		.byte	0x40
 1220 06d5 00       		.byte	0
 1221 06d6 0E       		.uleb128 0xe
 1222 06d7 F2050000 		.4byte	0x5f2
 1223 06db 11       		.uleb128 0x11
 1224 06dc D6060000 		.4byte	0x6d6
 1225 06e0 06       		.uleb128 0x6
 1226 06e1 3B0D0000 		.4byte	.LASF206
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 87


 1227 06e5 08       		.byte	0x8
 1228 06e6 34       		.byte	0x34
 1229 06e7 02060000 		.4byte	0x602
 1230 06eb 15       		.uleb128 0x15
 1231 06ec 2440     		.2byte	0x4024
 1232 06ee 08       		.byte	0x8
 1233 06ef 39       		.byte	0x39
 1234 06f0 76070000 		.4byte	0x776
 1235 06f4 13       		.uleb128 0x13
 1236 06f5 50525400 		.ascii	"PRT\000"
 1237 06f9 08       		.byte	0x8
 1238 06fa 3A       		.byte	0x3a
 1239 06fb 76070000 		.4byte	0x776
 1240 06ff 00       		.byte	0
 1241 0700 16       		.uleb128 0x16
 1242 0701 5A000000 		.4byte	.LASF207
 1243 0705 08       		.byte	0x8
 1244 0706 3B       		.byte	0x3b
 1245 0707 ED050000 		.4byte	0x5ed
 1246 070b 0040     		.2byte	0x4000
 1247 070d 16       		.uleb128 0x16
 1248 070e 66000000 		.4byte	.LASF208
 1249 0712 08       		.byte	0x8
 1250 0713 3C       		.byte	0x3c
 1251 0714 ED050000 		.4byte	0x5ed
 1252 0718 0440     		.2byte	0x4004
 1253 071a 16       		.uleb128 0x16
 1254 071b 72000000 		.4byte	.LASF209
 1255 071f 08       		.byte	0x8
 1256 0720 3D       		.byte	0x3d
 1257 0721 ED050000 		.4byte	0x5ed
 1258 0725 0840     		.2byte	0x4008
 1259 0727 16       		.uleb128 0x16
 1260 0728 920F0000 		.4byte	.LASF210
 1261 072c 08       		.byte	0x8
 1262 072d 3E       		.byte	0x3e
 1263 072e ED050000 		.4byte	0x5ed
 1264 0732 0C40     		.2byte	0x400c
 1265 0734 16       		.uleb128 0x16
 1266 0735 4F000000 		.4byte	.LASF211
 1267 0739 08       		.byte	0x8
 1268 073a 3F       		.byte	0x3f
 1269 073b ED050000 		.4byte	0x5ed
 1270 073f 1040     		.2byte	0x4010
 1271 0741 16       		.uleb128 0x16
 1272 0742 630B0000 		.4byte	.LASF212
 1273 0746 08       		.byte	0x8
 1274 0747 40       		.byte	0x40
 1275 0748 78050000 		.4byte	0x578
 1276 074c 1440     		.2byte	0x4014
 1277 074e 16       		.uleb128 0x16
 1278 074f 351C0000 		.4byte	.LASF213
 1279 0753 08       		.byte	0x8
 1280 0754 41       		.byte	0x41
 1281 0755 78050000 		.4byte	0x578
 1282 0759 1840     		.2byte	0x4018
 1283 075b 16       		.uleb128 0x16
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 88


 1284 075c 1D020000 		.4byte	.LASF214
 1285 0760 08       		.byte	0x8
 1286 0761 42       		.byte	0x42
 1287 0762 ED050000 		.4byte	0x5ed
 1288 0766 1C40     		.2byte	0x401c
 1289 0768 16       		.uleb128 0x16
 1290 0769 10140000 		.4byte	.LASF215
 1291 076d 08       		.byte	0x8
 1292 076e 43       		.byte	0x43
 1293 076f 78050000 		.4byte	0x578
 1294 0773 2040     		.2byte	0x4020
 1295 0775 00       		.byte	0
 1296 0776 0C       		.uleb128 0xc
 1297 0777 E0060000 		.4byte	0x6e0
 1298 077b 86070000 		.4byte	0x786
 1299 077f 0D       		.uleb128 0xd
 1300 0780 71050000 		.4byte	0x571
 1301 0784 7F       		.byte	0x7f
 1302 0785 00       		.byte	0
 1303 0786 06       		.uleb128 0x6
 1304 0787 4D070000 		.4byte	.LASF216
 1305 078b 08       		.byte	0x8
 1306 078c 44       		.byte	0x44
 1307 078d EB060000 		.4byte	0x6eb
 1308 0791 10       		.uleb128 0x10
 1309 0792 7C0C0000 		.4byte	.LASF217
 1310 0796 09       		.byte	0x9
 1311 0797 3106     		.2byte	0x631
 1312 0799 E0060000 		.4byte	0x6e0
 1313 079d 10       		.uleb128 0x10
 1314 079e 681A0000 		.4byte	.LASF218
 1315 07a2 09       		.byte	0x9
 1316 07a3 3206     		.2byte	0x632
 1317 07a5 86070000 		.4byte	0x786
 1318 07a9 05       		.uleb128 0x5
 1319 07aa 08       		.byte	0x8
 1320 07ab 04       		.byte	0x4
 1321 07ac D5130000 		.4byte	.LASF219
 1322 07b0 12       		.uleb128 0x12
 1323 07b1 B8       		.byte	0xb8
 1324 07b2 0A       		.byte	0xa
 1325 07b3 34       		.byte	0x34
 1326 07b4 C10B0000 		.4byte	0xbc1
 1327 07b8 14       		.uleb128 0x14
 1328 07b9 5D030000 		.4byte	.LASF220
 1329 07bd 0A       		.byte	0xa
 1330 07be 37       		.byte	0x37
 1331 07bf 9A040000 		.4byte	0x49a
 1332 07c3 00       		.byte	0
 1333 07c4 14       		.uleb128 0x14
 1334 07c5 C0010000 		.4byte	.LASF221
 1335 07c9 0A       		.byte	0xa
 1336 07ca 38       		.byte	0x38
 1337 07cb 9A040000 		.4byte	0x49a
 1338 07cf 04       		.byte	0x4
 1339 07d0 14       		.uleb128 0x14
 1340 07d1 A7010000 		.4byte	.LASF222
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 89


 1341 07d5 0A       		.byte	0xa
 1342 07d6 39       		.byte	0x39
 1343 07d7 9A040000 		.4byte	0x49a
 1344 07db 08       		.byte	0x8
 1345 07dc 14       		.uleb128 0x14
 1346 07dd 3A090000 		.4byte	.LASF223
 1347 07e1 0A       		.byte	0xa
 1348 07e2 3A       		.byte	0x3a
 1349 07e3 9A040000 		.4byte	0x49a
 1350 07e7 0C       		.byte	0xc
 1351 07e8 14       		.uleb128 0x14
 1352 07e9 07140000 		.4byte	.LASF224
 1353 07ed 0A       		.byte	0xa
 1354 07ee 3B       		.byte	0x3b
 1355 07ef 9A040000 		.4byte	0x49a
 1356 07f3 10       		.byte	0x10
 1357 07f4 14       		.uleb128 0x14
 1358 07f5 29110000 		.4byte	.LASF225
 1359 07f9 0A       		.byte	0xa
 1360 07fa 3C       		.byte	0x3c
 1361 07fb 9A040000 		.4byte	0x49a
 1362 07ff 14       		.byte	0x14
 1363 0800 14       		.uleb128 0x14
 1364 0801 6C0B0000 		.4byte	.LASF226
 1365 0805 0A       		.byte	0xa
 1366 0806 3D       		.byte	0x3d
 1367 0807 9A040000 		.4byte	0x49a
 1368 080b 18       		.byte	0x18
 1369 080c 14       		.uleb128 0x14
 1370 080d 911D0000 		.4byte	.LASF227
 1371 0811 0A       		.byte	0xa
 1372 0812 3E       		.byte	0x3e
 1373 0813 9A040000 		.4byte	0x49a
 1374 0817 1C       		.byte	0x1c
 1375 0818 14       		.uleb128 0x14
 1376 0819 64100000 		.4byte	.LASF228
 1377 081d 0A       		.byte	0xa
 1378 081e 3F       		.byte	0x3f
 1379 081f 9A040000 		.4byte	0x49a
 1380 0823 20       		.byte	0x20
 1381 0824 14       		.uleb128 0x14
 1382 0825 7B100000 		.4byte	.LASF229
 1383 0829 0A       		.byte	0xa
 1384 082a 40       		.byte	0x40
 1385 082b 9A040000 		.4byte	0x49a
 1386 082f 24       		.byte	0x24
 1387 0830 14       		.uleb128 0x14
 1388 0831 FB150000 		.4byte	.LASF230
 1389 0835 0A       		.byte	0xa
 1390 0836 43       		.byte	0x43
 1391 0837 6E040000 		.4byte	0x46e
 1392 083b 28       		.byte	0x28
 1393 083c 14       		.uleb128 0x14
 1394 083d C7150000 		.4byte	.LASF231
 1395 0841 0A       		.byte	0xa
 1396 0842 44       		.byte	0x44
 1397 0843 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 90


 1398 0847 29       		.byte	0x29
 1399 0848 14       		.uleb128 0x14
 1400 0849 D4140000 		.4byte	.LASF232
 1401 084d 0A       		.byte	0xa
 1402 084e 45       		.byte	0x45
 1403 084f 6E040000 		.4byte	0x46e
 1404 0853 2A       		.byte	0x2a
 1405 0854 14       		.uleb128 0x14
 1406 0855 71160000 		.4byte	.LASF233
 1407 0859 0A       		.byte	0xa
 1408 085a 46       		.byte	0x46
 1409 085b 6E040000 		.4byte	0x46e
 1410 085f 2B       		.byte	0x2b
 1411 0860 14       		.uleb128 0x14
 1412 0861 24160000 		.4byte	.LASF234
 1413 0865 0A       		.byte	0xa
 1414 0866 47       		.byte	0x47
 1415 0867 6E040000 		.4byte	0x46e
 1416 086b 2C       		.byte	0x2c
 1417 086c 14       		.uleb128 0x14
 1418 086d F0180000 		.4byte	.LASF235
 1419 0871 0A       		.byte	0xa
 1420 0872 48       		.byte	0x48
 1421 0873 6E040000 		.4byte	0x46e
 1422 0877 2D       		.byte	0x2d
 1423 0878 14       		.uleb128 0x14
 1424 0879 111F0000 		.4byte	.LASF236
 1425 087d 0A       		.byte	0xa
 1426 087e 49       		.byte	0x49
 1427 087f 6E040000 		.4byte	0x46e
 1428 0883 2E       		.byte	0x2e
 1429 0884 14       		.uleb128 0x14
 1430 0885 75030000 		.4byte	.LASF237
 1431 0889 0A       		.byte	0xa
 1432 088a 4A       		.byte	0x4a
 1433 088b 6E040000 		.4byte	0x46e
 1434 088f 2F       		.byte	0x2f
 1435 0890 14       		.uleb128 0x14
 1436 0891 43180000 		.4byte	.LASF238
 1437 0895 0A       		.byte	0xa
 1438 0896 4B       		.byte	0x4b
 1439 0897 6E040000 		.4byte	0x46e
 1440 089b 30       		.byte	0x30
 1441 089c 14       		.uleb128 0x14
 1442 089d 29120000 		.4byte	.LASF239
 1443 08a1 0A       		.byte	0xa
 1444 08a2 4E       		.byte	0x4e
 1445 08a3 6E040000 		.4byte	0x46e
 1446 08a7 31       		.byte	0x31
 1447 08a8 14       		.uleb128 0x14
 1448 08a9 881C0000 		.4byte	.LASF240
 1449 08ad 0A       		.byte	0xa
 1450 08ae 4F       		.byte	0x4f
 1451 08af 6E040000 		.4byte	0x46e
 1452 08b3 32       		.byte	0x32
 1453 08b4 14       		.uleb128 0x14
 1454 08b5 F11D0000 		.4byte	.LASF241
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 91


 1455 08b9 0A       		.byte	0xa
 1456 08ba 50       		.byte	0x50
 1457 08bb 6E040000 		.4byte	0x46e
 1458 08bf 33       		.byte	0x33
 1459 08c0 14       		.uleb128 0x14
 1460 08c1 600D0000 		.4byte	.LASF242
 1461 08c5 0A       		.byte	0xa
 1462 08c6 51       		.byte	0x51
 1463 08c7 6E040000 		.4byte	0x46e
 1464 08cb 34       		.byte	0x34
 1465 08cc 14       		.uleb128 0x14
 1466 08cd FA080000 		.4byte	.LASF243
 1467 08d1 0A       		.byte	0xa
 1468 08d2 52       		.byte	0x52
 1469 08d3 79040000 		.4byte	0x479
 1470 08d7 36       		.byte	0x36
 1471 08d8 14       		.uleb128 0x14
 1472 08d9 05050000 		.4byte	.LASF244
 1473 08dd 0A       		.byte	0xa
 1474 08de 53       		.byte	0x53
 1475 08df 79040000 		.4byte	0x479
 1476 08e3 38       		.byte	0x38
 1477 08e4 14       		.uleb128 0x14
 1478 08e5 5C110000 		.4byte	.LASF245
 1479 08e9 0A       		.byte	0xa
 1480 08ea 54       		.byte	0x54
 1481 08eb 79040000 		.4byte	0x479
 1482 08ef 3A       		.byte	0x3a
 1483 08f0 14       		.uleb128 0x14
 1484 08f1 4E030000 		.4byte	.LASF246
 1485 08f5 0A       		.byte	0xa
 1486 08f6 55       		.byte	0x55
 1487 08f7 6E040000 		.4byte	0x46e
 1488 08fb 3C       		.byte	0x3c
 1489 08fc 14       		.uleb128 0x14
 1490 08fd 890A0000 		.4byte	.LASF247
 1491 0901 0A       		.byte	0xa
 1492 0902 56       		.byte	0x56
 1493 0903 6E040000 		.4byte	0x46e
 1494 0907 3D       		.byte	0x3d
 1495 0908 14       		.uleb128 0x14
 1496 0909 A8140000 		.4byte	.LASF248
 1497 090d 0A       		.byte	0xa
 1498 090e 57       		.byte	0x57
 1499 090f 6E040000 		.4byte	0x46e
 1500 0913 3E       		.byte	0x3e
 1501 0914 14       		.uleb128 0x14
 1502 0915 A2090000 		.4byte	.LASF249
 1503 0919 0A       		.byte	0xa
 1504 091a 58       		.byte	0x58
 1505 091b 6E040000 		.4byte	0x46e
 1506 091f 3F       		.byte	0x3f
 1507 0920 14       		.uleb128 0x14
 1508 0921 7E020000 		.4byte	.LASF250
 1509 0925 0A       		.byte	0xa
 1510 0926 59       		.byte	0x59
 1511 0927 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 92


 1512 092b 40       		.byte	0x40
 1513 092c 14       		.uleb128 0x14
 1514 092d 8A120000 		.4byte	.LASF251
 1515 0931 0A       		.byte	0xa
 1516 0932 5A       		.byte	0x5a
 1517 0933 6E040000 		.4byte	0x46e
 1518 0937 41       		.byte	0x41
 1519 0938 14       		.uleb128 0x14
 1520 0939 B6070000 		.4byte	.LASF252
 1521 093d 0A       		.byte	0xa
 1522 093e 5B       		.byte	0x5b
 1523 093f 6E040000 		.4byte	0x46e
 1524 0943 42       		.byte	0x42
 1525 0944 14       		.uleb128 0x14
 1526 0945 710C0000 		.4byte	.LASF253
 1527 0949 0A       		.byte	0xa
 1528 094a 5C       		.byte	0x5c
 1529 094b 6E040000 		.4byte	0x46e
 1530 094f 43       		.byte	0x43
 1531 0950 14       		.uleb128 0x14
 1532 0951 240B0000 		.4byte	.LASF254
 1533 0955 0A       		.byte	0xa
 1534 0956 5D       		.byte	0x5d
 1535 0957 6E040000 		.4byte	0x46e
 1536 095b 44       		.byte	0x44
 1537 095c 14       		.uleb128 0x14
 1538 095d 7F160000 		.4byte	.LASF255
 1539 0961 0A       		.byte	0xa
 1540 0962 5E       		.byte	0x5e
 1541 0963 9A040000 		.4byte	0x49a
 1542 0967 48       		.byte	0x48
 1543 0968 14       		.uleb128 0x14
 1544 0969 BC040000 		.4byte	.LASF256
 1545 096d 0A       		.byte	0xa
 1546 096e 5F       		.byte	0x5f
 1547 096f 9A040000 		.4byte	0x49a
 1548 0973 4C       		.byte	0x4c
 1549 0974 14       		.uleb128 0x14
 1550 0975 C71B0000 		.4byte	.LASF257
 1551 0979 0A       		.byte	0xa
 1552 097a 60       		.byte	0x60
 1553 097b 6E040000 		.4byte	0x46e
 1554 097f 50       		.byte	0x50
 1555 0980 14       		.uleb128 0x14
 1556 0981 FE0A0000 		.4byte	.LASF258
 1557 0985 0A       		.byte	0xa
 1558 0986 61       		.byte	0x61
 1559 0987 6E040000 		.4byte	0x46e
 1560 098b 51       		.byte	0x51
 1561 098c 14       		.uleb128 0x14
 1562 098d 77080000 		.4byte	.LASF259
 1563 0991 0A       		.byte	0xa
 1564 0992 62       		.byte	0x62
 1565 0993 6E040000 		.4byte	0x46e
 1566 0997 52       		.byte	0x52
 1567 0998 14       		.uleb128 0x14
 1568 0999 67130000 		.4byte	.LASF260
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 93


 1569 099d 0A       		.byte	0xa
 1570 099e 63       		.byte	0x63
 1571 099f 6E040000 		.4byte	0x46e
 1572 09a3 53       		.byte	0x53
 1573 09a4 14       		.uleb128 0x14
 1574 09a5 221B0000 		.4byte	.LASF261
 1575 09a9 0A       		.byte	0xa
 1576 09aa 64       		.byte	0x64
 1577 09ab 6E040000 		.4byte	0x46e
 1578 09af 54       		.byte	0x54
 1579 09b0 14       		.uleb128 0x14
 1580 09b1 450B0000 		.4byte	.LASF262
 1581 09b5 0A       		.byte	0xa
 1582 09b6 65       		.byte	0x65
 1583 09b7 6E040000 		.4byte	0x46e
 1584 09bb 55       		.byte	0x55
 1585 09bc 14       		.uleb128 0x14
 1586 09bd 5F190000 		.4byte	.LASF263
 1587 09c1 0A       		.byte	0xa
 1588 09c2 66       		.byte	0x66
 1589 09c3 6E040000 		.4byte	0x46e
 1590 09c7 56       		.byte	0x56
 1591 09c8 14       		.uleb128 0x14
 1592 09c9 9A1D0000 		.4byte	.LASF264
 1593 09cd 0A       		.byte	0xa
 1594 09ce 67       		.byte	0x67
 1595 09cf 6E040000 		.4byte	0x46e
 1596 09d3 57       		.byte	0x57
 1597 09d4 14       		.uleb128 0x14
 1598 09d5 6B0A0000 		.4byte	.LASF265
 1599 09d9 0A       		.byte	0xa
 1600 09da 68       		.byte	0x68
 1601 09db 6E040000 		.4byte	0x46e
 1602 09df 58       		.byte	0x58
 1603 09e0 14       		.uleb128 0x14
 1604 09e1 1E1E0000 		.4byte	.LASF266
 1605 09e5 0A       		.byte	0xa
 1606 09e6 69       		.byte	0x69
 1607 09e7 6E040000 		.4byte	0x46e
 1608 09eb 59       		.byte	0x59
 1609 09ec 14       		.uleb128 0x14
 1610 09ed 7D1C0000 		.4byte	.LASF267
 1611 09f1 0A       		.byte	0xa
 1612 09f2 6E       		.byte	0x6e
 1613 09f3 84040000 		.4byte	0x484
 1614 09f7 5A       		.byte	0x5a
 1615 09f8 14       		.uleb128 0x14
 1616 09f9 E8010000 		.4byte	.LASF268
 1617 09fd 0A       		.byte	0xa
 1618 09fe 6F       		.byte	0x6f
 1619 09ff 84040000 		.4byte	0x484
 1620 0a03 5C       		.byte	0x5c
 1621 0a04 14       		.uleb128 0x14
 1622 0a05 6C100000 		.4byte	.LASF269
 1623 0a09 0A       		.byte	0xa
 1624 0a0a 70       		.byte	0x70
 1625 0a0b 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 94


 1626 0a0f 5E       		.byte	0x5e
 1627 0a10 14       		.uleb128 0x14
 1628 0a11 B21C0000 		.4byte	.LASF270
 1629 0a15 0A       		.byte	0xa
 1630 0a16 71       		.byte	0x71
 1631 0a17 6E040000 		.4byte	0x46e
 1632 0a1b 5F       		.byte	0x5f
 1633 0a1c 14       		.uleb128 0x14
 1634 0a1d CC080000 		.4byte	.LASF271
 1635 0a21 0A       		.byte	0xa
 1636 0a22 72       		.byte	0x72
 1637 0a23 6E040000 		.4byte	0x46e
 1638 0a27 60       		.byte	0x60
 1639 0a28 14       		.uleb128 0x14
 1640 0a29 0B0F0000 		.4byte	.LASF272
 1641 0a2d 0A       		.byte	0xa
 1642 0a2e 73       		.byte	0x73
 1643 0a2f 9A040000 		.4byte	0x49a
 1644 0a33 64       		.byte	0x64
 1645 0a34 14       		.uleb128 0x14
 1646 0a35 381F0000 		.4byte	.LASF273
 1647 0a39 0A       		.byte	0xa
 1648 0a3a 76       		.byte	0x76
 1649 0a3b 84040000 		.4byte	0x484
 1650 0a3f 68       		.byte	0x68
 1651 0a40 14       		.uleb128 0x14
 1652 0a41 25140000 		.4byte	.LASF274
 1653 0a45 0A       		.byte	0xa
 1654 0a46 77       		.byte	0x77
 1655 0a47 84040000 		.4byte	0x484
 1656 0a4b 6A       		.byte	0x6a
 1657 0a4c 14       		.uleb128 0x14
 1658 0a4d 4D110000 		.4byte	.LASF275
 1659 0a51 0A       		.byte	0xa
 1660 0a52 78       		.byte	0x78
 1661 0a53 84040000 		.4byte	0x484
 1662 0a57 6C       		.byte	0x6c
 1663 0a58 14       		.uleb128 0x14
 1664 0a59 66040000 		.4byte	.LASF276
 1665 0a5d 0A       		.byte	0xa
 1666 0a5e 79       		.byte	0x79
 1667 0a5f 84040000 		.4byte	0x484
 1668 0a63 6E       		.byte	0x6e
 1669 0a64 14       		.uleb128 0x14
 1670 0a65 7E0F0000 		.4byte	.LASF277
 1671 0a69 0A       		.byte	0xa
 1672 0a6a 7B       		.byte	0x7b
 1673 0a6b 6E040000 		.4byte	0x46e
 1674 0a6f 70       		.byte	0x70
 1675 0a70 14       		.uleb128 0x14
 1676 0a71 39060000 		.4byte	.LASF278
 1677 0a75 0A       		.byte	0xa
 1678 0a76 7C       		.byte	0x7c
 1679 0a77 6E040000 		.4byte	0x46e
 1680 0a7b 71       		.byte	0x71
 1681 0a7c 14       		.uleb128 0x14
 1682 0a7d 9D040000 		.4byte	.LASF279
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 95


 1683 0a81 0A       		.byte	0xa
 1684 0a82 7D       		.byte	0x7d
 1685 0a83 6E040000 		.4byte	0x46e
 1686 0a87 72       		.byte	0x72
 1687 0a88 14       		.uleb128 0x14
 1688 0a89 9C020000 		.4byte	.LASF280
 1689 0a8d 0A       		.byte	0xa
 1690 0a8e 7E       		.byte	0x7e
 1691 0a8f 6E040000 		.4byte	0x46e
 1692 0a93 73       		.byte	0x73
 1693 0a94 14       		.uleb128 0x14
 1694 0a95 38150000 		.4byte	.LASF281
 1695 0a99 0A       		.byte	0xa
 1696 0a9a 80       		.byte	0x80
 1697 0a9b 84040000 		.4byte	0x484
 1698 0a9f 74       		.byte	0x74
 1699 0aa0 14       		.uleb128 0x14
 1700 0aa1 79130000 		.4byte	.LASF282
 1701 0aa5 0A       		.byte	0xa
 1702 0aa6 81       		.byte	0x81
 1703 0aa7 84040000 		.4byte	0x484
 1704 0aab 76       		.byte	0x76
 1705 0aac 14       		.uleb128 0x14
 1706 0aad CF0F0000 		.4byte	.LASF283
 1707 0ab1 0A       		.byte	0xa
 1708 0ab2 82       		.byte	0x82
 1709 0ab3 84040000 		.4byte	0x484
 1710 0ab7 78       		.byte	0x78
 1711 0ab8 14       		.uleb128 0x14
 1712 0ab9 9E080000 		.4byte	.LASF284
 1713 0abd 0A       		.byte	0xa
 1714 0abe 83       		.byte	0x83
 1715 0abf 84040000 		.4byte	0x484
 1716 0ac3 7A       		.byte	0x7a
 1717 0ac4 14       		.uleb128 0x14
 1718 0ac5 BA0F0000 		.4byte	.LASF285
 1719 0ac9 0A       		.byte	0xa
 1720 0aca 86       		.byte	0x86
 1721 0acb 6E040000 		.4byte	0x46e
 1722 0acf 7C       		.byte	0x7c
 1723 0ad0 14       		.uleb128 0x14
 1724 0ad1 D81B0000 		.4byte	.LASF286
 1725 0ad5 0A       		.byte	0xa
 1726 0ad6 87       		.byte	0x87
 1727 0ad7 6E040000 		.4byte	0x46e
 1728 0adb 7D       		.byte	0x7d
 1729 0adc 14       		.uleb128 0x14
 1730 0add 14080000 		.4byte	.LASF287
 1731 0ae1 0A       		.byte	0xa
 1732 0ae2 88       		.byte	0x88
 1733 0ae3 6E040000 		.4byte	0x46e
 1734 0ae7 7E       		.byte	0x7e
 1735 0ae8 14       		.uleb128 0x14
 1736 0ae9 5A070000 		.4byte	.LASF288
 1737 0aed 0A       		.byte	0xa
 1738 0aee 89       		.byte	0x89
 1739 0aef 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 96


 1740 0af3 7F       		.byte	0x7f
 1741 0af4 14       		.uleb128 0x14
 1742 0af5 B3080000 		.4byte	.LASF289
 1743 0af9 0A       		.byte	0xa
 1744 0afa 8A       		.byte	0x8a
 1745 0afb 6E040000 		.4byte	0x46e
 1746 0aff 80       		.byte	0x80
 1747 0b00 14       		.uleb128 0x14
 1748 0b01 08010000 		.4byte	.LASF290
 1749 0b05 0A       		.byte	0xa
 1750 0b06 8D       		.byte	0x8d
 1751 0b07 9A040000 		.4byte	0x49a
 1752 0b0b 84       		.byte	0x84
 1753 0b0c 14       		.uleb128 0x14
 1754 0b0d 4F180000 		.4byte	.LASF291
 1755 0b11 0A       		.byte	0xa
 1756 0b12 8E       		.byte	0x8e
 1757 0b13 9A040000 		.4byte	0x49a
 1758 0b17 88       		.byte	0x88
 1759 0b18 14       		.uleb128 0x14
 1760 0b19 8D090000 		.4byte	.LASF292
 1761 0b1d 0A       		.byte	0xa
 1762 0b1e 8F       		.byte	0x8f
 1763 0b1f 9A040000 		.4byte	0x49a
 1764 0b23 8C       		.byte	0x8c
 1765 0b24 14       		.uleb128 0x14
 1766 0b25 A1190000 		.4byte	.LASF293
 1767 0b29 0A       		.byte	0xa
 1768 0b2a 90       		.byte	0x90
 1769 0b2b 9A040000 		.4byte	0x49a
 1770 0b2f 90       		.byte	0x90
 1771 0b30 14       		.uleb128 0x14
 1772 0b31 AA170000 		.4byte	.LASF294
 1773 0b35 0A       		.byte	0xa
 1774 0b36 91       		.byte	0x91
 1775 0b37 9A040000 		.4byte	0x49a
 1776 0b3b 94       		.byte	0x94
 1777 0b3c 14       		.uleb128 0x14
 1778 0b3d 4E060000 		.4byte	.LASF295
 1779 0b41 0A       		.byte	0xa
 1780 0b42 92       		.byte	0x92
 1781 0b43 9A040000 		.4byte	0x49a
 1782 0b47 98       		.byte	0x98
 1783 0b48 14       		.uleb128 0x14
 1784 0b49 A9180000 		.4byte	.LASF296
 1785 0b4d 0A       		.byte	0xa
 1786 0b4e 93       		.byte	0x93
 1787 0b4f 9A040000 		.4byte	0x49a
 1788 0b53 9C       		.byte	0x9c
 1789 0b54 14       		.uleb128 0x14
 1790 0b55 5B0C0000 		.4byte	.LASF297
 1791 0b59 0A       		.byte	0xa
 1792 0b5a 94       		.byte	0x94
 1793 0b5b 9A040000 		.4byte	0x49a
 1794 0b5f A0       		.byte	0xa0
 1795 0b60 14       		.uleb128 0x14
 1796 0b61 2E180000 		.4byte	.LASF298
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 97


 1797 0b65 0A       		.byte	0xa
 1798 0b66 95       		.byte	0x95
 1799 0b67 84040000 		.4byte	0x484
 1800 0b6b A4       		.byte	0xa4
 1801 0b6c 14       		.uleb128 0x14
 1802 0b6d 19150000 		.4byte	.LASF299
 1803 0b71 0A       		.byte	0xa
 1804 0b72 96       		.byte	0x96
 1805 0b73 84040000 		.4byte	0x484
 1806 0b77 A6       		.byte	0xa6
 1807 0b78 14       		.uleb128 0x14
 1808 0b79 45190000 		.4byte	.LASF300
 1809 0b7d 0A       		.byte	0xa
 1810 0b7e 97       		.byte	0x97
 1811 0b7f 84040000 		.4byte	0x484
 1812 0b83 A8       		.byte	0xa8
 1813 0b84 14       		.uleb128 0x14
 1814 0b85 48100000 		.4byte	.LASF301
 1815 0b89 0A       		.byte	0xa
 1816 0b8a 98       		.byte	0x98
 1817 0b8b 84040000 		.4byte	0x484
 1818 0b8f AA       		.byte	0xaa
 1819 0b90 14       		.uleb128 0x14
 1820 0b91 CA040000 		.4byte	.LASF302
 1821 0b95 0A       		.byte	0xa
 1822 0b96 99       		.byte	0x99
 1823 0b97 84040000 		.4byte	0x484
 1824 0b9b AC       		.byte	0xac
 1825 0b9c 14       		.uleb128 0x14
 1826 0b9d C7120000 		.4byte	.LASF303
 1827 0ba1 0A       		.byte	0xa
 1828 0ba2 9A       		.byte	0x9a
 1829 0ba3 84040000 		.4byte	0x484
 1830 0ba7 AE       		.byte	0xae
 1831 0ba8 14       		.uleb128 0x14
 1832 0ba9 E8040000 		.4byte	.LASF304
 1833 0bad 0A       		.byte	0xa
 1834 0bae 9D       		.byte	0x9d
 1835 0baf 84040000 		.4byte	0x484
 1836 0bb3 B0       		.byte	0xb0
 1837 0bb4 14       		.uleb128 0x14
 1838 0bb5 721A0000 		.4byte	.LASF305
 1839 0bb9 0A       		.byte	0xa
 1840 0bba 9E       		.byte	0x9e
 1841 0bbb 9A040000 		.4byte	0x49a
 1842 0bbf B4       		.byte	0xb4
 1843 0bc0 00       		.byte	0
 1844 0bc1 06       		.uleb128 0x6
 1845 0bc2 FF1C0000 		.4byte	.LASF306
 1846 0bc6 0A       		.byte	0xa
 1847 0bc7 9F       		.byte	0x9f
 1848 0bc8 B0070000 		.4byte	0x7b0
 1849 0bcc 10       		.uleb128 0x10
 1850 0bcd C01B0000 		.4byte	.LASF307
 1851 0bd1 0B       		.byte	0xb
 1852 0bd2 F601     		.2byte	0x1f6
 1853 0bd4 D80B0000 		.4byte	0xbd8
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 98


 1854 0bd8 05       		.uleb128 0x5
 1855 0bd9 01       		.byte	0x1
 1856 0bda 08       		.byte	0x8
 1857 0bdb B70D0000 		.4byte	.LASF308
 1858 0bdf 10       		.uleb128 0x10
 1859 0be0 69090000 		.4byte	.LASF309
 1860 0be4 0B       		.byte	0xb
 1861 0be5 F701     		.2byte	0x1f7
 1862 0be7 EB0B0000 		.4byte	0xbeb
 1863 0beb 05       		.uleb128 0x5
 1864 0bec 04       		.byte	0x4
 1865 0bed 04       		.byte	0x4
 1866 0bee 51190000 		.4byte	.LASF310
 1867 0bf2 05       		.uleb128 0x5
 1868 0bf3 08       		.byte	0x8
 1869 0bf4 04       		.byte	0x4
 1870 0bf5 8A1D0000 		.4byte	.LASF311
 1871 0bf9 10       		.uleb128 0x10
 1872 0bfa 841D0000 		.4byte	.LASF312
 1873 0bfe 0B       		.byte	0xb
 1874 0bff EA03     		.2byte	0x3ea
 1875 0c01 6E040000 		.4byte	0x46e
 1876 0c05 17       		.uleb128 0x17
 1877 0c06 08       		.byte	0x8
 1878 0c07 0C       		.byte	0xc
 1879 0c08 2D01     		.2byte	0x12d
 1880 0c0a 290C0000 		.4byte	0xc29
 1881 0c0e 09       		.uleb128 0x9
 1882 0c0f 5D1F0000 		.4byte	.LASF313
 1883 0c13 0C       		.byte	0xc
 1884 0c14 2E01     		.2byte	0x12e
 1885 0c16 ED030000 		.4byte	0x3ed
 1886 0c1a 00       		.byte	0
 1887 0c1b 09       		.uleb128 0x9
 1888 0c1c BF180000 		.4byte	.LASF314
 1889 0c20 0C       		.byte	0xc
 1890 0c21 3201     		.2byte	0x132
 1891 0c23 9A040000 		.4byte	0x49a
 1892 0c27 04       		.byte	0x4
 1893 0c28 00       		.byte	0
 1894 0c29 10       		.uleb128 0x10
 1895 0c2a B0010000 		.4byte	.LASF315
 1896 0c2e 0C       		.byte	0xc
 1897 0c2f 3301     		.2byte	0x133
 1898 0c31 050C0000 		.4byte	0xc05
 1899 0c35 18       		.uleb128 0x18
 1900 0c36 04       		.byte	0x4
 1901 0c37 05       		.uleb128 0x5
 1902 0c38 01       		.byte	0x1
 1903 0c39 02       		.byte	0x2
 1904 0c3a 350B0000 		.4byte	.LASF316
 1905 0c3e 19       		.uleb128 0x19
 1906 0c3f 01       		.byte	0x1
 1907 0c40 0A040000 		.4byte	0x40a
 1908 0c44 0D       		.byte	0xd
 1909 0c45 2402     		.2byte	0x224
 1910 0c47 580C0000 		.4byte	0xc58
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 99


 1911 0c4b 04       		.uleb128 0x4
 1912 0c4c E61E0000 		.4byte	.LASF317
 1913 0c50 00       		.byte	0
 1914 0c51 04       		.uleb128 0x4
 1915 0c52 F6040000 		.4byte	.LASF318
 1916 0c56 01       		.byte	0x1
 1917 0c57 00       		.byte	0
 1918 0c58 10       		.uleb128 0x10
 1919 0c59 0A1B0000 		.4byte	.LASF319
 1920 0c5d 0D       		.byte	0xd
 1921 0c5e 2702     		.2byte	0x227
 1922 0c60 3E0C0000 		.4byte	0xc3e
 1923 0c64 10       		.uleb128 0x10
 1924 0c65 3A020000 		.4byte	.LASF320
 1925 0c69 0D       		.byte	0xd
 1926 0c6a 3902     		.2byte	0x239
 1927 0c6c 700C0000 		.4byte	0xc70
 1928 0c70 1A       		.uleb128 0x1a
 1929 0c71 04       		.byte	0x4
 1930 0c72 760C0000 		.4byte	0xc76
 1931 0c76 1B       		.uleb128 0x1b
 1932 0c77 810C0000 		.4byte	0xc81
 1933 0c7b 1C       		.uleb128 0x1c
 1934 0c7c 9A040000 		.4byte	0x49a
 1935 0c80 00       		.byte	0
 1936 0c81 10       		.uleb128 0x10
 1937 0c82 2A050000 		.4byte	.LASF321
 1938 0c86 0D       		.byte	0xd
 1939 0c87 4402     		.2byte	0x244
 1940 0c89 8D0C0000 		.4byte	0xc8d
 1941 0c8d 1A       		.uleb128 0x1a
 1942 0c8e 04       		.byte	0x4
 1943 0c8f 930C0000 		.4byte	0xc93
 1944 0c93 1D       		.uleb128 0x1d
 1945 0c94 580C0000 		.4byte	0xc58
 1946 0c98 A20C0000 		.4byte	0xca2
 1947 0c9c 1C       		.uleb128 0x1c
 1948 0c9d 9A040000 		.4byte	0x49a
 1949 0ca1 00       		.byte	0
 1950 0ca2 1E       		.uleb128 0x1e
 1951 0ca3 22060000 		.4byte	.LASF345
 1952 0ca7 4C       		.byte	0x4c
 1953 0ca8 0D       		.byte	0xd
 1954 0ca9 C302     		.2byte	0x2c3
 1955 0cab C10D0000 		.4byte	0xdc1
 1956 0caf 09       		.uleb128 0x9
 1957 0cb0 590B0000 		.4byte	.LASF322
 1958 0cb4 0D       		.byte	0xd
 1959 0cb5 C602     		.2byte	0x2c6
 1960 0cb7 370C0000 		.4byte	0xc37
 1961 0cbb 00       		.byte	0
 1962 0cbc 09       		.uleb128 0x9
 1963 0cbd F8100000 		.4byte	.LASF323
 1964 0cc1 0D       		.byte	0xd
 1965 0cc2 C702     		.2byte	0x2c7
 1966 0cc4 370C0000 		.4byte	0xc37
 1967 0cc8 01       		.byte	0x1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 100


 1968 0cc9 09       		.uleb128 0x9
 1969 0cca 531B0000 		.4byte	.LASF324
 1970 0cce 0D       		.byte	0xd
 1971 0ccf C902     		.2byte	0x2c9
 1972 0cd1 78050000 		.4byte	0x578
 1973 0cd5 04       		.byte	0x4
 1974 0cd6 09       		.uleb128 0x9
 1975 0cd7 3B010000 		.4byte	.LASF325
 1976 0cdb 0D       		.byte	0xd
 1977 0cdc CB02     		.2byte	0x2cb
 1978 0cde 78050000 		.4byte	0x578
 1979 0ce2 08       		.byte	0x8
 1980 0ce3 09       		.uleb128 0x9
 1981 0ce4 D5120000 		.4byte	.LASF326
 1982 0ce8 0D       		.byte	0xd
 1983 0ce9 CC02     		.2byte	0x2cc
 1984 0ceb 370C0000 		.4byte	0xc37
 1985 0cef 0C       		.byte	0xc
 1986 0cf0 09       		.uleb128 0x9
 1987 0cf1 33110000 		.4byte	.LASF327
 1988 0cf5 0D       		.byte	0xd
 1989 0cf6 CD02     		.2byte	0x2cd
 1990 0cf8 370C0000 		.4byte	0xc37
 1991 0cfc 0D       		.byte	0xd
 1992 0cfd 09       		.uleb128 0x9
 1993 0cfe CD020000 		.4byte	.LASF328
 1994 0d02 0D       		.byte	0xd
 1995 0d03 CF02     		.2byte	0x2cf
 1996 0d05 C10D0000 		.4byte	0xdc1
 1997 0d09 10       		.byte	0x10
 1998 0d0a 09       		.uleb128 0x9
 1999 0d0b 4E0E0000 		.4byte	.LASF329
 2000 0d0f 0D       		.byte	0xd
 2001 0d10 D002     		.2byte	0x2d0
 2002 0d12 9A040000 		.4byte	0x49a
 2003 0d16 14       		.byte	0x14
 2004 0d17 09       		.uleb128 0x9
 2005 0d18 940A0000 		.4byte	.LASF330
 2006 0d1c 0D       		.byte	0xd
 2007 0d1d D102     		.2byte	0x2d1
 2008 0d1f 78050000 		.4byte	0x578
 2009 0d23 18       		.byte	0x18
 2010 0d24 09       		.uleb128 0x9
 2011 0d25 2C0D0000 		.4byte	.LASF331
 2012 0d29 0D       		.byte	0xd
 2013 0d2a D202     		.2byte	0x2d2
 2014 0d2c 78050000 		.4byte	0x578
 2015 0d30 1C       		.byte	0x1c
 2016 0d31 09       		.uleb128 0x9
 2017 0d32 651F0000 		.4byte	.LASF332
 2018 0d36 0D       		.byte	0xd
 2019 0d37 D402     		.2byte	0x2d4
 2020 0d39 78050000 		.4byte	0x578
 2021 0d3d 20       		.byte	0x20
 2022 0d3e 09       		.uleb128 0x9
 2023 0d3f 8D040000 		.4byte	.LASF333
 2024 0d43 0D       		.byte	0xd
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 101


 2025 0d44 D502     		.2byte	0x2d5
 2026 0d46 C70D0000 		.4byte	0xdc7
 2027 0d4a 24       		.byte	0x24
 2028 0d4b 09       		.uleb128 0x9
 2029 0d4c AC060000 		.4byte	.LASF334
 2030 0d50 0D       		.byte	0xd
 2031 0d51 D702     		.2byte	0x2d7
 2032 0d53 C10D0000 		.4byte	0xdc1
 2033 0d57 28       		.byte	0x28
 2034 0d58 09       		.uleb128 0x9
 2035 0d59 42090000 		.4byte	.LASF335
 2036 0d5d 0D       		.byte	0xd
 2037 0d5e D802     		.2byte	0x2d8
 2038 0d60 9A040000 		.4byte	0x49a
 2039 0d64 2C       		.byte	0x2c
 2040 0d65 09       		.uleb128 0x9
 2041 0d66 EB060000 		.4byte	.LASF336
 2042 0d6a 0D       		.byte	0xd
 2043 0d6b D902     		.2byte	0x2d9
 2044 0d6d 78050000 		.4byte	0x578
 2045 0d71 30       		.byte	0x30
 2046 0d72 09       		.uleb128 0x9
 2047 0d73 6D0F0000 		.4byte	.LASF337
 2048 0d77 0D       		.byte	0xd
 2049 0d78 DA02     		.2byte	0x2da
 2050 0d7a 78050000 		.4byte	0x578
 2051 0d7e 34       		.byte	0x34
 2052 0d7f 09       		.uleb128 0x9
 2053 0d80 67030000 		.4byte	.LASF338
 2054 0d84 0D       		.byte	0xd
 2055 0d85 DC02     		.2byte	0x2dc
 2056 0d87 C10D0000 		.4byte	0xdc1
 2057 0d8b 38       		.byte	0x38
 2058 0d8c 09       		.uleb128 0x9
 2059 0d8d 8C130000 		.4byte	.LASF339
 2060 0d91 0D       		.byte	0xd
 2061 0d92 DD02     		.2byte	0x2dd
 2062 0d94 9A040000 		.4byte	0x49a
 2063 0d98 3C       		.byte	0x3c
 2064 0d99 09       		.uleb128 0x9
 2065 0d9a 9A120000 		.4byte	.LASF340
 2066 0d9e 0D       		.byte	0xd
 2067 0d9f DE02     		.2byte	0x2de
 2068 0da1 78050000 		.4byte	0x578
 2069 0da5 40       		.byte	0x40
 2070 0da6 09       		.uleb128 0x9
 2071 0da7 100B0000 		.4byte	.LASF341
 2072 0dab 0D       		.byte	0xd
 2073 0dac E402     		.2byte	0x2e4
 2074 0dae 640C0000 		.4byte	0xc64
 2075 0db2 44       		.byte	0x44
 2076 0db3 09       		.uleb128 0x9
 2077 0db4 B9030000 		.4byte	.LASF342
 2078 0db8 0D       		.byte	0xd
 2079 0db9 EB02     		.2byte	0x2eb
 2080 0dbb 810C0000 		.4byte	0xc81
 2081 0dbf 48       		.byte	0x48
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 102


 2082 0dc0 00       		.byte	0
 2083 0dc1 1A       		.uleb128 0x1a
 2084 0dc2 04       		.byte	0x4
 2085 0dc3 6E040000 		.4byte	0x46e
 2086 0dc7 0E       		.uleb128 0xe
 2087 0dc8 370C0000 		.4byte	0xc37
 2088 0dcc 10       		.uleb128 0x10
 2089 0dcd FD1D0000 		.4byte	.LASF343
 2090 0dd1 0D       		.byte	0xd
 2091 0dd2 EE02     		.2byte	0x2ee
 2092 0dd4 A20C0000 		.4byte	0xca2
 2093 0dd8 10       		.uleb128 0x10
 2094 0dd9 7E000000 		.4byte	.LASF344
 2095 0ddd 0E       		.byte	0xe
 2096 0dde F201     		.2byte	0x1f2
 2097 0de0 700C0000 		.4byte	0xc70
 2098 0de4 1E       		.uleb128 0x1e
 2099 0de5 F1000000 		.4byte	.LASF346
 2100 0de9 24       		.byte	0x24
 2101 0dea 0E       		.byte	0xe
 2102 0deb 7402     		.2byte	0x274
 2103 0ded 670E0000 		.4byte	0xe67
 2104 0df1 09       		.uleb128 0x9
 2105 0df2 3B0F0000 		.4byte	.LASF347
 2106 0df6 0E       		.byte	0xe
 2107 0df7 7702     		.2byte	0x277
 2108 0df9 78050000 		.4byte	0x578
 2109 0dfd 00       		.byte	0
 2110 0dfe 09       		.uleb128 0x9
 2111 0dff 4A0A0000 		.4byte	.LASF348
 2112 0e03 0E       		.byte	0xe
 2113 0e04 7902     		.2byte	0x279
 2114 0e06 350C0000 		.4byte	0xc35
 2115 0e0a 04       		.byte	0x4
 2116 0e0b 09       		.uleb128 0x9
 2117 0e0c 30090000 		.4byte	.LASF349
 2118 0e10 0E       		.byte	0xe
 2119 0e11 7A02     		.2byte	0x27a
 2120 0e13 9A040000 		.4byte	0x49a
 2121 0e17 08       		.byte	0x8
 2122 0e18 09       		.uleb128 0x9
 2123 0e19 C40E0000 		.4byte	.LASF350
 2124 0e1d 0E       		.byte	0xe
 2125 0e1e 7B02     		.2byte	0x27b
 2126 0e20 78050000 		.4byte	0x578
 2127 0e24 0C       		.byte	0xc
 2128 0e25 09       		.uleb128 0x9
 2129 0e26 56130000 		.4byte	.LASF351
 2130 0e2a 0E       		.byte	0xe
 2131 0e2b 7D02     		.2byte	0x27d
 2132 0e2d 350C0000 		.4byte	0xc35
 2133 0e31 10       		.byte	0x10
 2134 0e32 09       		.uleb128 0x9
 2135 0e33 3B0B0000 		.4byte	.LASF352
 2136 0e37 0E       		.byte	0xe
 2137 0e38 7E02     		.2byte	0x27e
 2138 0e3a 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 103


 2139 0e3e 14       		.byte	0x14
 2140 0e3f 09       		.uleb128 0x9
 2141 0e40 DA020000 		.4byte	.LASF353
 2142 0e44 0E       		.byte	0xe
 2143 0e45 7F02     		.2byte	0x27f
 2144 0e47 78050000 		.4byte	0x578
 2145 0e4b 18       		.byte	0x18
 2146 0e4c 09       		.uleb128 0x9
 2147 0e4d 100B0000 		.4byte	.LASF341
 2148 0e51 0E       		.byte	0xe
 2149 0e52 8502     		.2byte	0x285
 2150 0e54 D80D0000 		.4byte	0xdd8
 2151 0e58 1C       		.byte	0x1c
 2152 0e59 09       		.uleb128 0x9
 2153 0e5a 5E1D0000 		.4byte	.LASF354
 2154 0e5e 0E       		.byte	0xe
 2155 0e5f 8802     		.2byte	0x288
 2156 0e61 9A040000 		.4byte	0x49a
 2157 0e65 20       		.byte	0x20
 2158 0e66 00       		.byte	0
 2159 0e67 10       		.uleb128 0x10
 2160 0e68 71110000 		.4byte	.LASF355
 2161 0e6c 0E       		.byte	0xe
 2162 0e6d 8B02     		.2byte	0x28b
 2163 0e6f E40D0000 		.4byte	0xde4
 2164 0e73 10       		.uleb128 0x10
 2165 0e74 00100000 		.4byte	.LASF356
 2166 0e78 0F       		.byte	0xf
 2167 0e79 D901     		.2byte	0x1d9
 2168 0e7b 700C0000 		.4byte	0xc70
 2169 0e7f 1E       		.uleb128 0x1e
 2170 0e80 E0070000 		.4byte	.LASF357
 2171 0e84 38       		.byte	0x38
 2172 0e85 0F       		.byte	0xf
 2173 0e86 7502     		.2byte	0x275
 2174 0e88 430F0000 		.4byte	0xf43
 2175 0e8c 09       		.uleb128 0x9
 2176 0e8d 9E010000 		.4byte	.LASF358
 2177 0e91 0F       		.byte	0xf
 2178 0e92 7802     		.2byte	0x278
 2179 0e94 78050000 		.4byte	0x578
 2180 0e98 00       		.byte	0
 2181 0e99 09       		.uleb128 0x9
 2182 0e9a 410A0000 		.4byte	.LASF359
 2183 0e9e 0F       		.byte	0xf
 2184 0e9f 7902     		.2byte	0x279
 2185 0ea1 78050000 		.4byte	0x578
 2186 0ea5 04       		.byte	0x4
 2187 0ea6 09       		.uleb128 0x9
 2188 0ea7 CB130000 		.4byte	.LASF360
 2189 0eab 0F       		.byte	0xf
 2190 0eac 7B02     		.2byte	0x27b
 2191 0eae 350C0000 		.4byte	0xc35
 2192 0eb2 08       		.byte	0x8
 2193 0eb3 09       		.uleb128 0x9
 2194 0eb4 F3030000 		.4byte	.LASF361
 2195 0eb8 0F       		.byte	0xf
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 104


 2196 0eb9 7C02     		.2byte	0x27c
 2197 0ebb 9A040000 		.4byte	0x49a
 2198 0ebf 0C       		.byte	0xc
 2199 0ec0 09       		.uleb128 0x9
 2200 0ec1 8A110000 		.4byte	.LASF362
 2201 0ec5 0F       		.byte	0xf
 2202 0ec6 7D02     		.2byte	0x27d
 2203 0ec8 78050000 		.4byte	0x578
 2204 0ecc 10       		.byte	0x10
 2205 0ecd 09       		.uleb128 0x9
 2206 0ece D80D0000 		.4byte	.LASF363
 2207 0ed2 0F       		.byte	0xf
 2208 0ed3 7E02     		.2byte	0x27e
 2209 0ed5 78050000 		.4byte	0x578
 2210 0ed9 14       		.byte	0x14
 2211 0eda 09       		.uleb128 0x9
 2212 0edb 4A0A0000 		.4byte	.LASF348
 2213 0edf 0F       		.byte	0xf
 2214 0ee0 8002     		.2byte	0x280
 2215 0ee2 350C0000 		.4byte	0xc35
 2216 0ee6 18       		.byte	0x18
 2217 0ee7 09       		.uleb128 0x9
 2218 0ee8 30090000 		.4byte	.LASF349
 2219 0eec 0F       		.byte	0xf
 2220 0eed 8102     		.2byte	0x281
 2221 0eef 9A040000 		.4byte	0x49a
 2222 0ef3 1C       		.byte	0x1c
 2223 0ef4 09       		.uleb128 0x9
 2224 0ef5 C40E0000 		.4byte	.LASF350
 2225 0ef9 0F       		.byte	0xf
 2226 0efa 8202     		.2byte	0x282
 2227 0efc 78050000 		.4byte	0x578
 2228 0f00 20       		.byte	0x20
 2229 0f01 09       		.uleb128 0x9
 2230 0f02 56130000 		.4byte	.LASF351
 2231 0f06 0F       		.byte	0xf
 2232 0f07 8402     		.2byte	0x284
 2233 0f09 350C0000 		.4byte	0xc35
 2234 0f0d 24       		.byte	0x24
 2235 0f0e 09       		.uleb128 0x9
 2236 0f0f 3B0B0000 		.4byte	.LASF352
 2237 0f13 0F       		.byte	0xf
 2238 0f14 8502     		.2byte	0x285
 2239 0f16 9A040000 		.4byte	0x49a
 2240 0f1a 28       		.byte	0x28
 2241 0f1b 09       		.uleb128 0x9
 2242 0f1c C9160000 		.4byte	.LASF364
 2243 0f20 0F       		.byte	0xf
 2244 0f21 8602     		.2byte	0x286
 2245 0f23 78050000 		.4byte	0x578
 2246 0f27 2C       		.byte	0x2c
 2247 0f28 09       		.uleb128 0x9
 2248 0f29 100B0000 		.4byte	.LASF341
 2249 0f2d 0F       		.byte	0xf
 2250 0f2e 8B02     		.2byte	0x28b
 2251 0f30 730E0000 		.4byte	0xe73
 2252 0f34 30       		.byte	0x30
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 105


 2253 0f35 09       		.uleb128 0x9
 2254 0f36 5E1D0000 		.4byte	.LASF354
 2255 0f3a 0F       		.byte	0xf
 2256 0f3b 8E02     		.2byte	0x28e
 2257 0f3d 9A040000 		.4byte	0x49a
 2258 0f41 34       		.byte	0x34
 2259 0f42 00       		.byte	0
 2260 0f43 10       		.uleb128 0x10
 2261 0f44 9C070000 		.4byte	.LASF365
 2262 0f48 0F       		.byte	0xf
 2263 0f49 9102     		.2byte	0x291
 2264 0f4b 7F0E0000 		.4byte	0xe7f
 2265 0f4f 1F       		.uleb128 0x1f
 2266 0f50 961C0000 		.4byte	.LASF366
 2267 0f54 4C       		.byte	0x4c
 2268 0f55 10       		.byte	0x10
 2269 0f56 2F       		.byte	0x2f
 2270 0f57 40100000 		.4byte	0x1040
 2271 0f5b 14       		.uleb128 0x14
 2272 0f5c 5E1C0000 		.4byte	.LASF367
 2273 0f60 10       		.byte	0x10
 2274 0f61 31       		.byte	0x31
 2275 0f62 9A040000 		.4byte	0x49a
 2276 0f66 00       		.byte	0
 2277 0f67 14       		.uleb128 0x14
 2278 0f68 800E0000 		.4byte	.LASF368
 2279 0f6c 10       		.byte	0x10
 2280 0f6d 33       		.byte	0x33
 2281 0f6e 9A040000 		.4byte	0x49a
 2282 0f72 04       		.byte	0x4
 2283 0f73 14       		.uleb128 0x14
 2284 0f74 1D140000 		.4byte	.LASF369
 2285 0f78 10       		.byte	0x10
 2286 0f79 34       		.byte	0x34
 2287 0f7a 9A040000 		.4byte	0x49a
 2288 0f7e 08       		.byte	0x8
 2289 0f7f 14       		.uleb128 0x14
 2290 0f80 A6160000 		.4byte	.LASF370
 2291 0f84 10       		.byte	0x10
 2292 0f85 35       		.byte	0x35
 2293 0f86 9A040000 		.4byte	0x49a
 2294 0f8a 0C       		.byte	0xc
 2295 0f8b 14       		.uleb128 0x14
 2296 0f8c 08070000 		.4byte	.LASF371
 2297 0f90 10       		.byte	0x10
 2298 0f91 37       		.byte	0x37
 2299 0f92 9A040000 		.4byte	0x49a
 2300 0f96 10       		.byte	0x10
 2301 0f97 14       		.uleb128 0x14
 2302 0f98 46050000 		.4byte	.LASF372
 2303 0f9c 10       		.byte	0x10
 2304 0f9d 38       		.byte	0x38
 2305 0f9e 9A040000 		.4byte	0x49a
 2306 0fa2 14       		.byte	0x14
 2307 0fa3 14       		.uleb128 0x14
 2308 0fa4 4F050000 		.4byte	.LASF373
 2309 0fa8 10       		.byte	0x10
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 106


 2310 0fa9 39       		.byte	0x39
 2311 0faa 9A040000 		.4byte	0x49a
 2312 0fae 18       		.byte	0x18
 2313 0faf 14       		.uleb128 0x14
 2314 0fb0 B5150000 		.4byte	.LASF374
 2315 0fb4 10       		.byte	0x10
 2316 0fb5 3A       		.byte	0x3a
 2317 0fb6 370C0000 		.4byte	0xc37
 2318 0fba 1C       		.byte	0x1c
 2319 0fbb 14       		.uleb128 0x14
 2320 0fbc A4150000 		.4byte	.LASF375
 2321 0fc0 10       		.byte	0x10
 2322 0fc1 3C       		.byte	0x3c
 2323 0fc2 9A040000 		.4byte	0x49a
 2324 0fc6 20       		.byte	0x20
 2325 0fc7 14       		.uleb128 0x14
 2326 0fc8 D4090000 		.4byte	.LASF376
 2327 0fcc 10       		.byte	0x10
 2328 0fcd 3D       		.byte	0x3d
 2329 0fce 9A040000 		.4byte	0x49a
 2330 0fd2 24       		.byte	0x24
 2331 0fd3 14       		.uleb128 0x14
 2332 0fd4 710D0000 		.4byte	.LASF377
 2333 0fd8 10       		.byte	0x10
 2334 0fd9 3F       		.byte	0x3f
 2335 0fda 9A040000 		.4byte	0x49a
 2336 0fde 28       		.byte	0x28
 2337 0fdf 14       		.uleb128 0x14
 2338 0fe0 AE110000 		.4byte	.LASF378
 2339 0fe4 10       		.byte	0x10
 2340 0fe5 40       		.byte	0x40
 2341 0fe6 9A040000 		.4byte	0x49a
 2342 0fea 2C       		.byte	0x2c
 2343 0feb 14       		.uleb128 0x14
 2344 0fec 00080000 		.4byte	.LASF379
 2345 0ff0 10       		.byte	0x10
 2346 0ff1 42       		.byte	0x42
 2347 0ff2 9A040000 		.4byte	0x49a
 2348 0ff6 30       		.byte	0x30
 2349 0ff7 14       		.uleb128 0x14
 2350 0ff8 AE090000 		.4byte	.LASF380
 2351 0ffc 10       		.byte	0x10
 2352 0ffd 43       		.byte	0x43
 2353 0ffe 9A040000 		.4byte	0x49a
 2354 1002 34       		.byte	0x34
 2355 1003 14       		.uleb128 0x14
 2356 1004 F9020000 		.4byte	.LASF381
 2357 1008 10       		.byte	0x10
 2358 1009 45       		.byte	0x45
 2359 100a 9A040000 		.4byte	0x49a
 2360 100e 38       		.byte	0x38
 2361 100f 14       		.uleb128 0x14
 2362 1010 B7000000 		.4byte	.LASF382
 2363 1014 10       		.byte	0x10
 2364 1015 46       		.byte	0x46
 2365 1016 9A040000 		.4byte	0x49a
 2366 101a 3C       		.byte	0x3c
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 107


 2367 101b 14       		.uleb128 0x14
 2368 101c E9030000 		.4byte	.LASF383
 2369 1020 10       		.byte	0x10
 2370 1021 48       		.byte	0x48
 2371 1022 9A040000 		.4byte	0x49a
 2372 1026 40       		.byte	0x40
 2373 1027 14       		.uleb128 0x14
 2374 1028 15160000 		.4byte	.LASF384
 2375 102c 10       		.byte	0x10
 2376 102d 49       		.byte	0x49
 2377 102e 9A040000 		.4byte	0x49a
 2378 1032 44       		.byte	0x44
 2379 1033 14       		.uleb128 0x14
 2380 1034 5F0E0000 		.4byte	.LASF385
 2381 1038 10       		.byte	0x10
 2382 1039 4B       		.byte	0x4b
 2383 103a 9A040000 		.4byte	0x49a
 2384 103e 48       		.byte	0x48
 2385 103f 00       		.byte	0
 2386 1040 06       		.uleb128 0x6
 2387 1041 B6140000 		.4byte	.LASF386
 2388 1045 10       		.byte	0x10
 2389 1046 4C       		.byte	0x4c
 2390 1047 4F0F0000 		.4byte	0xf4f
 2391 104b 1A       		.uleb128 0x1a
 2392 104c 04       		.byte	0x4
 2393 104d 91070000 		.4byte	0x791
 2394 1051 06       		.uleb128 0x6
 2395 1052 ED100000 		.4byte	.LASF387
 2396 1056 11       		.byte	0x11
 2397 1057 38       		.byte	0x38
 2398 1058 39040000 		.4byte	0x439
 2399 105c 06       		.uleb128 0x6
 2400 105d FC060000 		.4byte	.LASF388
 2401 1061 11       		.byte	0x11
 2402 1062 39       		.byte	0x39
 2403 1063 4B040000 		.4byte	0x44b
 2404 1067 06       		.uleb128 0x6
 2405 1068 5C130000 		.4byte	.LASF389
 2406 106c 11       		.byte	0x11
 2407 106d 3F       		.byte	0x3f
 2408 106e 9A040000 		.4byte	0x49a
 2409 1072 06       		.uleb128 0x6
 2410 1073 CD0E0000 		.4byte	.LASF390
 2411 1077 12       		.byte	0x12
 2412 1078 2E       		.byte	0x2e
 2413 1079 350C0000 		.4byte	0xc35
 2414 107d 06       		.uleb128 0x6
 2415 107e 44160000 		.4byte	.LASF391
 2416 1082 13       		.byte	0x13
 2417 1083 25       		.byte	0x25
 2418 1084 72100000 		.4byte	0x1072
 2419 1088 02       		.uleb128 0x2
 2420 1089 01       		.byte	0x1
 2421 108a 0A040000 		.4byte	0x40a
 2422 108e 14       		.byte	0x14
 2423 108f 20       		.byte	0x20
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 108


 2424 1090 AD100000 		.4byte	0x10ad
 2425 1094 04       		.uleb128 0x4
 2426 1095 5D0F0000 		.4byte	.LASF392
 2427 1099 00       		.byte	0
 2428 109a 04       		.uleb128 0x4
 2429 109b B6190000 		.4byte	.LASF393
 2430 109f 01       		.byte	0x1
 2431 10a0 04       		.uleb128 0x4
 2432 10a1 5D010000 		.4byte	.LASF394
 2433 10a5 02       		.byte	0x2
 2434 10a6 04       		.uleb128 0x4
 2435 10a7 F41B0000 		.4byte	.LASF395
 2436 10ab 03       		.byte	0x3
 2437 10ac 00       		.byte	0
 2438 10ad 06       		.uleb128 0x6
 2439 10ae 4E1E0000 		.4byte	.LASF396
 2440 10b2 14       		.byte	0x14
 2441 10b3 27       		.byte	0x27
 2442 10b4 88100000 		.4byte	0x1088
 2443 10b8 20       		.uleb128 0x20
 2444 10b9 C81C0000 		.4byte	.LASF397
 2445 10bd 03       		.byte	0x3
 2446 10be EE06     		.2byte	0x6ee
 2447 10c0 03       		.byte	0x3
 2448 10c1 D2100000 		.4byte	0x10d2
 2449 10c5 21       		.uleb128 0x21
 2450 10c6 C7080000 		.4byte	.LASF399
 2451 10ca 03       		.byte	0x3
 2452 10cb EE06     		.2byte	0x6ee
 2453 10cd ED030000 		.4byte	0x3ed
 2454 10d1 00       		.byte	0
 2455 10d2 20       		.uleb128 0x20
 2456 10d3 19070000 		.4byte	.LASF398
 2457 10d7 02       		.byte	0x2
 2458 10d8 3E06     		.2byte	0x63e
 2459 10da 03       		.byte	0x3
 2460 10db F8100000 		.4byte	0x10f8
 2461 10df 21       		.uleb128 0x21
 2462 10e0 C2070000 		.4byte	.LASF400
 2463 10e4 02       		.byte	0x2
 2464 10e5 3E06     		.2byte	0x63e
 2465 10e7 4B100000 		.4byte	0x104b
 2466 10eb 21       		.uleb128 0x21
 2467 10ec E51A0000 		.4byte	.LASF401
 2468 10f0 02       		.byte	0x2
 2469 10f1 3E06     		.2byte	0x63e
 2470 10f3 9A040000 		.4byte	0x49a
 2471 10f7 00       		.byte	0
 2472 10f8 22       		.uleb128 0x22
 2473 10f9 2B1D0000 		.4byte	.LASF431
 2474 10fd 04       		.byte	0x4
 2475 10fe 81       		.byte	0x81
 2476 10ff 03       		.byte	0x3
 2477 1100 20       		.uleb128 0x20
 2478 1101 8B020000 		.4byte	.LASF402
 2479 1105 03       		.byte	0x3
 2480 1106 9506     		.2byte	0x695
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 109


 2481 1108 03       		.byte	0x3
 2482 1109 1A110000 		.4byte	0x111a
 2483 110d 21       		.uleb128 0x21
 2484 110e C7080000 		.4byte	.LASF399
 2485 1112 03       		.byte	0x3
 2486 1113 9506     		.2byte	0x695
 2487 1115 ED030000 		.4byte	0x3ed
 2488 1119 00       		.byte	0
 2489 111a 23       		.uleb128 0x23
 2490 111b 20030000 		.4byte	.LASF432
 2491 111f 01       		.byte	0x1
 2492 1120 32       		.byte	0x32
 2493 1121 00000000 		.4byte	.LFB660
 2494 1125 50000000 		.4byte	.LFE660-.LFB660
 2495 1129 01       		.uleb128 0x1
 2496 112a 9C       		.byte	0x9c
 2497 112b 97110000 		.4byte	0x1197
 2498 112f 24       		.uleb128 0x24
 2499 1130 D2100000 		.4byte	0x10d2
 2500 1134 14000000 		.4byte	.LBB14
 2501 1138 0A000000 		.4byte	.LBE14-.LBB14
 2502 113c 01       		.byte	0x1
 2503 113d 3A       		.byte	0x3a
 2504 113e 55110000 		.4byte	0x1155
 2505 1142 25       		.uleb128 0x25
 2506 1143 EB100000 		.4byte	0x10eb
 2507 1147 00000000 		.4byte	.LLST0
 2508 114b 25       		.uleb128 0x25
 2509 114c DF100000 		.4byte	0x10df
 2510 1150 14000000 		.4byte	.LLST1
 2511 1154 00       		.byte	0
 2512 1155 24       		.uleb128 0x24
 2513 1156 B8100000 		.4byte	0x10b8
 2514 115a 24000000 		.4byte	.LBB16
 2515 115e 2C000000 		.4byte	.LBE16-.LBB16
 2516 1162 01       		.byte	0x1
 2517 1163 3B       		.byte	0x3b
 2518 1164 72110000 		.4byte	0x1172
 2519 1168 25       		.uleb128 0x25
 2520 1169 C5100000 		.4byte	0x10c5
 2521 116d 2C000000 		.4byte	.LLST2
 2522 1171 00       		.byte	0
 2523 1172 26       		.uleb128 0x26
 2524 1173 0C000000 		.4byte	.LVL0
 2525 1177 B3140000 		.4byte	0x14b3
 2526 117b 85110000 		.4byte	0x1185
 2527 117f 27       		.uleb128 0x27
 2528 1180 01       		.uleb128 0x1
 2529 1181 51       		.byte	0x51
 2530 1182 01       		.uleb128 0x1
 2531 1183 30       		.byte	0x30
 2532 1184 00       		.byte	0
 2533 1185 28       		.uleb128 0x28
 2534 1186 14000000 		.4byte	.LVL1
 2535 118a BF140000 		.4byte	0x14bf
 2536 118e 27       		.uleb128 0x27
 2537 118f 01       		.uleb128 0x1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 110


 2538 1190 50       		.byte	0x50
 2539 1191 03       		.uleb128 0x3
 2540 1192 0A       		.byte	0xa
 2541 1193 E803     		.2byte	0x3e8
 2542 1195 00       		.byte	0
 2543 1196 00       		.byte	0
 2544 1197 29       		.uleb128 0x29
 2545 1198 DA160000 		.4byte	.LASF433
 2546 119c 01       		.byte	0x1
 2547 119d 40       		.byte	0x40
 2548 119e 00000000 		.4byte	.LFB661
 2549 11a2 44000000 		.4byte	.LFE661-.LFB661
 2550 11a6 01       		.uleb128 0x1
 2551 11a7 9C       		.byte	0x9c
 2552 11a8 0C120000 		.4byte	0x120c
 2553 11ac 2A       		.uleb128 0x2a
 2554 11ad 61726700 		.ascii	"arg\000"
 2555 11b1 01       		.byte	0x1
 2556 11b2 40       		.byte	0x40
 2557 11b3 350C0000 		.4byte	0xc35
 2558 11b7 3F000000 		.4byte	.LLST3
 2559 11bb 2B       		.uleb128 0x2b
 2560 11bc 04180000 		.4byte	.LASF434
 2561 11c0 01       		.byte	0x1
 2562 11c1 44       		.byte	0x44
 2563 11c2 AD100000 		.4byte	0x10ad
 2564 11c6 02       		.uleb128 0x2
 2565 11c7 91       		.byte	0x91
 2566 11c8 77       		.sleb128 -9
 2567 11c9 26       		.uleb128 0x26
 2568 11ca 16000000 		.4byte	.LVL8
 2569 11ce CB140000 		.4byte	0x14cb
 2570 11d2 DD110000 		.4byte	0x11dd
 2571 11d6 27       		.uleb128 0x27
 2572 11d7 01       		.uleb128 0x1
 2573 11d8 51       		.byte	0x51
 2574 11d9 02       		.uleb128 0x2
 2575 11da 09       		.byte	0x9
 2576 11db FF       		.byte	0xff
 2577 11dc 00       		.byte	0
 2578 11dd 26       		.uleb128 0x26
 2579 11de 2E000000 		.4byte	.LVL9
 2580 11e2 D7140000 		.4byte	0x14d7
 2581 11e6 FB110000 		.4byte	0x11fb
 2582 11ea 27       		.uleb128 0x27
 2583 11eb 01       		.uleb128 0x1
 2584 11ec 51       		.byte	0x51
 2585 11ed 02       		.uleb128 0x2
 2586 11ee 91       		.byte	0x91
 2587 11ef 77       		.sleb128 -9
 2588 11f0 27       		.uleb128 0x27
 2589 11f1 01       		.uleb128 0x1
 2590 11f2 52       		.byte	0x52
 2591 11f3 01       		.uleb128 0x1
 2592 11f4 30       		.byte	0x30
 2593 11f5 27       		.uleb128 0x27
 2594 11f6 01       		.uleb128 0x1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 111


 2595 11f7 53       		.byte	0x53
 2596 11f8 01       		.uleb128 0x1
 2597 11f9 30       		.byte	0x30
 2598 11fa 00       		.byte	0
 2599 11fb 28       		.uleb128 0x28
 2600 11fc 3A000000 		.4byte	.LVL10
 2601 1200 E3140000 		.4byte	0x14e3
 2602 1204 27       		.uleb128 0x27
 2603 1205 01       		.uleb128 0x1
 2604 1206 50       		.byte	0x50
 2605 1207 02       		.uleb128 0x2
 2606 1208 08       		.byte	0x8
 2607 1209 64       		.byte	0x64
 2608 120a 00       		.byte	0
 2609 120b 00       		.byte	0
 2610 120c 2C       		.uleb128 0x2c
 2611 120d DF1C0000 		.4byte	.LASF435
 2612 1211 01       		.byte	0x1
 2613 1212 5A       		.byte	0x5a
 2614 1213 60040000 		.4byte	0x460
 2615 1217 00000000 		.4byte	.LFB662
 2616 121b F8000000 		.4byte	.LFE662-.LFB662
 2617 121f 01       		.uleb128 0x1
 2618 1220 9C       		.byte	0x9c
 2619 1221 CA130000 		.4byte	0x13ca
 2620 1225 2D       		.uleb128 0x2d
 2621 1226 F8100000 		.4byte	0x10f8
 2622 122a 12000000 		.4byte	.LBB18
 2623 122e 02000000 		.4byte	.LBE18-.LBB18
 2624 1232 01       		.byte	0x1
 2625 1233 5F       		.byte	0x5f
 2626 1234 24       		.uleb128 0x24
 2627 1235 B8100000 		.4byte	0x10b8
 2628 1239 34000000 		.4byte	.LBB20
 2629 123d 16000000 		.4byte	.LBE20-.LBB20
 2630 1241 01       		.byte	0x1
 2631 1242 72       		.byte	0x72
 2632 1243 51120000 		.4byte	0x1251
 2633 1247 25       		.uleb128 0x25
 2634 1248 C5100000 		.4byte	0x10c5
 2635 124c 60000000 		.4byte	.LLST4
 2636 1250 00       		.byte	0
 2637 1251 24       		.uleb128 0x24
 2638 1252 00110000 		.4byte	0x1100
 2639 1256 4A000000 		.4byte	.LBB22
 2640 125a 16000000 		.4byte	.LBE22-.LBB22
 2641 125e 01       		.byte	0x1
 2642 125f 73       		.byte	0x73
 2643 1260 6E120000 		.4byte	0x126e
 2644 1264 25       		.uleb128 0x25
 2645 1265 0D110000 		.4byte	0x110d
 2646 1269 73000000 		.4byte	.LLST5
 2647 126d 00       		.byte	0
 2648 126e 26       		.uleb128 0x26
 2649 126f 0E000000 		.4byte	.LVL11
 2650 1273 EF140000 		.4byte	0x14ef
 2651 1277 8B120000 		.4byte	0x128b
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 112


 2652 127b 27       		.uleb128 0x27
 2653 127c 01       		.uleb128 0x1
 2654 127d 50       		.byte	0x50
 2655 127e 01       		.uleb128 0x1
 2656 127f 31       		.byte	0x31
 2657 1280 27       		.uleb128 0x27
 2658 1281 01       		.uleb128 0x1
 2659 1282 51       		.byte	0x51
 2660 1283 01       		.uleb128 0x1
 2661 1284 30       		.byte	0x30
 2662 1285 27       		.uleb128 0x27
 2663 1286 01       		.uleb128 0x1
 2664 1287 52       		.byte	0x52
 2665 1288 01       		.uleb128 0x1
 2666 1289 33       		.byte	0x33
 2667 128a 00       		.byte	0
 2668 128b 2E       		.uleb128 0x2e
 2669 128c 18000000 		.4byte	.LVL12
 2670 1290 FB140000 		.4byte	0x14fb
 2671 1294 26       		.uleb128 0x26
 2672 1295 22000000 		.4byte	.LVL13
 2673 1299 EF140000 		.4byte	0x14ef
 2674 129d B1120000 		.4byte	0x12b1
 2675 12a1 27       		.uleb128 0x27
 2676 12a2 01       		.uleb128 0x1
 2677 12a3 50       		.byte	0x50
 2678 12a4 01       		.uleb128 0x1
 2679 12a5 3A       		.byte	0x3a
 2680 12a6 27       		.uleb128 0x27
 2681 12a7 01       		.uleb128 0x1
 2682 12a8 51       		.byte	0x51
 2683 12a9 01       		.uleb128 0x1
 2684 12aa 31       		.byte	0x31
 2685 12ab 27       		.uleb128 0x27
 2686 12ac 01       		.uleb128 0x1
 2687 12ad 52       		.byte	0x52
 2688 12ae 01       		.uleb128 0x1
 2689 12af 30       		.byte	0x30
 2690 12b0 00       		.byte	0
 2691 12b1 26       		.uleb128 0x26
 2692 12b2 30000000 		.4byte	.LVL14
 2693 12b6 06150000 		.4byte	0x1506
 2694 12ba CE120000 		.4byte	0x12ce
 2695 12be 27       		.uleb128 0x27
 2696 12bf 01       		.uleb128 0x1
 2697 12c0 50       		.byte	0x50
 2698 12c1 02       		.uleb128 0x2
 2699 12c2 74       		.byte	0x74
 2700 12c3 00       		.sleb128 0
 2701 12c4 27       		.uleb128 0x27
 2702 12c5 01       		.uleb128 0x1
 2703 12c6 51       		.byte	0x51
 2704 12c7 05       		.uleb128 0x5
 2705 12c8 03       		.byte	0x3
 2706 12c9 00000000 		.4byte	isr_bouton
 2707 12cd 00       		.byte	0
 2708 12ce 26       		.uleb128 0x26
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 113


 2709 12cf 74000000 		.4byte	.LVL19
 2710 12d3 12150000 		.4byte	0x1512
 2711 12d7 FE120000 		.4byte	0x12fe
 2712 12db 27       		.uleb128 0x27
 2713 12dc 01       		.uleb128 0x1
 2714 12dd 51       		.byte	0x51
 2715 12de 05       		.uleb128 0x5
 2716 12df 03       		.byte	0x3
 2717 12e0 00000000 		.4byte	.LC0
 2718 12e4 27       		.uleb128 0x27
 2719 12e5 01       		.uleb128 0x1
 2720 12e6 52       		.byte	0x52
 2721 12e7 02       		.uleb128 0x2
 2722 12e8 08       		.byte	0x8
 2723 12e9 80       		.byte	0x80
 2724 12ea 27       		.uleb128 0x27
 2725 12eb 01       		.uleb128 0x1
 2726 12ec 53       		.byte	0x53
 2727 12ed 02       		.uleb128 0x2
 2728 12ee 74       		.byte	0x74
 2729 12ef 00       		.sleb128 0
 2730 12f0 27       		.uleb128 0x27
 2731 12f1 02       		.uleb128 0x2
 2732 12f2 7D       		.byte	0x7d
 2733 12f3 00       		.sleb128 0
 2734 12f4 01       		.uleb128 0x1
 2735 12f5 3A       		.byte	0x3a
 2736 12f6 27       		.uleb128 0x27
 2737 12f7 02       		.uleb128 0x2
 2738 12f8 7D       		.byte	0x7d
 2739 12f9 04       		.sleb128 4
 2740 12fa 02       		.uleb128 0x2
 2741 12fb 74       		.byte	0x74
 2742 12fc 00       		.sleb128 0
 2743 12fd 00       		.byte	0
 2744 12fe 26       		.uleb128 0x26
 2745 12ff 86000000 		.4byte	.LVL20
 2746 1303 12150000 		.4byte	0x1512
 2747 1307 2F130000 		.4byte	0x132f
 2748 130b 27       		.uleb128 0x27
 2749 130c 01       		.uleb128 0x1
 2750 130d 51       		.byte	0x51
 2751 130e 05       		.uleb128 0x5
 2752 130f 03       		.byte	0x3
 2753 1310 0C000000 		.4byte	.LC1
 2754 1314 27       		.uleb128 0x27
 2755 1315 01       		.uleb128 0x1
 2756 1316 52       		.byte	0x52
 2757 1317 02       		.uleb128 0x2
 2758 1318 08       		.byte	0x8
 2759 1319 80       		.byte	0x80
 2760 131a 27       		.uleb128 0x27
 2761 131b 01       		.uleb128 0x1
 2762 131c 53       		.byte	0x53
 2763 131d 02       		.uleb128 0x2
 2764 131e 74       		.byte	0x74
 2765 131f 00       		.sleb128 0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 114


 2766 1320 27       		.uleb128 0x27
 2767 1321 02       		.uleb128 0x2
 2768 1322 7D       		.byte	0x7d
 2769 1323 00       		.sleb128 0
 2770 1324 02       		.uleb128 0x2
 2771 1325 75       		.byte	0x75
 2772 1326 00       		.sleb128 0
 2773 1327 27       		.uleb128 0x27
 2774 1328 02       		.uleb128 0x2
 2775 1329 7D       		.byte	0x7d
 2776 132a 04       		.sleb128 4
 2777 132b 02       		.uleb128 0x2
 2778 132c 74       		.byte	0x74
 2779 132d 00       		.sleb128 0
 2780 132e 00       		.byte	0
 2781 132f 26       		.uleb128 0x26
 2782 1330 98000000 		.4byte	.LVL21
 2783 1334 12150000 		.4byte	0x1512
 2784 1338 68130000 		.4byte	0x1368
 2785 133c 27       		.uleb128 0x27
 2786 133d 01       		.uleb128 0x1
 2787 133e 50       		.byte	0x50
 2788 133f 05       		.uleb128 0x5
 2789 1340 03       		.byte	0x3
 2790 1341 00000000 		.4byte	Task_Bouton2
 2791 1345 27       		.uleb128 0x27
 2792 1346 01       		.uleb128 0x1
 2793 1347 51       		.byte	0x51
 2794 1348 05       		.uleb128 0x5
 2795 1349 03       		.byte	0x3
 2796 134a 14000000 		.4byte	.LC2
 2797 134e 27       		.uleb128 0x27
 2798 134f 01       		.uleb128 0x1
 2799 1350 52       		.byte	0x52
 2800 1351 02       		.uleb128 0x2
 2801 1352 08       		.byte	0x8
 2802 1353 80       		.byte	0x80
 2803 1354 27       		.uleb128 0x27
 2804 1355 01       		.uleb128 0x1
 2805 1356 53       		.byte	0x53
 2806 1357 02       		.uleb128 0x2
 2807 1358 74       		.byte	0x74
 2808 1359 00       		.sleb128 0
 2809 135a 27       		.uleb128 0x27
 2810 135b 02       		.uleb128 0x2
 2811 135c 7D       		.byte	0x7d
 2812 135d 00       		.sleb128 0
 2813 135e 01       		.uleb128 0x1
 2814 135f 34       		.byte	0x34
 2815 1360 27       		.uleb128 0x27
 2816 1361 02       		.uleb128 0x2
 2817 1362 7D       		.byte	0x7d
 2818 1363 04       		.sleb128 4
 2819 1364 02       		.uleb128 0x2
 2820 1365 74       		.byte	0x74
 2821 1366 00       		.sleb128 0
 2822 1367 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 115


 2823 1368 26       		.uleb128 0x26
 2824 1369 AA000000 		.4byte	.LVL22
 2825 136d 12150000 		.4byte	0x1512
 2826 1371 9A130000 		.4byte	0x139a
 2827 1375 27       		.uleb128 0x27
 2828 1376 01       		.uleb128 0x1
 2829 1377 51       		.byte	0x51
 2830 1378 05       		.uleb128 0x5
 2831 1379 03       		.byte	0x3
 2832 137a 24000000 		.4byte	.LC3
 2833 137e 27       		.uleb128 0x27
 2834 137f 01       		.uleb128 0x1
 2835 1380 52       		.byte	0x52
 2836 1381 03       		.uleb128 0x3
 2837 1382 0B       		.byte	0xb
 2838 1383 E8FD     		.2byte	0xfde8
 2839 1385 27       		.uleb128 0x27
 2840 1386 01       		.uleb128 0x1
 2841 1387 53       		.byte	0x53
 2842 1388 02       		.uleb128 0x2
 2843 1389 74       		.byte	0x74
 2844 138a 00       		.sleb128 0
 2845 138b 27       		.uleb128 0x27
 2846 138c 02       		.uleb128 0x2
 2847 138d 7D       		.byte	0x7d
 2848 138e 00       		.sleb128 0
 2849 138f 02       		.uleb128 0x2
 2850 1390 75       		.byte	0x75
 2851 1391 00       		.sleb128 0
 2852 1392 27       		.uleb128 0x27
 2853 1393 02       		.uleb128 0x2
 2854 1394 7D       		.byte	0x7d
 2855 1395 04       		.sleb128 4
 2856 1396 02       		.uleb128 0x2
 2857 1397 74       		.byte	0x74
 2858 1398 00       		.sleb128 0
 2859 1399 00       		.byte	0
 2860 139a 2E       		.uleb128 0x2e
 2861 139b AE000000 		.4byte	.LVL23
 2862 139f 1E150000 		.4byte	0x151e
 2863 13a3 26       		.uleb128 0x26
 2864 13a4 B6000000 		.4byte	.LVL24
 2865 13a8 2A150000 		.4byte	0x152a
 2866 13ac C0130000 		.4byte	0x13c0
 2867 13b0 27       		.uleb128 0x27
 2868 13b1 01       		.uleb128 0x1
 2869 13b2 50       		.byte	0x50
 2870 13b3 05       		.uleb128 0x5
 2871 13b4 03       		.byte	0x3
 2872 13b5 3C000000 		.4byte	.LC4
 2873 13b9 27       		.uleb128 0x27
 2874 13ba 01       		.uleb128 0x1
 2875 13bb 51       		.byte	0x51
 2876 13bc 02       		.uleb128 0x2
 2877 13bd 08       		.byte	0x8
 2878 13be 8B       		.byte	0x8b
 2879 13bf 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 116


 2880 13c0 2E       		.uleb128 0x2e
 2881 13c1 BA000000 		.4byte	.LVL25
 2882 13c5 36150000 		.4byte	0x1536
 2883 13c9 00       		.byte	0
 2884 13ca 2F       		.uleb128 0x2f
 2885 13cb 08160000 		.4byte	.LASF403
 2886 13cf 03       		.byte	0x3
 2887 13d0 0108     		.2byte	0x801
 2888 13d2 D6130000 		.4byte	0x13d6
 2889 13d6 0E       		.uleb128 0xe
 2890 13d7 8F040000 		.4byte	0x48f
 2891 13db 30       		.uleb128 0x30
 2892 13dc D0000000 		.4byte	.LASF404
 2893 13e0 0A       		.byte	0xa
 2894 13e1 A7       		.byte	0xa7
 2895 13e2 E6130000 		.4byte	0x13e6
 2896 13e6 1A       		.uleb128 0x1a
 2897 13e7 04       		.byte	0x4
 2898 13e8 EC130000 		.4byte	0x13ec
 2899 13ec 11       		.uleb128 0x11
 2900 13ed C10B0000 		.4byte	0xbc1
 2901 13f1 30       		.uleb128 0x30
 2902 13f2 1A120000 		.4byte	.LASF405
 2903 13f6 15       		.byte	0x15
 2904 13f7 19       		.byte	0x19
 2905 13f8 FC130000 		.4byte	0x13fc
 2906 13fc 11       		.uleb128 0x11
 2907 13fd 290C0000 		.4byte	0xc29
 2908 1401 30       		.uleb128 0x30
 2909 1402 48010000 		.4byte	.LASF406
 2910 1406 16       		.byte	0x16
 2911 1407 5E       		.byte	0x5e
 2912 1408 670E0000 		.4byte	0xe67
 2913 140c 30       		.uleb128 0x30
 2914 140d 33100000 		.4byte	.LASF407
 2915 1411 17       		.byte	0x17
 2916 1412 1F       		.byte	0x1f
 2917 1413 17140000 		.4byte	0x1417
 2918 1417 11       		.uleb128 0x11
 2919 1418 40100000 		.4byte	0x1040
 2920 141c 30       		.uleb128 0x30
 2921 141d 34120000 		.4byte	.LASF408
 2922 1421 18       		.byte	0x18
 2923 1422 7F       		.byte	0x7f
 2924 1423 CC0D0000 		.4byte	0xdcc
 2925 1427 30       		.uleb128 0x30
 2926 1428 F1010000 		.4byte	.LASF409
 2927 142c 19       		.byte	0x19
 2928 142d 7F       		.byte	0x7f
 2929 142e CC0D0000 		.4byte	0xdcc
 2930 1432 30       		.uleb128 0x30
 2931 1433 C80C0000 		.4byte	.LASF410
 2932 1437 1A       		.byte	0x1a
 2933 1438 87       		.byte	0x87
 2934 1439 430F0000 		.4byte	0xf43
 2935 143d 30       		.uleb128 0x30
 2936 143e E91B0000 		.4byte	.LASF411
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 117


 2937 1442 14       		.byte	0x14
 2938 1443 2C       		.byte	0x2c
 2939 1444 72100000 		.4byte	0x1072
 2940 1448 0C       		.uleb128 0xc
 2941 1449 9A040000 		.4byte	0x49a
 2942 144d 59140000 		.4byte	0x1459
 2943 1451 0F       		.uleb128 0xf
 2944 1452 71050000 		.4byte	0x571
 2945 1456 CF07     		.2byte	0x7cf
 2946 1458 00       		.byte	0
 2947 1459 31       		.uleb128 0x31
 2948 145a 381D0000 		.4byte	.LASF412
 2949 145e 1B       		.byte	0x1b
 2950 145f 10       		.byte	0x10
 2951 1460 48140000 		.4byte	0x1448
 2952 1464 05       		.uleb128 0x5
 2953 1465 03       		.byte	0x3
 2954 1466 00000000 		.4byte	redLED_buffer
 2955 146a 31       		.uleb128 0x31
 2956 146b 410E0000 		.4byte	.LASF413
 2957 146f 1B       		.byte	0x1b
 2958 1470 11       		.byte	0x11
 2959 1471 48140000 		.4byte	0x1448
 2960 1475 05       		.uleb128 0x5
 2961 1476 03       		.byte	0x3
 2962 1477 00000000 		.4byte	irLED_buffer
 2963 147b 31       		.uleb128 0x31
 2964 147c D30D0000 		.4byte	.LASF414
 2965 1480 1B       		.byte	0x1b
 2966 1481 12       		.byte	0x12
 2967 1482 DF0B0000 		.4byte	0xbdf
 2968 1486 05       		.uleb128 0x5
 2969 1487 03       		.byte	0x3
 2970 1488 00000000 		.4byte	SPO2
 2971 148c 32       		.uleb128 0x32
 2972 148d 42504D00 		.ascii	"BPM\000"
 2973 1491 1B       		.byte	0x1b
 2974 1492 13       		.byte	0x13
 2975 1493 DF0B0000 		.4byte	0xbdf
 2976 1497 05       		.uleb128 0x5
 2977 1498 03       		.byte	0x3
 2978 1499 00000000 		.4byte	BPM
 2979 149d 31       		.uleb128 0x31
 2980 149e D70A0000 		.4byte	.LASF415
 2981 14a2 01       		.byte	0x1
 2982 14a3 2A       		.byte	0x2a
 2983 14a4 AE140000 		.4byte	0x14ae
 2984 14a8 05       		.uleb128 0x5
 2985 14a9 03       		.byte	0x3
 2986 14aa 00000000 		.4byte	bouton_semph
 2987 14ae 0E       		.uleb128 0xe
 2988 14af 7D100000 		.4byte	0x107d
 2989 14b3 33       		.uleb128 0x33
 2990 14b4 2F0E0000 		.4byte	.LASF416
 2991 14b8 2F0E0000 		.4byte	.LASF416
 2992 14bc 12       		.byte	0x12
 2993 14bd 0E05     		.2byte	0x50e
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 118


 2994 14bf 33       		.uleb128 0x33
 2995 14c0 C7070000 		.4byte	.LASF417
 2996 14c4 C7070000 		.4byte	.LASF417
 2997 14c8 0B       		.byte	0xb
 2998 14c9 8903     		.2byte	0x389
 2999 14cb 33       		.uleb128 0x33
 3000 14cc 16000000 		.4byte	.LASF418
 3001 14d0 16000000 		.4byte	.LASF418
 3002 14d4 12       		.byte	0x12
 3003 14d5 8805     		.2byte	0x588
 3004 14d7 33       		.uleb128 0x33
 3005 14d8 490C0000 		.4byte	.LASF419
 3006 14dc 490C0000 		.4byte	.LASF419
 3007 14e0 12       		.byte	0x12
 3008 14e1 8802     		.2byte	0x288
 3009 14e3 33       		.uleb128 0x33
 3010 14e4 190B0000 		.4byte	.LASF420
 3011 14e8 190B0000 		.4byte	.LASF420
 3012 14ec 1C       		.byte	0x1c
 3013 14ed ED02     		.2byte	0x2ed
 3014 14ef 33       		.uleb128 0x33
 3015 14f0 1F100000 		.4byte	.LASF421
 3016 14f4 1F100000 		.4byte	.LASF421
 3017 14f8 12       		.byte	0x12
 3018 14f9 D605     		.2byte	0x5d6
 3019 14fb 34       		.uleb128 0x34
 3020 14fc DD030000 		.4byte	.LASF422
 3021 1500 DD030000 		.4byte	.LASF422
 3022 1504 1D       		.byte	0x1d
 3023 1505 49       		.byte	0x49
 3024 1506 33       		.uleb128 0x33
 3025 1507 07090000 		.4byte	.LASF423
 3026 150b 07090000 		.4byte	.LASF423
 3027 150f 0C       		.byte	0xc
 3028 1510 6601     		.2byte	0x166
 3029 1512 33       		.uleb128 0x33
 3030 1513 6F1B0000 		.4byte	.LASF424
 3031 1517 6F1B0000 		.4byte	.LASF424
 3032 151b 1C       		.byte	0x1c
 3033 151c 4101     		.2byte	0x141
 3034 151e 33       		.uleb128 0x33
 3035 151f 8D190000 		.4byte	.LASF425
 3036 1523 8D190000 		.4byte	.LASF425
 3037 1527 1C       		.byte	0x1c
 3038 1528 8E04     		.2byte	0x48e
 3039 152a 33       		.uleb128 0x33
 3040 152b BC0D0000 		.4byte	.LASF426
 3041 152f BC0D0000 		.4byte	.LASF426
 3042 1533 0B       		.byte	0xb
 3043 1534 9203     		.2byte	0x392
 3044 1536 34       		.uleb128 0x34
 3045 1537 D8040000 		.4byte	.LASF427
 3046 153b D8040000 		.4byte	.LASF427
 3047 153f 1E       		.byte	0x1e
 3048 1540 56       		.byte	0x56
 3049 1541 00       		.byte	0
 3050              		.section	.debug_abbrev,"",%progbits
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 119


 3051              	.Ldebug_abbrev0:
 3052 0000 01       		.uleb128 0x1
 3053 0001 11       		.uleb128 0x11
 3054 0002 01       		.byte	0x1
 3055 0003 25       		.uleb128 0x25
 3056 0004 0E       		.uleb128 0xe
 3057 0005 13       		.uleb128 0x13
 3058 0006 0B       		.uleb128 0xb
 3059 0007 03       		.uleb128 0x3
 3060 0008 0E       		.uleb128 0xe
 3061 0009 1B       		.uleb128 0x1b
 3062 000a 0E       		.uleb128 0xe
 3063 000b 55       		.uleb128 0x55
 3064 000c 17       		.uleb128 0x17
 3065 000d 11       		.uleb128 0x11
 3066 000e 01       		.uleb128 0x1
 3067 000f 10       		.uleb128 0x10
 3068 0010 17       		.uleb128 0x17
 3069 0011 00       		.byte	0
 3070 0012 00       		.byte	0
 3071 0013 02       		.uleb128 0x2
 3072 0014 04       		.uleb128 0x4
 3073 0015 01       		.byte	0x1
 3074 0016 0B       		.uleb128 0xb
 3075 0017 0B       		.uleb128 0xb
 3076 0018 49       		.uleb128 0x49
 3077 0019 13       		.uleb128 0x13
 3078 001a 3A       		.uleb128 0x3a
 3079 001b 0B       		.uleb128 0xb
 3080 001c 3B       		.uleb128 0x3b
 3081 001d 0B       		.uleb128 0xb
 3082 001e 01       		.uleb128 0x1
 3083 001f 13       		.uleb128 0x13
 3084 0020 00       		.byte	0
 3085 0021 00       		.byte	0
 3086 0022 03       		.uleb128 0x3
 3087 0023 28       		.uleb128 0x28
 3088 0024 00       		.byte	0
 3089 0025 03       		.uleb128 0x3
 3090 0026 0E       		.uleb128 0xe
 3091 0027 1C       		.uleb128 0x1c
 3092 0028 0D       		.uleb128 0xd
 3093 0029 00       		.byte	0
 3094 002a 00       		.byte	0
 3095 002b 04       		.uleb128 0x4
 3096 002c 28       		.uleb128 0x28
 3097 002d 00       		.byte	0
 3098 002e 03       		.uleb128 0x3
 3099 002f 0E       		.uleb128 0xe
 3100 0030 1C       		.uleb128 0x1c
 3101 0031 0B       		.uleb128 0xb
 3102 0032 00       		.byte	0
 3103 0033 00       		.byte	0
 3104 0034 05       		.uleb128 0x5
 3105 0035 24       		.uleb128 0x24
 3106 0036 00       		.byte	0
 3107 0037 0B       		.uleb128 0xb
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 120


 3108 0038 0B       		.uleb128 0xb
 3109 0039 3E       		.uleb128 0x3e
 3110 003a 0B       		.uleb128 0xb
 3111 003b 03       		.uleb128 0x3
 3112 003c 0E       		.uleb128 0xe
 3113 003d 00       		.byte	0
 3114 003e 00       		.byte	0
 3115 003f 06       		.uleb128 0x6
 3116 0040 16       		.uleb128 0x16
 3117 0041 00       		.byte	0
 3118 0042 03       		.uleb128 0x3
 3119 0043 0E       		.uleb128 0xe
 3120 0044 3A       		.uleb128 0x3a
 3121 0045 0B       		.uleb128 0xb
 3122 0046 3B       		.uleb128 0x3b
 3123 0047 0B       		.uleb128 0xb
 3124 0048 49       		.uleb128 0x49
 3125 0049 13       		.uleb128 0x13
 3126 004a 00       		.byte	0
 3127 004b 00       		.byte	0
 3128 004c 07       		.uleb128 0x7
 3129 004d 24       		.uleb128 0x24
 3130 004e 00       		.byte	0
 3131 004f 0B       		.uleb128 0xb
 3132 0050 0B       		.uleb128 0xb
 3133 0051 3E       		.uleb128 0x3e
 3134 0052 0B       		.uleb128 0xb
 3135 0053 03       		.uleb128 0x3
 3136 0054 08       		.uleb128 0x8
 3137 0055 00       		.byte	0
 3138 0056 00       		.byte	0
 3139 0057 08       		.uleb128 0x8
 3140 0058 13       		.uleb128 0x13
 3141 0059 01       		.byte	0x1
 3142 005a 0B       		.uleb128 0xb
 3143 005b 05       		.uleb128 0x5
 3144 005c 3A       		.uleb128 0x3a
 3145 005d 0B       		.uleb128 0xb
 3146 005e 3B       		.uleb128 0x3b
 3147 005f 05       		.uleb128 0x5
 3148 0060 01       		.uleb128 0x1
 3149 0061 13       		.uleb128 0x13
 3150 0062 00       		.byte	0
 3151 0063 00       		.byte	0
 3152 0064 09       		.uleb128 0x9
 3153 0065 0D       		.uleb128 0xd
 3154 0066 00       		.byte	0
 3155 0067 03       		.uleb128 0x3
 3156 0068 0E       		.uleb128 0xe
 3157 0069 3A       		.uleb128 0x3a
 3158 006a 0B       		.uleb128 0xb
 3159 006b 3B       		.uleb128 0x3b
 3160 006c 05       		.uleb128 0x5
 3161 006d 49       		.uleb128 0x49
 3162 006e 13       		.uleb128 0x13
 3163 006f 38       		.uleb128 0x38
 3164 0070 0B       		.uleb128 0xb
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 121


 3165 0071 00       		.byte	0
 3166 0072 00       		.byte	0
 3167 0073 0A       		.uleb128 0xa
 3168 0074 0D       		.uleb128 0xd
 3169 0075 00       		.byte	0
 3170 0076 03       		.uleb128 0x3
 3171 0077 0E       		.uleb128 0xe
 3172 0078 3A       		.uleb128 0x3a
 3173 0079 0B       		.uleb128 0xb
 3174 007a 3B       		.uleb128 0x3b
 3175 007b 05       		.uleb128 0x5
 3176 007c 49       		.uleb128 0x49
 3177 007d 13       		.uleb128 0x13
 3178 007e 38       		.uleb128 0x38
 3179 007f 05       		.uleb128 0x5
 3180 0080 00       		.byte	0
 3181 0081 00       		.byte	0
 3182 0082 0B       		.uleb128 0xb
 3183 0083 0D       		.uleb128 0xd
 3184 0084 00       		.byte	0
 3185 0085 03       		.uleb128 0x3
 3186 0086 08       		.uleb128 0x8
 3187 0087 3A       		.uleb128 0x3a
 3188 0088 0B       		.uleb128 0xb
 3189 0089 3B       		.uleb128 0x3b
 3190 008a 05       		.uleb128 0x5
 3191 008b 49       		.uleb128 0x49
 3192 008c 13       		.uleb128 0x13
 3193 008d 38       		.uleb128 0x38
 3194 008e 05       		.uleb128 0x5
 3195 008f 00       		.byte	0
 3196 0090 00       		.byte	0
 3197 0091 0C       		.uleb128 0xc
 3198 0092 01       		.uleb128 0x1
 3199 0093 01       		.byte	0x1
 3200 0094 49       		.uleb128 0x49
 3201 0095 13       		.uleb128 0x13
 3202 0096 01       		.uleb128 0x1
 3203 0097 13       		.uleb128 0x13
 3204 0098 00       		.byte	0
 3205 0099 00       		.byte	0
 3206 009a 0D       		.uleb128 0xd
 3207 009b 21       		.uleb128 0x21
 3208 009c 00       		.byte	0
 3209 009d 49       		.uleb128 0x49
 3210 009e 13       		.uleb128 0x13
 3211 009f 2F       		.uleb128 0x2f
 3212 00a0 0B       		.uleb128 0xb
 3213 00a1 00       		.byte	0
 3214 00a2 00       		.byte	0
 3215 00a3 0E       		.uleb128 0xe
 3216 00a4 35       		.uleb128 0x35
 3217 00a5 00       		.byte	0
 3218 00a6 49       		.uleb128 0x49
 3219 00a7 13       		.uleb128 0x13
 3220 00a8 00       		.byte	0
 3221 00a9 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 122


 3222 00aa 0F       		.uleb128 0xf
 3223 00ab 21       		.uleb128 0x21
 3224 00ac 00       		.byte	0
 3225 00ad 49       		.uleb128 0x49
 3226 00ae 13       		.uleb128 0x13
 3227 00af 2F       		.uleb128 0x2f
 3228 00b0 05       		.uleb128 0x5
 3229 00b1 00       		.byte	0
 3230 00b2 00       		.byte	0
 3231 00b3 10       		.uleb128 0x10
 3232 00b4 16       		.uleb128 0x16
 3233 00b5 00       		.byte	0
 3234 00b6 03       		.uleb128 0x3
 3235 00b7 0E       		.uleb128 0xe
 3236 00b8 3A       		.uleb128 0x3a
 3237 00b9 0B       		.uleb128 0xb
 3238 00ba 3B       		.uleb128 0x3b
 3239 00bb 05       		.uleb128 0x5
 3240 00bc 49       		.uleb128 0x49
 3241 00bd 13       		.uleb128 0x13
 3242 00be 00       		.byte	0
 3243 00bf 00       		.byte	0
 3244 00c0 11       		.uleb128 0x11
 3245 00c1 26       		.uleb128 0x26
 3246 00c2 00       		.byte	0
 3247 00c3 49       		.uleb128 0x49
 3248 00c4 13       		.uleb128 0x13
 3249 00c5 00       		.byte	0
 3250 00c6 00       		.byte	0
 3251 00c7 12       		.uleb128 0x12
 3252 00c8 13       		.uleb128 0x13
 3253 00c9 01       		.byte	0x1
 3254 00ca 0B       		.uleb128 0xb
 3255 00cb 0B       		.uleb128 0xb
 3256 00cc 3A       		.uleb128 0x3a
 3257 00cd 0B       		.uleb128 0xb
 3258 00ce 3B       		.uleb128 0x3b
 3259 00cf 0B       		.uleb128 0xb
 3260 00d0 01       		.uleb128 0x1
 3261 00d1 13       		.uleb128 0x13
 3262 00d2 00       		.byte	0
 3263 00d3 00       		.byte	0
 3264 00d4 13       		.uleb128 0x13
 3265 00d5 0D       		.uleb128 0xd
 3266 00d6 00       		.byte	0
 3267 00d7 03       		.uleb128 0x3
 3268 00d8 08       		.uleb128 0x8
 3269 00d9 3A       		.uleb128 0x3a
 3270 00da 0B       		.uleb128 0xb
 3271 00db 3B       		.uleb128 0x3b
 3272 00dc 0B       		.uleb128 0xb
 3273 00dd 49       		.uleb128 0x49
 3274 00de 13       		.uleb128 0x13
 3275 00df 38       		.uleb128 0x38
 3276 00e0 0B       		.uleb128 0xb
 3277 00e1 00       		.byte	0
 3278 00e2 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 123


 3279 00e3 14       		.uleb128 0x14
 3280 00e4 0D       		.uleb128 0xd
 3281 00e5 00       		.byte	0
 3282 00e6 03       		.uleb128 0x3
 3283 00e7 0E       		.uleb128 0xe
 3284 00e8 3A       		.uleb128 0x3a
 3285 00e9 0B       		.uleb128 0xb
 3286 00ea 3B       		.uleb128 0x3b
 3287 00eb 0B       		.uleb128 0xb
 3288 00ec 49       		.uleb128 0x49
 3289 00ed 13       		.uleb128 0x13
 3290 00ee 38       		.uleb128 0x38
 3291 00ef 0B       		.uleb128 0xb
 3292 00f0 00       		.byte	0
 3293 00f1 00       		.byte	0
 3294 00f2 15       		.uleb128 0x15
 3295 00f3 13       		.uleb128 0x13
 3296 00f4 01       		.byte	0x1
 3297 00f5 0B       		.uleb128 0xb
 3298 00f6 05       		.uleb128 0x5
 3299 00f7 3A       		.uleb128 0x3a
 3300 00f8 0B       		.uleb128 0xb
 3301 00f9 3B       		.uleb128 0x3b
 3302 00fa 0B       		.uleb128 0xb
 3303 00fb 01       		.uleb128 0x1
 3304 00fc 13       		.uleb128 0x13
 3305 00fd 00       		.byte	0
 3306 00fe 00       		.byte	0
 3307 00ff 16       		.uleb128 0x16
 3308 0100 0D       		.uleb128 0xd
 3309 0101 00       		.byte	0
 3310 0102 03       		.uleb128 0x3
 3311 0103 0E       		.uleb128 0xe
 3312 0104 3A       		.uleb128 0x3a
 3313 0105 0B       		.uleb128 0xb
 3314 0106 3B       		.uleb128 0x3b
 3315 0107 0B       		.uleb128 0xb
 3316 0108 49       		.uleb128 0x49
 3317 0109 13       		.uleb128 0x13
 3318 010a 38       		.uleb128 0x38
 3319 010b 05       		.uleb128 0x5
 3320 010c 00       		.byte	0
 3321 010d 00       		.byte	0
 3322 010e 17       		.uleb128 0x17
 3323 010f 13       		.uleb128 0x13
 3324 0110 01       		.byte	0x1
 3325 0111 0B       		.uleb128 0xb
 3326 0112 0B       		.uleb128 0xb
 3327 0113 3A       		.uleb128 0x3a
 3328 0114 0B       		.uleb128 0xb
 3329 0115 3B       		.uleb128 0x3b
 3330 0116 05       		.uleb128 0x5
 3331 0117 01       		.uleb128 0x1
 3332 0118 13       		.uleb128 0x13
 3333 0119 00       		.byte	0
 3334 011a 00       		.byte	0
 3335 011b 18       		.uleb128 0x18
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 124


 3336 011c 0F       		.uleb128 0xf
 3337 011d 00       		.byte	0
 3338 011e 0B       		.uleb128 0xb
 3339 011f 0B       		.uleb128 0xb
 3340 0120 00       		.byte	0
 3341 0121 00       		.byte	0
 3342 0122 19       		.uleb128 0x19
 3343 0123 04       		.uleb128 0x4
 3344 0124 01       		.byte	0x1
 3345 0125 0B       		.uleb128 0xb
 3346 0126 0B       		.uleb128 0xb
 3347 0127 49       		.uleb128 0x49
 3348 0128 13       		.uleb128 0x13
 3349 0129 3A       		.uleb128 0x3a
 3350 012a 0B       		.uleb128 0xb
 3351 012b 3B       		.uleb128 0x3b
 3352 012c 05       		.uleb128 0x5
 3353 012d 01       		.uleb128 0x1
 3354 012e 13       		.uleb128 0x13
 3355 012f 00       		.byte	0
 3356 0130 00       		.byte	0
 3357 0131 1A       		.uleb128 0x1a
 3358 0132 0F       		.uleb128 0xf
 3359 0133 00       		.byte	0
 3360 0134 0B       		.uleb128 0xb
 3361 0135 0B       		.uleb128 0xb
 3362 0136 49       		.uleb128 0x49
 3363 0137 13       		.uleb128 0x13
 3364 0138 00       		.byte	0
 3365 0139 00       		.byte	0
 3366 013a 1B       		.uleb128 0x1b
 3367 013b 15       		.uleb128 0x15
 3368 013c 01       		.byte	0x1
 3369 013d 27       		.uleb128 0x27
 3370 013e 19       		.uleb128 0x19
 3371 013f 01       		.uleb128 0x1
 3372 0140 13       		.uleb128 0x13
 3373 0141 00       		.byte	0
 3374 0142 00       		.byte	0
 3375 0143 1C       		.uleb128 0x1c
 3376 0144 05       		.uleb128 0x5
 3377 0145 00       		.byte	0
 3378 0146 49       		.uleb128 0x49
 3379 0147 13       		.uleb128 0x13
 3380 0148 00       		.byte	0
 3381 0149 00       		.byte	0
 3382 014a 1D       		.uleb128 0x1d
 3383 014b 15       		.uleb128 0x15
 3384 014c 01       		.byte	0x1
 3385 014d 27       		.uleb128 0x27
 3386 014e 19       		.uleb128 0x19
 3387 014f 49       		.uleb128 0x49
 3388 0150 13       		.uleb128 0x13
 3389 0151 01       		.uleb128 0x1
 3390 0152 13       		.uleb128 0x13
 3391 0153 00       		.byte	0
 3392 0154 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 125


 3393 0155 1E       		.uleb128 0x1e
 3394 0156 13       		.uleb128 0x13
 3395 0157 01       		.byte	0x1
 3396 0158 03       		.uleb128 0x3
 3397 0159 0E       		.uleb128 0xe
 3398 015a 0B       		.uleb128 0xb
 3399 015b 0B       		.uleb128 0xb
 3400 015c 3A       		.uleb128 0x3a
 3401 015d 0B       		.uleb128 0xb
 3402 015e 3B       		.uleb128 0x3b
 3403 015f 05       		.uleb128 0x5
 3404 0160 01       		.uleb128 0x1
 3405 0161 13       		.uleb128 0x13
 3406 0162 00       		.byte	0
 3407 0163 00       		.byte	0
 3408 0164 1F       		.uleb128 0x1f
 3409 0165 13       		.uleb128 0x13
 3410 0166 01       		.byte	0x1
 3411 0167 03       		.uleb128 0x3
 3412 0168 0E       		.uleb128 0xe
 3413 0169 0B       		.uleb128 0xb
 3414 016a 0B       		.uleb128 0xb
 3415 016b 3A       		.uleb128 0x3a
 3416 016c 0B       		.uleb128 0xb
 3417 016d 3B       		.uleb128 0x3b
 3418 016e 0B       		.uleb128 0xb
 3419 016f 01       		.uleb128 0x1
 3420 0170 13       		.uleb128 0x13
 3421 0171 00       		.byte	0
 3422 0172 00       		.byte	0
 3423 0173 20       		.uleb128 0x20
 3424 0174 2E       		.uleb128 0x2e
 3425 0175 01       		.byte	0x1
 3426 0176 03       		.uleb128 0x3
 3427 0177 0E       		.uleb128 0xe
 3428 0178 3A       		.uleb128 0x3a
 3429 0179 0B       		.uleb128 0xb
 3430 017a 3B       		.uleb128 0x3b
 3431 017b 05       		.uleb128 0x5
 3432 017c 27       		.uleb128 0x27
 3433 017d 19       		.uleb128 0x19
 3434 017e 20       		.uleb128 0x20
 3435 017f 0B       		.uleb128 0xb
 3436 0180 01       		.uleb128 0x1
 3437 0181 13       		.uleb128 0x13
 3438 0182 00       		.byte	0
 3439 0183 00       		.byte	0
 3440 0184 21       		.uleb128 0x21
 3441 0185 05       		.uleb128 0x5
 3442 0186 00       		.byte	0
 3443 0187 03       		.uleb128 0x3
 3444 0188 0E       		.uleb128 0xe
 3445 0189 3A       		.uleb128 0x3a
 3446 018a 0B       		.uleb128 0xb
 3447 018b 3B       		.uleb128 0x3b
 3448 018c 05       		.uleb128 0x5
 3449 018d 49       		.uleb128 0x49
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 126


 3450 018e 13       		.uleb128 0x13
 3451 018f 00       		.byte	0
 3452 0190 00       		.byte	0
 3453 0191 22       		.uleb128 0x22
 3454 0192 2E       		.uleb128 0x2e
 3455 0193 00       		.byte	0
 3456 0194 03       		.uleb128 0x3
 3457 0195 0E       		.uleb128 0xe
 3458 0196 3A       		.uleb128 0x3a
 3459 0197 0B       		.uleb128 0xb
 3460 0198 3B       		.uleb128 0x3b
 3461 0199 0B       		.uleb128 0xb
 3462 019a 27       		.uleb128 0x27
 3463 019b 19       		.uleb128 0x19
 3464 019c 20       		.uleb128 0x20
 3465 019d 0B       		.uleb128 0xb
 3466 019e 00       		.byte	0
 3467 019f 00       		.byte	0
 3468 01a0 23       		.uleb128 0x23
 3469 01a1 2E       		.uleb128 0x2e
 3470 01a2 01       		.byte	0x1
 3471 01a3 3F       		.uleb128 0x3f
 3472 01a4 19       		.uleb128 0x19
 3473 01a5 03       		.uleb128 0x3
 3474 01a6 0E       		.uleb128 0xe
 3475 01a7 3A       		.uleb128 0x3a
 3476 01a8 0B       		.uleb128 0xb
 3477 01a9 3B       		.uleb128 0x3b
 3478 01aa 0B       		.uleb128 0xb
 3479 01ab 27       		.uleb128 0x27
 3480 01ac 19       		.uleb128 0x19
 3481 01ad 11       		.uleb128 0x11
 3482 01ae 01       		.uleb128 0x1
 3483 01af 12       		.uleb128 0x12
 3484 01b0 06       		.uleb128 0x6
 3485 01b1 40       		.uleb128 0x40
 3486 01b2 18       		.uleb128 0x18
 3487 01b3 9742     		.uleb128 0x2117
 3488 01b5 19       		.uleb128 0x19
 3489 01b6 01       		.uleb128 0x1
 3490 01b7 13       		.uleb128 0x13
 3491 01b8 00       		.byte	0
 3492 01b9 00       		.byte	0
 3493 01ba 24       		.uleb128 0x24
 3494 01bb 1D       		.uleb128 0x1d
 3495 01bc 01       		.byte	0x1
 3496 01bd 31       		.uleb128 0x31
 3497 01be 13       		.uleb128 0x13
 3498 01bf 11       		.uleb128 0x11
 3499 01c0 01       		.uleb128 0x1
 3500 01c1 12       		.uleb128 0x12
 3501 01c2 06       		.uleb128 0x6
 3502 01c3 58       		.uleb128 0x58
 3503 01c4 0B       		.uleb128 0xb
 3504 01c5 59       		.uleb128 0x59
 3505 01c6 0B       		.uleb128 0xb
 3506 01c7 01       		.uleb128 0x1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 127


 3507 01c8 13       		.uleb128 0x13
 3508 01c9 00       		.byte	0
 3509 01ca 00       		.byte	0
 3510 01cb 25       		.uleb128 0x25
 3511 01cc 05       		.uleb128 0x5
 3512 01cd 00       		.byte	0
 3513 01ce 31       		.uleb128 0x31
 3514 01cf 13       		.uleb128 0x13
 3515 01d0 02       		.uleb128 0x2
 3516 01d1 17       		.uleb128 0x17
 3517 01d2 00       		.byte	0
 3518 01d3 00       		.byte	0
 3519 01d4 26       		.uleb128 0x26
 3520 01d5 898201   		.uleb128 0x4109
 3521 01d8 01       		.byte	0x1
 3522 01d9 11       		.uleb128 0x11
 3523 01da 01       		.uleb128 0x1
 3524 01db 31       		.uleb128 0x31
 3525 01dc 13       		.uleb128 0x13
 3526 01dd 01       		.uleb128 0x1
 3527 01de 13       		.uleb128 0x13
 3528 01df 00       		.byte	0
 3529 01e0 00       		.byte	0
 3530 01e1 27       		.uleb128 0x27
 3531 01e2 8A8201   		.uleb128 0x410a
 3532 01e5 00       		.byte	0
 3533 01e6 02       		.uleb128 0x2
 3534 01e7 18       		.uleb128 0x18
 3535 01e8 9142     		.uleb128 0x2111
 3536 01ea 18       		.uleb128 0x18
 3537 01eb 00       		.byte	0
 3538 01ec 00       		.byte	0
 3539 01ed 28       		.uleb128 0x28
 3540 01ee 898201   		.uleb128 0x4109
 3541 01f1 01       		.byte	0x1
 3542 01f2 11       		.uleb128 0x11
 3543 01f3 01       		.uleb128 0x1
 3544 01f4 31       		.uleb128 0x31
 3545 01f5 13       		.uleb128 0x13
 3546 01f6 00       		.byte	0
 3547 01f7 00       		.byte	0
 3548 01f8 29       		.uleb128 0x29
 3549 01f9 2E       		.uleb128 0x2e
 3550 01fa 01       		.byte	0x1
 3551 01fb 3F       		.uleb128 0x3f
 3552 01fc 19       		.uleb128 0x19
 3553 01fd 03       		.uleb128 0x3
 3554 01fe 0E       		.uleb128 0xe
 3555 01ff 3A       		.uleb128 0x3a
 3556 0200 0B       		.uleb128 0xb
 3557 0201 3B       		.uleb128 0x3b
 3558 0202 0B       		.uleb128 0xb
 3559 0203 27       		.uleb128 0x27
 3560 0204 19       		.uleb128 0x19
 3561 0205 8701     		.uleb128 0x87
 3562 0207 19       		.uleb128 0x19
 3563 0208 11       		.uleb128 0x11
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 128


 3564 0209 01       		.uleb128 0x1
 3565 020a 12       		.uleb128 0x12
 3566 020b 06       		.uleb128 0x6
 3567 020c 40       		.uleb128 0x40
 3568 020d 18       		.uleb128 0x18
 3569 020e 9742     		.uleb128 0x2117
 3570 0210 19       		.uleb128 0x19
 3571 0211 01       		.uleb128 0x1
 3572 0212 13       		.uleb128 0x13
 3573 0213 00       		.byte	0
 3574 0214 00       		.byte	0
 3575 0215 2A       		.uleb128 0x2a
 3576 0216 05       		.uleb128 0x5
 3577 0217 00       		.byte	0
 3578 0218 03       		.uleb128 0x3
 3579 0219 08       		.uleb128 0x8
 3580 021a 3A       		.uleb128 0x3a
 3581 021b 0B       		.uleb128 0xb
 3582 021c 3B       		.uleb128 0x3b
 3583 021d 0B       		.uleb128 0xb
 3584 021e 49       		.uleb128 0x49
 3585 021f 13       		.uleb128 0x13
 3586 0220 02       		.uleb128 0x2
 3587 0221 17       		.uleb128 0x17
 3588 0222 00       		.byte	0
 3589 0223 00       		.byte	0
 3590 0224 2B       		.uleb128 0x2b
 3591 0225 34       		.uleb128 0x34
 3592 0226 00       		.byte	0
 3593 0227 03       		.uleb128 0x3
 3594 0228 0E       		.uleb128 0xe
 3595 0229 3A       		.uleb128 0x3a
 3596 022a 0B       		.uleb128 0xb
 3597 022b 3B       		.uleb128 0x3b
 3598 022c 0B       		.uleb128 0xb
 3599 022d 49       		.uleb128 0x49
 3600 022e 13       		.uleb128 0x13
 3601 022f 02       		.uleb128 0x2
 3602 0230 18       		.uleb128 0x18
 3603 0231 00       		.byte	0
 3604 0232 00       		.byte	0
 3605 0233 2C       		.uleb128 0x2c
 3606 0234 2E       		.uleb128 0x2e
 3607 0235 01       		.byte	0x1
 3608 0236 3F       		.uleb128 0x3f
 3609 0237 19       		.uleb128 0x19
 3610 0238 03       		.uleb128 0x3
 3611 0239 0E       		.uleb128 0xe
 3612 023a 3A       		.uleb128 0x3a
 3613 023b 0B       		.uleb128 0xb
 3614 023c 3B       		.uleb128 0x3b
 3615 023d 0B       		.uleb128 0xb
 3616 023e 27       		.uleb128 0x27
 3617 023f 19       		.uleb128 0x19
 3618 0240 49       		.uleb128 0x49
 3619 0241 13       		.uleb128 0x13
 3620 0242 8701     		.uleb128 0x87
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 129


 3621 0244 19       		.uleb128 0x19
 3622 0245 11       		.uleb128 0x11
 3623 0246 01       		.uleb128 0x1
 3624 0247 12       		.uleb128 0x12
 3625 0248 06       		.uleb128 0x6
 3626 0249 40       		.uleb128 0x40
 3627 024a 18       		.uleb128 0x18
 3628 024b 9742     		.uleb128 0x2117
 3629 024d 19       		.uleb128 0x19
 3630 024e 01       		.uleb128 0x1
 3631 024f 13       		.uleb128 0x13
 3632 0250 00       		.byte	0
 3633 0251 00       		.byte	0
 3634 0252 2D       		.uleb128 0x2d
 3635 0253 1D       		.uleb128 0x1d
 3636 0254 00       		.byte	0
 3637 0255 31       		.uleb128 0x31
 3638 0256 13       		.uleb128 0x13
 3639 0257 11       		.uleb128 0x11
 3640 0258 01       		.uleb128 0x1
 3641 0259 12       		.uleb128 0x12
 3642 025a 06       		.uleb128 0x6
 3643 025b 58       		.uleb128 0x58
 3644 025c 0B       		.uleb128 0xb
 3645 025d 59       		.uleb128 0x59
 3646 025e 0B       		.uleb128 0xb
 3647 025f 00       		.byte	0
 3648 0260 00       		.byte	0
 3649 0261 2E       		.uleb128 0x2e
 3650 0262 898201   		.uleb128 0x4109
 3651 0265 00       		.byte	0
 3652 0266 11       		.uleb128 0x11
 3653 0267 01       		.uleb128 0x1
 3654 0268 31       		.uleb128 0x31
 3655 0269 13       		.uleb128 0x13
 3656 026a 00       		.byte	0
 3657 026b 00       		.byte	0
 3658 026c 2F       		.uleb128 0x2f
 3659 026d 34       		.uleb128 0x34
 3660 026e 00       		.byte	0
 3661 026f 03       		.uleb128 0x3
 3662 0270 0E       		.uleb128 0xe
 3663 0271 3A       		.uleb128 0x3a
 3664 0272 0B       		.uleb128 0xb
 3665 0273 3B       		.uleb128 0x3b
 3666 0274 05       		.uleb128 0x5
 3667 0275 49       		.uleb128 0x49
 3668 0276 13       		.uleb128 0x13
 3669 0277 3F       		.uleb128 0x3f
 3670 0278 19       		.uleb128 0x19
 3671 0279 3C       		.uleb128 0x3c
 3672 027a 19       		.uleb128 0x19
 3673 027b 00       		.byte	0
 3674 027c 00       		.byte	0
 3675 027d 30       		.uleb128 0x30
 3676 027e 34       		.uleb128 0x34
 3677 027f 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 130


 3678 0280 03       		.uleb128 0x3
 3679 0281 0E       		.uleb128 0xe
 3680 0282 3A       		.uleb128 0x3a
 3681 0283 0B       		.uleb128 0xb
 3682 0284 3B       		.uleb128 0x3b
 3683 0285 0B       		.uleb128 0xb
 3684 0286 49       		.uleb128 0x49
 3685 0287 13       		.uleb128 0x13
 3686 0288 3F       		.uleb128 0x3f
 3687 0289 19       		.uleb128 0x19
 3688 028a 3C       		.uleb128 0x3c
 3689 028b 19       		.uleb128 0x19
 3690 028c 00       		.byte	0
 3691 028d 00       		.byte	0
 3692 028e 31       		.uleb128 0x31
 3693 028f 34       		.uleb128 0x34
 3694 0290 00       		.byte	0
 3695 0291 03       		.uleb128 0x3
 3696 0292 0E       		.uleb128 0xe
 3697 0293 3A       		.uleb128 0x3a
 3698 0294 0B       		.uleb128 0xb
 3699 0295 3B       		.uleb128 0x3b
 3700 0296 0B       		.uleb128 0xb
 3701 0297 49       		.uleb128 0x49
 3702 0298 13       		.uleb128 0x13
 3703 0299 3F       		.uleb128 0x3f
 3704 029a 19       		.uleb128 0x19
 3705 029b 02       		.uleb128 0x2
 3706 029c 18       		.uleb128 0x18
 3707 029d 00       		.byte	0
 3708 029e 00       		.byte	0
 3709 029f 32       		.uleb128 0x32
 3710 02a0 34       		.uleb128 0x34
 3711 02a1 00       		.byte	0
 3712 02a2 03       		.uleb128 0x3
 3713 02a3 08       		.uleb128 0x8
 3714 02a4 3A       		.uleb128 0x3a
 3715 02a5 0B       		.uleb128 0xb
 3716 02a6 3B       		.uleb128 0x3b
 3717 02a7 0B       		.uleb128 0xb
 3718 02a8 49       		.uleb128 0x49
 3719 02a9 13       		.uleb128 0x13
 3720 02aa 3F       		.uleb128 0x3f
 3721 02ab 19       		.uleb128 0x19
 3722 02ac 02       		.uleb128 0x2
 3723 02ad 18       		.uleb128 0x18
 3724 02ae 00       		.byte	0
 3725 02af 00       		.byte	0
 3726 02b0 33       		.uleb128 0x33
 3727 02b1 2E       		.uleb128 0x2e
 3728 02b2 00       		.byte	0
 3729 02b3 3F       		.uleb128 0x3f
 3730 02b4 19       		.uleb128 0x19
 3731 02b5 3C       		.uleb128 0x3c
 3732 02b6 19       		.uleb128 0x19
 3733 02b7 6E       		.uleb128 0x6e
 3734 02b8 0E       		.uleb128 0xe
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 131


 3735 02b9 03       		.uleb128 0x3
 3736 02ba 0E       		.uleb128 0xe
 3737 02bb 3A       		.uleb128 0x3a
 3738 02bc 0B       		.uleb128 0xb
 3739 02bd 3B       		.uleb128 0x3b
 3740 02be 05       		.uleb128 0x5
 3741 02bf 00       		.byte	0
 3742 02c0 00       		.byte	0
 3743 02c1 34       		.uleb128 0x34
 3744 02c2 2E       		.uleb128 0x2e
 3745 02c3 00       		.byte	0
 3746 02c4 3F       		.uleb128 0x3f
 3747 02c5 19       		.uleb128 0x19
 3748 02c6 3C       		.uleb128 0x3c
 3749 02c7 19       		.uleb128 0x19
 3750 02c8 6E       		.uleb128 0x6e
 3751 02c9 0E       		.uleb128 0xe
 3752 02ca 03       		.uleb128 0x3
 3753 02cb 0E       		.uleb128 0xe
 3754 02cc 3A       		.uleb128 0x3a
 3755 02cd 0B       		.uleb128 0xb
 3756 02ce 3B       		.uleb128 0x3b
 3757 02cf 0B       		.uleb128 0xb
 3758 02d0 00       		.byte	0
 3759 02d1 00       		.byte	0
 3760 02d2 00       		.byte	0
 3761              		.section	.debug_loc,"",%progbits
 3762              	.Ldebug_loc0:
 3763              	.LLST0:
 3764 0000 14000000 		.4byte	.LVL1
 3765 0004 1E000000 		.4byte	.LVL2
 3766 0008 0200     		.2byte	0x2
 3767 000a 34       		.byte	0x34
 3768 000b 9F       		.byte	0x9f
 3769 000c 00000000 		.4byte	0
 3770 0010 00000000 		.4byte	0
 3771              	.LLST1:
 3772 0014 14000000 		.4byte	.LVL1
 3773 0018 1E000000 		.4byte	.LVL2
 3774 001c 0600     		.2byte	0x6
 3775 001e 0C       		.byte	0xc
 3776 001f 00003240 		.4byte	0x40320000
 3777 0023 9F       		.byte	0x9f
 3778 0024 00000000 		.4byte	0
 3779 0028 00000000 		.4byte	0
 3780              	.LLST2:
 3781 002c 24000000 		.4byte	.LVL3
 3782 0030 2E000000 		.4byte	.LVL4
 3783 0034 0100     		.2byte	0x1
 3784 0036 53       		.byte	0x53
 3785 0037 00000000 		.4byte	0
 3786 003b 00000000 		.4byte	0
 3787              	.LLST3:
 3788 003f 00000000 		.4byte	.LVL6
 3789 0043 0A000000 		.4byte	.LVL7
 3790 0047 0100     		.2byte	0x1
 3791 0049 50       		.byte	0x50
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 132


 3792 004a 0A000000 		.4byte	.LVL7
 3793 004e 44000000 		.4byte	.LFE661
 3794 0052 0400     		.2byte	0x4
 3795 0054 F3       		.byte	0xf3
 3796 0055 01       		.uleb128 0x1
 3797 0056 50       		.byte	0x50
 3798 0057 9F       		.byte	0x9f
 3799 0058 00000000 		.4byte	0
 3800 005c 00000000 		.4byte	0
 3801              	.LLST4:
 3802 0060 34000000 		.4byte	.LVL15
 3803 0064 4A000000 		.4byte	.LVL16
 3804 0068 0100     		.2byte	0x1
 3805 006a 53       		.byte	0x53
 3806 006b 00000000 		.4byte	0
 3807 006f 00000000 		.4byte	0
 3808              	.LLST5:
 3809 0073 4A000000 		.4byte	.LVL16
 3810 0077 54000000 		.4byte	.LVL17
 3811 007b 0100     		.2byte	0x1
 3812 007d 53       		.byte	0x53
 3813 007e 54000000 		.4byte	.LVL17
 3814 0082 60000000 		.4byte	.LVL18
 3815 0086 0200     		.2byte	0x2
 3816 0088 74       		.byte	0x74
 3817 0089 00       		.sleb128 0
 3818 008a 00000000 		.4byte	0
 3819 008e 00000000 		.4byte	0
 3820              		.section	.debug_aranges,"",%progbits
 3821 0000 2C000000 		.4byte	0x2c
 3822 0004 0200     		.2byte	0x2
 3823 0006 00000000 		.4byte	.Ldebug_info0
 3824 000a 04       		.byte	0x4
 3825 000b 00       		.byte	0
 3826 000c 0000     		.2byte	0
 3827 000e 0000     		.2byte	0
 3828 0010 00000000 		.4byte	.LFB660
 3829 0014 50000000 		.4byte	.LFE660-.LFB660
 3830 0018 00000000 		.4byte	.LFB661
 3831 001c 44000000 		.4byte	.LFE661-.LFB661
 3832 0020 00000000 		.4byte	.LFB662
 3833 0024 F8000000 		.4byte	.LFE662-.LFB662
 3834 0028 00000000 		.4byte	0
 3835 002c 00000000 		.4byte	0
 3836              		.section	.debug_ranges,"",%progbits
 3837              	.Ldebug_ranges0:
 3838 0000 00000000 		.4byte	.LFB660
 3839 0004 50000000 		.4byte	.LFE660
 3840 0008 00000000 		.4byte	.LFB661
 3841 000c 44000000 		.4byte	.LFE661
 3842 0010 00000000 		.4byte	.LFB662
 3843 0014 F8000000 		.4byte	.LFE662
 3844 0018 00000000 		.4byte	0
 3845 001c 00000000 		.4byte	0
 3846              		.section	.debug_line,"",%progbits
 3847              	.Ldebug_line0:
 3848 0000 9F050000 		.section	.debug_str,"MS",%progbits,1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 133


 3848      02002205 
 3848      00000201 
 3848      FB0E0D00 
 3848      01010101 
 3849              	.LASF137:
 3850 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3850      696E7465 
 3850      72727570 
 3850      74735F35 
 3850      5F495251 
 3851              	.LASF418:
 3852 0016 78517565 		.ascii	"xQueueSemaphoreTake\000"
 3852      75655365 
 3852      6D617068 
 3852      6F726554 
 3852      616B6500 
 3853              	.LASF62:
 3854 002a 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3854      735F696E 
 3854      74657272 
 3854      75707473 
 3854      5F647730 
 3855              	.LASF203:
 3856 0046 52455345 		.ascii	"RESERVED\000"
 3856      52564544 
 3856      00
 3857              	.LASF211:
 3858 004f 5644445F 		.ascii	"VDD_ACTIVE\000"
 3858      41435449 
 3858      564500
 3859              	.LASF207:
 3860 005a 494E5452 		.ascii	"INTR_CAUSE0\000"
 3860      5F434155 
 3860      53453000 
 3861              	.LASF208:
 3862 0066 494E5452 		.ascii	"INTR_CAUSE1\000"
 3862      5F434155 
 3862      53453100 
 3863              	.LASF209:
 3864 0072 494E5452 		.ascii	"INTR_CAUSE2\000"
 3864      5F434155 
 3864      53453200 
 3865              	.LASF344:
 3866 007e 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3866      625F7363 
 3866      625F7370 
 3866      695F6861 
 3866      6E646C65 
 3867              	.LASF123:
 3868 009c 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3868      6D5F315F 
 3868      696E7465 
 3868      72727570 
 3868      74735F31 
 3869              	.LASF382:
 3870 00b7 73746F70 		.ascii	"stopInputMode\000"
 3870      496E7075 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 134


 3870      744D6F64 
 3870      6500
 3871              	.LASF429:
 3872 00c5 6D61696E 		.ascii	"main_cm4.c\000"
 3872      5F636D34 
 3872      2E6300
 3873              	.LASF404:
 3874 00d0 63795F64 		.ascii	"cy_device\000"
 3874      65766963 
 3874      6500
 3875              	.LASF142:
 3876 00da 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3876      696E7465 
 3876      72727570 
 3876      74735F31 
 3876      305F4952 
 3877              	.LASF346:
 3878 00f1 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3878      74635F73 
 3878      63625F73 
 3878      70695F63 
 3878      6F6E7465 
 3879              	.LASF290:
 3880 0108 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3880      73436D30 
 3880      436C6F63 
 3880      6B43746C 
 3880      4F666673 
 3881              	.LASF67:
 3882 011f 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3882      735F696E 
 3882      74657272 
 3882      75707473 
 3882      5F647730 
 3883              	.LASF325:
 3884 013b 6D617374 		.ascii	"masterStatus\000"
 3884      65725374 
 3884      61747573 
 3884      00
 3885              	.LASF406:
 3886 0148 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 3886      494E4B5F 
 3886      5350494D 
 3886      5F636F6E 
 3886      74657874 
 3887              	.LASF394:
 3888 015d 42555454 		.ascii	"BUTTON2_TOUCHED\000"
 3888      4F4E325F 
 3888      544F5543 
 3888      48454400 
 3889              	.LASF54:
 3890 016d 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3890      335F696E 
 3890      74657272 
 3890      7570745F 
 3890      4952516E 
 3891              	.LASF84:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 135


 3892 0182 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3892      735F696E 
 3892      74657272 
 3892      75707473 
 3892      5F647731 
 3893              	.LASF358:
 3894 019e 74785374 		.ascii	"txStatus\000"
 3894      61747573 
 3894      00
 3895              	.LASF222:
 3896 01a7 70657269 		.ascii	"periBase\000"
 3896      42617365 
 3896      00
 3897              	.LASF315:
 3898 01b0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3898      74635F73 
 3898      7973696E 
 3898      745F7400 
 3899              	.LASF221:
 3900 01c0 666C6173 		.ascii	"flashcBase\000"
 3900      68634261 
 3900      736500
 3901              	.LASF90:
 3902 01cb 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3902      735F696E 
 3902      74657272 
 3902      75707473 
 3902      5F647731 
 3903              	.LASF268:
 3904 01e8 64774368 		.ascii	"dwChSize\000"
 3904      53697A65 
 3904      00
 3905              	.LASF409:
 3906 01f1 4932435F 		.ascii	"I2C_MAX_context\000"
 3906      4D41585F 
 3906      636F6E74 
 3906      65787400 
 3907              	.LASF39:
 3908 0201 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3908      735F696E 
 3908      74657272 
 3908      75707473 
 3908      5F697063 
 3909              	.LASF214:
 3910 021d 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3910      494E5452 
 3910      5F4D4153 
 3910      4B454400 
 3911              	.LASF172:
 3912 022d 756E7369 		.ascii	"unsigned int\000"
 3912      676E6564 
 3912      20696E74 
 3912      00
 3913              	.LASF320:
 3914 023a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 3914      625F7363 
 3914      625F6932 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 136


 3914      635F6861 
 3914      6E646C65 
 3915              	.LASF46:
 3916 0258 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3916      735F696E 
 3916      74657272 
 3916      75707473 
 3916      5F697063 
 3917              	.LASF177:
 3918 0275 75696E74 		.ascii	"uint32_t\000"
 3918      33325F74 
 3918      00
 3919              	.LASF250:
 3920 027e 736D6966 		.ascii	"smifDeviceNr\000"
 3920      44657669 
 3920      63654E72 
 3920      00
 3921              	.LASF402:
 3922 028b 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3922      49435F45 
 3922      6E61626C 
 3922      65495251 
 3922      00
 3923              	.LASF280:
 3924 029c 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3924      44697643 
 3924      6D645061 
 3924      54797065 
 3924      53656C50 
 3925              	.LASF115:
 3926 02b3 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3926      6D5F315F 
 3926      696E7465 
 3926      72727570 
 3926      74735F37 
 3927              	.LASF328:
 3928 02cd 6D617374 		.ascii	"masterBuffer\000"
 3928      65724275 
 3928      66666572 
 3928      00
 3929              	.LASF353:
 3930 02da 74784275 		.ascii	"txBufIdx\000"
 3930      66496478 
 3930      00
 3931              	.LASF140:
 3932 02e3 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3932      696E7465 
 3932      72727570 
 3932      74735F38 
 3932      5F495251 
 3933              	.LASF381:
 3934 02f9 73746172 		.ascii	"startInput\000"
 3934      74496E70 
 3934      757400
 3935              	.LASF76:
 3936 0304 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3936      735F696E 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 137


 3936      74657272 
 3936      75707473 
 3936      5F647731 
 3937              	.LASF432:
 3938 0320 6973725F 		.ascii	"isr_bouton\000"
 3938      626F7574 
 3938      6F6E00
 3939              	.LASF166:
 3940 032b 5F5F696E 		.ascii	"__int32_t\000"
 3940      7433325F 
 3940      7400
 3941              	.LASF33:
 3942 0335 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3942      5F696E74 
 3942      65727275 
 3942      70745F63 
 3942      7462735F 
 3943              	.LASF246:
 3944 034e 73727373 		.ascii	"srssNumClkpath\000"
 3944      4E756D43 
 3944      6C6B7061 
 3944      746800
 3945              	.LASF220:
 3946 035d 63707573 		.ascii	"cpussBase\000"
 3946      73426173 
 3946      6500
 3947              	.LASF338:
 3948 0367 736C6176 		.ascii	"slaveRxBuffer\000"
 3948      65527842 
 3948      75666665 
 3948      7200
 3949              	.LASF237:
 3950 0375 70657269 		.ascii	"periVersion\000"
 3950      56657273 
 3950      696F6E00 
 3951              	.LASF30:
 3952 0381 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3952      5F696E74 
 3952      65727275 
 3952      70745F6D 
 3952      63776474 
 3953              	.LASF12:
 3954 039d 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3954      5F696E74 
 3954      65727275 
 3954      7074735F 
 3954      6770696F 
 3955              	.LASF342:
 3956 03b9 63624164 		.ascii	"cbAddr\000"
 3956      647200
 3957              	.LASF73:
 3958 03c0 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3958      735F696E 
 3958      74657272 
 3958      75707473 
 3958      5F647730 
 3959              	.LASF422:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 138


 3960 03dd 44697370 		.ascii	"DisplayInit\000"
 3960      6C617949 
 3960      6E697400 
 3961              	.LASF383:
 3962 03e9 73746F70 		.ascii	"stopInput\000"
 3962      496E7075 
 3962      7400
 3963              	.LASF361:
 3964 03f3 72785269 		.ascii	"rxRingBufSize\000"
 3964      6E674275 
 3964      6653697A 
 3964      6500
 3965              	.LASF25:
 3966 0401 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3966      5F696E74 
 3966      65727275 
 3966      70745F67 
 3966      70696F5F 
 3967              	.LASF149:
 3968 041a 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3968      6F73735F 
 3968      696E7465 
 3968      72727570 
 3968      745F6932 
 3969              	.LASF129:
 3970 0435 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3970      6D5F315F 
 3970      696E7465 
 3970      72727570 
 3970      74735F32 
 3971              	.LASF27:
 3972 0450 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3972      6D705F69 
 3972      6E746572 
 3972      72757074 
 3972      5F495251 
 3973              	.LASF276:
 3974 0466 70657269 		.ascii	"periTrGrSize\000"
 3974      54724772 
 3974      53697A65 
 3974      00
 3975              	.LASF107:
 3976 0473 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3976      6D5F305F 
 3976      696E7465 
 3976      72727570 
 3976      74735F37 
 3977              	.LASF333:
 3978 048d 736C6176 		.ascii	"slaveRdBufEmpty\000"
 3978      65526442 
 3978      7566456D 
 3978      70747900 
 3979              	.LASF279:
 3980 049d 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3980      44697643 
 3980      6D645061 
 3980      44697653 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 139


 3980      656C506F 
 3981              	.LASF198:
 3982 04b3 494E5452 		.ascii	"INTR_SET\000"
 3982      5F534554 
 3982      00
 3983              	.LASF256:
 3984 04bc 63727970 		.ascii	"cryptoMemSize\000"
 3984      746F4D65 
 3984      6D53697A 
 3984      6500
 3985              	.LASF302:
 3986 04ca 63707573 		.ascii	"cpussRam1Ctl0\000"
 3986      7352616D 
 3986      3143746C 
 3986      3000
 3987              	.LASF427:
 3988 04d8 43617053 		.ascii	"CapSense_IsBusy\000"
 3988      656E7365 
 3988      5F497342 
 3988      75737900 
 3989              	.LASF304:
 3990 04e8 69706353 		.ascii	"ipcStructSize\000"
 3990      74727563 
 3990      7453697A 
 3990      6500
 3991              	.LASF318:
 3992 04f6 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 3992      43425F49 
 3992      32435F4E 
 3992      414B00
 3993              	.LASF244:
 3994 0505 63707573 		.ascii	"cpussFmIrq\000"
 3994      73466D49 
 3994      727100
 3995              	.LASF102:
 3996 0510 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3996      6D5F305F 
 3996      696E7465 
 3996      72727570 
 3996      74735F32 
 3997              	.LASF321:
 3998 052a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 3998      625F7363 
 3998      625F6932 
 3998      635F6861 
 3998      6E646C65 
 3999              	.LASF372:
 4000 0546 636F6D70 		.ascii	"compare0\000"
 4000      61726530 
 4000      00
 4001              	.LASF373:
 4002 054f 636F6D70 		.ascii	"compare1\000"
 4002      61726531 
 4002      00
 4003              	.LASF428:
 4004 0558 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4004      43313120 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 140


 4004      352E342E 
 4004      31203230 
 4004      31363036 
 4005 058b 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4005      20726576 
 4005      6973696F 
 4005      6E203233 
 4005      37373135 
 4006 05be 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4006      70202D6D 
 4006      6670753D 
 4006      66707634 
 4006      2D73702D 
 4007 05f1 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4007      6F6E7320 
 4007      2D666661 
 4007      742D6C74 
 4007      6F2D6F62 
 4008              	.LASF146:
 4009 060b 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4009      696E7465 
 4009      72727570 
 4009      74735F31 
 4009      345F4952 
 4010              	.LASF345:
 4011 0622 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4011      74635F73 
 4011      63625F69 
 4011      32635F63 
 4011      6F6E7465 
 4012              	.LASF278:
 4013 0639 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4013      44697643 
 4013      6D645479 
 4013      70655365 
 4013      6C506F73 
 4014              	.LASF295:
 4015 064e 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4015      73547269 
 4015      6D52616D 
 4015      43746C4F 
 4015      66667365 
 4016              	.LASF139:
 4017 0664 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4017      696E7465 
 4017      72727570 
 4017      74735F37 
 4017      5F495251 
 4018              	.LASF200:
 4019 067a 4346475F 		.ascii	"CFG_IN\000"
 4019      494E00
 4020              	.LASF28:
 4021 0681 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4021      385F696E 
 4021      74657272 
 4021      7570745F 
 4021      4952516E 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 141


 4022              	.LASF3:
 4023 0696 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4023      72794D61 
 4023      6E616765 
 4023      6D656E74 
 4023      5F495251 
 4024              	.LASF334:
 4025 06ac 736C6176 		.ascii	"slaveTxBuffer\000"
 4025      65547842 
 4025      75666665 
 4025      7200
 4026              	.LASF125:
 4027 06ba 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4027      6D5F315F 
 4027      696E7465 
 4027      72727570 
 4027      74735F31 
 4028              	.LASF134:
 4029 06d5 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4029      696E7465 
 4029      72727570 
 4029      74735F32 
 4029      5F495251 
 4030              	.LASF336:
 4031 06eb 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4031      65547842 
 4031      75666665 
 4031      72496478 
 4031      00
 4032              	.LASF388:
 4033 06fc 55426173 		.ascii	"UBaseType_t\000"
 4033      65547970 
 4033      655F7400 
 4034              	.LASF371:
 4035 0708 636F6D70 		.ascii	"compareOrCapture\000"
 4035      6172654F 
 4035      72436170 
 4035      74757265 
 4035      00
 4036              	.LASF398:
 4037 0719 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4037      50494F5F 
 4037      436C6561 
 4037      72496E74 
 4037      65727275 
 4038              	.LASF23:
 4039 0730 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4039      5F696E74 
 4039      65727275 
 4039      7074735F 
 4039      6770696F 
 4040              	.LASF216:
 4041 074d 4750494F 		.ascii	"GPIO_V1_Type\000"
 4041      5F56315F 
 4041      54797065 
 4041      00
 4042              	.LASF288:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 142


 4043 075a 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4043      50727443 
 4043      66674F75 
 4043      744F6666 
 4043      73657400 
 4044              	.LASF178:
 4045 076e 49534552 		.ascii	"ISER\000"
 4045      00
 4046              	.LASF195:
 4047 0773 494E5452 		.ascii	"INTR\000"
 4047      00
 4048              	.LASF193:
 4049 0778 4F55545F 		.ascii	"OUT_SET\000"
 4049      53455400 
 4050              	.LASF64:
 4051 0780 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4051      735F696E 
 4051      74657272 
 4051      75707473 
 4051      5F647730 
 4052              	.LASF365:
 4053 079c 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4053      74635F73 
 4053      63625F75 
 4053      6172745F 
 4053      636F6E74 
 4054              	.LASF252:
 4055 07b6 65704D6F 		.ascii	"epMonitorNr\000"
 4055      6E69746F 
 4055      724E7200 
 4056              	.LASF400:
 4057 07c2 62617365 		.ascii	"base\000"
 4057      00
 4058              	.LASF417:
 4059 07c7 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 4059      79734C69 
 4059      625F4465 
 4059      6C617900 
 4060              	.LASF181:
 4061 07d7 52534552 		.ascii	"RSERVED1\000"
 4061      56454431 
 4061      00
 4062              	.LASF357:
 4063 07e0 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4063      74635F73 
 4063      63625F75 
 4063      6172745F 
 4063      636F6E74 
 4064              	.LASF192:
 4065 07f8 4F55545F 		.ascii	"OUT_CLR\000"
 4065      434C5200 
 4066              	.LASF379:
 4067 0800 72656C6F 		.ascii	"reloadInput\000"
 4067      6164496E 
 4067      70757400 
 4068              	.LASF174:
 4069 080c 696E7431 		.ascii	"int16_t\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 143


 4069      365F7400 
 4070              	.LASF287:
 4071 0814 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4071      50727443 
 4071      6667496E 
 4071      4F666673 
 4071      657400
 4072              	.LASF87:
 4073 0827 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4073      735F696E 
 4073      74657272 
 4073      75707473 
 4073      5F647731 
 4074              	.LASF154:
 4075 0844 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4075      696E7465 
 4075      72727570 
 4075      745F6D65 
 4075      645F4952 
 4076              	.LASF16:
 4077 085b 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4077      5F696E74 
 4077      65727275 
 4077      7074735F 
 4077      6770696F 
 4078              	.LASF259:
 4079 0877 666C6173 		.ascii	"flashWriteDelay\000"
 4079      68577269 
 4079      74654465 
 4079      6C617900 
 4080              	.LASF171:
 4081 0887 6C6F6E67 		.ascii	"long long unsigned int\000"
 4081      206C6F6E 
 4081      6720756E 
 4081      7369676E 
 4081      65642069 
 4082              	.LASF284:
 4083 089e 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4083      44697632 
 4083      345F3543 
 4083      746C4F66 
 4083      66736574 
 4084              	.LASF289:
 4085 08b3 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4085      50727443 
 4085      66675369 
 4085      6F4F6666 
 4085      73657400 
 4086              	.LASF399:
 4087 08c7 4952516E 		.ascii	"IRQn\000"
 4087      00
 4088              	.LASF271:
 4089 08cc 64775374 		.ascii	"dwStatusChIdxPos\000"
 4089      61747573 
 4089      43684964 
 4089      78506F73 
 4089      00
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 144


 4090              	.LASF48:
 4091 08dd 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4091      735F696E 
 4091      74657272 
 4091      75707473 
 4091      5F697063 
 4092              	.LASF243:
 4093 08fa 63707573 		.ascii	"cpussIpc0Irq\000"
 4093      73497063 
 4093      30497271 
 4093      00
 4094              	.LASF423:
 4095 0907 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4095      7973496E 
 4095      745F496E 
 4095      697400
 4096              	.LASF117:
 4097 0916 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4097      6D5F315F 
 4097      696E7465 
 4097      72727570 
 4097      74735F39 
 4098              	.LASF349:
 4099 0930 72784275 		.ascii	"rxBufSize\000"
 4099      6653697A 
 4099      6500
 4100              	.LASF223:
 4101 093a 75646242 		.ascii	"udbBase\000"
 4101      61736500 
 4102              	.LASF335:
 4103 0942 736C6176 		.ascii	"slaveTxBufferSize\000"
 4103      65547842 
 4103      75666665 
 4103      7253697A 
 4103      6500
 4104              	.LASF51:
 4105 0954 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4105      305F696E 
 4105      74657272 
 4105      7570745F 
 4105      4952516E 
 4106              	.LASF309:
 4107 0969 666C6F61 		.ascii	"float32_t\000"
 4107      7433325F 
 4107      7400
 4108              	.LASF112:
 4109 0973 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4109      6D5F315F 
 4109      696E7465 
 4109      72727570 
 4109      74735F34 
 4110              	.LASF292:
 4111 098d 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4111      73436D34 
 4111      53746174 
 4111      75734F66 
 4111      66736574 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 145


 4112              	.LASF249:
 4113 09a2 70657269 		.ascii	"periClockNr\000"
 4113      436C6F63 
 4113      6B4E7200 
 4114              	.LASF380:
 4115 09ae 73746172 		.ascii	"startInputMode\000"
 4115      74496E70 
 4115      75744D6F 
 4115      646500
 4116              	.LASF151:
 4117 09bd 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4117      696C655F 
 4117      696E7465 
 4117      72727570 
 4117      745F4952 
 4118              	.LASF376:
 4119 09d4 63617074 		.ascii	"captureInputMode\000"
 4119      75726549 
 4119      6E707574 
 4119      4D6F6465 
 4119      00
 4120              	.LASF21:
 4121 09e5 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4121      5F696E74 
 4121      65727275 
 4121      7074735F 
 4121      6770696F 
 4122              	.LASF120:
 4123 0a02 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4123      6D5F315F 
 4123      696E7465 
 4123      72727570 
 4123      74735F31 
 4124              	.LASF43:
 4125 0a1d 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4125      735F696E 
 4125      74657272 
 4125      75707473 
 4125      5F697063 
 4126              	.LASF201:
 4127 0a39 4346475F 		.ascii	"CFG_OUT\000"
 4127      4F555400 
 4128              	.LASF359:
 4129 0a41 72785374 		.ascii	"rxStatus\000"
 4129      61747573 
 4129      00
 4130              	.LASF348:
 4131 0a4a 72784275 		.ascii	"rxBuf\000"
 4131      6600
 4132              	.LASF131:
 4133 0a50 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4133      6D5F315F 
 4133      696E7465 
 4133      72727570 
 4133      74735F32 
 4134              	.LASF265:
 4135 0a6b 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 146


 4135      6843746C 
 4135      4D61696E 
 4135      57733346 
 4135      72657100 
 4136              	.LASF160:
 4137 0a7f 4952516E 		.ascii	"IRQn_Type\000"
 4137      5F547970 
 4137      6500
 4138              	.LASF247:
 4139 0a89 73727373 		.ascii	"srssNumPll\000"
 4139      4E756D50 
 4139      6C6C00
 4140              	.LASF330:
 4141 0a94 6D617374 		.ascii	"masterBufferIdx\000"
 4141      65724275 
 4141      66666572 
 4141      49647800 
 4142              	.LASF143:
 4143 0aa4 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4143      696E7465 
 4143      72727570 
 4143      74735F31 
 4143      315F4952 
 4144              	.LASF37:
 4145 0abb 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4145      735F696E 
 4145      74657272 
 4145      75707473 
 4145      5F697063 
 4146              	.LASF415:
 4147 0ad7 626F7574 		.ascii	"bouton_semph\000"
 4147      6F6E5F73 
 4147      656D7068 
 4147      00
 4148              	.LASF104:
 4149 0ae4 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4149      6D5F305F 
 4149      696E7465 
 4149      72727570 
 4149      74735F34 
 4150              	.LASF258:
 4151 0afe 666C6173 		.ascii	"flashPipeRequired\000"
 4151      68506970 
 4151      65526571 
 4151      75697265 
 4151      6400
 4152              	.LASF341:
 4153 0b10 63624576 		.ascii	"cbEvents\000"
 4153      656E7473 
 4153      00
 4154              	.LASF420:
 4155 0b19 76546173 		.ascii	"vTaskDelay\000"
 4155      6B44656C 
 4155      617900
 4156              	.LASF254:
 4157 0b24 73797350 		.ascii	"sysPmSimoPresent\000"
 4157      6D53696D 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 147


 4157      6F507265 
 4157      73656E74 
 4157      00
 4158              	.LASF316:
 4159 0b35 5F426F6F 		.ascii	"_Bool\000"
 4159      6C00
 4160              	.LASF352:
 4161 0b3b 74784275 		.ascii	"txBufSize\000"
 4161      6653697A 
 4161      6500
 4162              	.LASF262:
 4163 0b45 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4163      6843746C 
 4163      4D61696E 
 4163      57733046 
 4163      72657100 
 4164              	.LASF322:
 4165 0b59 75736552 		.ascii	"useRxFifo\000"
 4165      78466966 
 4165      6F00
 4166              	.LASF212:
 4167 0b63 5644445F 		.ascii	"VDD_INTR\000"
 4167      494E5452 
 4167      00
 4168              	.LASF226:
 4169 0b6c 6770696F 		.ascii	"gpioBase\000"
 4169      42617365 
 4169      00
 4170              	.LASF156:
 4171 0b75 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4171      5F696E74 
 4171      65727275 
 4171      70745F64 
 4171      6163735F 
 4172              	.LASF109:
 4173 0b8e 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4173      6D5F315F 
 4173      696E7465 
 4173      72727570 
 4173      74735F31 
 4174              	.LASF136:
 4175 0ba8 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4175      696E7465 
 4175      72727570 
 4175      74735F34 
 4175      5F495251 
 4176              	.LASF61:
 4177 0bbe 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4177      735F696E 
 4177      74657272 
 4177      75707473 
 4177      5F647730 
 4178              	.LASF150:
 4179 0bda 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4179      6F73735F 
 4179      696E7465 
 4179      72727570 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 148


 4179      745F7064 
 4180              	.LASF70:
 4181 0bf5 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4181      735F696E 
 4181      74657272 
 4181      75707473 
 4181      5F647730 
 4182              	.LASF122:
 4183 0c12 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4183      6D5F315F 
 4183      696E7465 
 4183      72727570 
 4183      74735F31 
 4184              	.LASF19:
 4185 0c2d 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4185      5F696E74 
 4185      65727275 
 4185      7074735F 
 4185      6770696F 
 4186              	.LASF419:
 4187 0c49 78517565 		.ascii	"xQueueGenericSend\000"
 4187      75654765 
 4187      6E657269 
 4187      6353656E 
 4187      6400
 4188              	.LASF297:
 4189 0c5b 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4189      73537973 
 4189      5469636B 
 4189      43746C4F 
 4189      66667365 
 4190              	.LASF253:
 4191 0c71 75646250 		.ascii	"udbPresent\000"
 4191      72657365 
 4191      6E7400
 4192              	.LASF217:
 4193 0c7c 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4193      5F505254 
 4193      5F547970 
 4193      6500
 4194              	.LASF430:
 4195 0c8a 433A5C55 		.ascii	"C:\\Users\\fatim\\Desktop\\Polytechnique\\GBM2100.c"
 4195      73657273 
 4195      5C666174 
 4195      696D5C44 
 4195      65736B74 
 4196 0cb8 7964736E 		.ascii	"ydsn\000"
 4196      00
 4197              	.LASF164:
 4198 0cbd 5F5F7569 		.ascii	"__uint16_t\000"
 4198      6E743136 
 4198      5F7400
 4199              	.LASF410:
 4200 0cc8 55415254 		.ascii	"UART_1_context\000"
 4200      5F315F63 
 4200      6F6E7465 
 4200      787400
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 149


 4201              	.LASF66:
 4202 0cd7 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4202      735F696E 
 4202      74657272 
 4202      75707473 
 4202      5F647730 
 4203              	.LASF14:
 4204 0cf3 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4204      5F696E74 
 4204      65727275 
 4204      7074735F 
 4204      6770696F 
 4205              	.LASF20:
 4206 0d0f 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4206      5F696E74 
 4206      65727275 
 4206      7074735F 
 4206      6770696F 
 4207              	.LASF331:
 4208 0d2c 6D617374 		.ascii	"masterNumBytes\000"
 4208      65724E75 
 4208      6D427974 
 4208      657300
 4209              	.LASF206:
 4210 0d3b 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 4210      5F505254 
 4210      5F56315F 
 4210      54797065 
 4210      00
 4211              	.LASF32:
 4212 0d4c 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4212      5F696E74 
 4212      65727275 
 4212      70745F49 
 4212      52516E00 
 4213              	.LASF242:
 4214 0d60 63707573 		.ascii	"cpussFlashPaSize\000"
 4214      73466C61 
 4214      73685061 
 4214      53697A65 
 4214      00
 4215              	.LASF377:
 4216 0d71 63617074 		.ascii	"captureInput\000"
 4216      75726549 
 4216      6E707574 
 4216      00
 4217              	.LASF83:
 4218 0d7e 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4218      735F696E 
 4218      74657272 
 4218      75707473 
 4218      5F647731 
 4219              	.LASF89:
 4220 0d9a 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4220      735F696E 
 4220      74657272 
 4220      75707473 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 150


 4220      5F647731 
 4221              	.LASF308:
 4222 0db7 63686172 		.ascii	"char\000"
 4222      00
 4223              	.LASF426:
 4224 0dbc 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 4224      79734C69 
 4224      625F4173 
 4224      73657274 
 4224      4661696C 
 4225              	.LASF414:
 4226 0dd3 53504F32 		.ascii	"SPO2\000"
 4226      00
 4227              	.LASF363:
 4228 0dd8 72785269 		.ascii	"rxRingBufTail\000"
 4228      6E674275 
 4228      66546169 
 4228      6C00
 4229              	.LASF41:
 4230 0de6 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4230      735F696E 
 4230      74657272 
 4230      75707473 
 4230      5F697063 
 4231              	.LASF157:
 4232 0e02 756E636F 		.ascii	"unconnected_IRQn\000"
 4232      6E6E6563 
 4232      7465645F 
 4232      4952516E 
 4232      00
 4233              	.LASF78:
 4234 0e13 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4234      735F696E 
 4234      74657272 
 4234      75707473 
 4234      5F647731 
 4235              	.LASF416:
 4236 0e2f 78517565 		.ascii	"xQueueGiveFromISR\000"
 4236      75654769 
 4236      76654672 
 4236      6F6D4953 
 4236      5200
 4237              	.LASF413:
 4238 0e41 69724C45 		.ascii	"irLED_buffer\000"
 4238      445F6275 
 4238      66666572 
 4238      00
 4239              	.LASF329:
 4240 0e4e 6D617374 		.ascii	"masterBufferSize\000"
 4240      65724275 
 4240      66666572 
 4240      53697A65 
 4240      00
 4241              	.LASF385:
 4242 0e5f 636F756E 		.ascii	"countInput\000"
 4242      74496E70 
 4242      757400
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 151


 4243              	.LASF155:
 4244 0e6a 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4244      696E7465 
 4244      72727570 
 4244      745F6C6F 
 4244      5F495251 
 4245              	.LASF368:
 4246 0e80 636C6F63 		.ascii	"clockPrescaler\000"
 4246      6B507265 
 4246      7363616C 
 4246      657200
 4247              	.LASF45:
 4248 0e8f 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4248      735F696E 
 4248      74657272 
 4248      75707473 
 4248      5F697063 
 4249              	.LASF95:
 4250 0eac 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4250      735F696E 
 4250      74657272 
 4250      7570745F 
 4250      666D5F49 
 4251              	.LASF350:
 4252 0ec4 72784275 		.ascii	"rxBufIdx\000"
 4252      66496478 
 4252      00
 4253              	.LASF390:
 4254 0ecd 51756575 		.ascii	"QueueHandle_t\000"
 4254      6548616E 
 4254      646C655F 
 4254      7400
 4255              	.LASF114:
 4256 0edb 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4256      6D5F315F 
 4256      696E7465 
 4256      72727570 
 4256      74735F36 
 4257              	.LASF141:
 4258 0ef5 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4258      696E7465 
 4258      72727570 
 4258      74735F39 
 4258      5F495251 
 4259              	.LASF272:
 4260 0f0b 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4260      61747573 
 4260      43684964 
 4260      784D736B 
 4260      00
 4261              	.LASF145:
 4262 0f1c 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4262      696E7465 
 4262      72727570 
 4262      74735F31 
 4262      335F4952 
 4263              	.LASF173:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 152


 4264 0f33 75696E74 		.ascii	"uint8_t\000"
 4264      385F7400 
 4265              	.LASF347:
 4266 0f3b 73746174 		.ascii	"status\000"
 4266      757300
 4267              	.LASF127:
 4268 0f42 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4268      6D5F315F 
 4268      696E7465 
 4268      72727570 
 4268      74735F31 
 4269              	.LASF392:
 4270 0f5d 42555454 		.ascii	"BUTTON0_TOUCHED\000"
 4270      4F4E305F 
 4270      544F5543 
 4270      48454400 
 4271              	.LASF337:
 4272 0f6d 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4272      65547842 
 4272      75666665 
 4272      72436E74 
 4272      00
 4273              	.LASF277:
 4274 0f7e 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4274      44697643 
 4274      6D644469 
 4274      7653656C 
 4274      4D736B00 
 4275              	.LASF210:
 4276 0f92 494E5452 		.ascii	"INTR_CAUSE3\000"
 4276      5F434155 
 4276      53453300 
 4277              	.LASF29:
 4278 0f9e 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4278      5F696E74 
 4278      65727275 
 4278      70745F6D 
 4278      63776474 
 4279              	.LASF285:
 4280 0fba 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4280      50727449 
 4280      6E747243 
 4280      66674F66 
 4280      66736574 
 4281              	.LASF283:
 4282 0fcf 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4282      44697631 
 4282      365F3543 
 4282      746C4F66 
 4282      66736574 
 4283              	.LASF40:
 4284 0fe4 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4284      735F696E 
 4284      74657272 
 4284      75707473 
 4284      5F697063 
 4285              	.LASF356:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 153


 4286 1000 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4286      625F7363 
 4286      625F7561 
 4286      72745F68 
 4286      616E646C 
 4287              	.LASF421:
 4288 101f 78517565 		.ascii	"xQueueGenericCreate\000"
 4288      75654765 
 4288      6E657269 
 4288      63437265 
 4288      61746500 
 4289              	.LASF407:
 4290 1033 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4290      494E4B5F 
 4290      54696D65 
 4290      725F636F 
 4290      6E666967 
 4291              	.LASF301:
 4292 1048 63707573 		.ascii	"cpussRam0Ctl0\000"
 4292      7352616D 
 4292      3043746C 
 4292      3000
 4293              	.LASF170:
 4294 1056 6C6F6E67 		.ascii	"long long int\000"
 4294      206C6F6E 
 4294      6720696E 
 4294      7400
 4295              	.LASF228:
 4296 1064 69706342 		.ascii	"ipcBase\000"
 4296      61736500 
 4297              	.LASF269:
 4298 106c 64774368 		.ascii	"dwChCtlPrioPos\000"
 4298      43746C50 
 4298      72696F50 
 4298      6F7300
 4299              	.LASF229:
 4300 107b 63727970 		.ascii	"cryptoBase\000"
 4300      746F4261 
 4300      736500
 4301              	.LASF42:
 4302 1086 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4302      735F696E 
 4302      74657272 
 4302      75707473 
 4302      5F697063 
 4303              	.LASF35:
 4304 10a2 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4304      735F696E 
 4304      74657272 
 4304      75707473 
 4304      5F697063 
 4305              	.LASF101:
 4306 10be 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4306      6D5F305F 
 4306      696E7465 
 4306      72727570 
 4306      74735F31 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 154


 4307              	.LASF56:
 4308 10d8 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4308      355F696E 
 4308      74657272 
 4308      7570745F 
 4308      4952516E 
 4309              	.LASF387:
 4310 10ed 42617365 		.ascii	"BaseType_t\000"
 4310      54797065 
 4310      5F7400
 4311              	.LASF323:
 4312 10f8 75736554 		.ascii	"useTxFifo\000"
 4312      78466966 
 4312      6F00
 4313              	.LASF50:
 4314 1102 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4314      735F696E 
 4314      74657272 
 4314      75707473 
 4314      5F697063 
 4315              	.LASF163:
 4316 111f 5F5F696E 		.ascii	"__int16_t\000"
 4316      7431365F 
 4316      7400
 4317              	.LASF225:
 4318 1129 6873696F 		.ascii	"hsiomBase\000"
 4318      6D426173 
 4318      6500
 4319              	.LASF327:
 4320 1133 6D617374 		.ascii	"masterRdDir\000"
 4320      65725264 
 4320      44697200 
 4321              	.LASF4:
 4322 113f 42757346 		.ascii	"BusFault_IRQn\000"
 4322      61756C74 
 4322      5F495251 
 4322      6E00
 4323              	.LASF275:
 4324 114d 70657269 		.ascii	"periTrGrOffset\000"
 4324      54724772 
 4324      4F666673 
 4324      657400
 4325              	.LASF245:
 4326 115c 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4326      734E6F74 
 4326      436F6E6E 
 4326      65637465 
 4326      64497271 
 4327              	.LASF355:
 4328 1171 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4328      74635F73 
 4328      63625F73 
 4328      70695F63 
 4328      6F6E7465 
 4329              	.LASF362:
 4330 118a 72785269 		.ascii	"rxRingBufHead\000"
 4330      6E674275 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 155


 4330      66486561 
 4330      6400
 4331              	.LASF133:
 4332 1198 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4332      696E7465 
 4332      72727570 
 4332      74735F31 
 4332      5F495251 
 4333              	.LASF378:
 4334 11ae 72656C6F 		.ascii	"reloadInputMode\000"
 4334      6164496E 
 4334      7075744D 
 4334      6F646500 
 4335              	.LASF196:
 4336 11be 494E5452 		.ascii	"INTR_MASK\000"
 4336      5F4D4153 
 4336      4B00
 4337              	.LASF8:
 4338 11c8 50656E64 		.ascii	"PendSV_IRQn\000"
 4338      53565F49 
 4338      52516E00 
 4339              	.LASF153:
 4340 11d4 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4340      696E7465 
 4340      72727570 
 4340      745F6869 
 4340      5F495251 
 4341              	.LASF52:
 4342 11ea 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4342      315F696E 
 4342      74657272 
 4342      7570745F 
 4342      4952516E 
 4343              	.LASF119:
 4344 11ff 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4344      6D5F315F 
 4344      696E7465 
 4344      72727570 
 4344      74735F31 
 4345              	.LASF405:
 4346 121a 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 4346      6F6E5F49 
 4346      53525F63 
 4346      666700
 4347              	.LASF239:
 4348 1229 63707573 		.ascii	"cpussIpcNr\000"
 4348      73497063 
 4348      4E7200
 4349              	.LASF408:
 4350 1234 4932435F 		.ascii	"I2C_BMI_context\000"
 4350      424D495F 
 4350      636F6E74 
 4350      65787400 
 4351              	.LASF158:
 4352 1244 73686F72 		.ascii	"short int\000"
 4352      7420696E 
 4352      7400
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 156


 4353              	.LASF96:
 4354 124e 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4354      735F696E 
 4354      74657272 
 4354      75707473 
 4354      5F636D30 
 4355              	.LASF85:
 4356 126e 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4356      735F696E 
 4356      74657272 
 4356      75707473 
 4356      5F647731 
 4357              	.LASF251:
 4358 128a 70617373 		.ascii	"passSarChannels\000"
 4358      53617243 
 4358      68616E6E 
 4358      656C7300 
 4359              	.LASF340:
 4360 129a 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4360      65527842 
 4360      75666665 
 4360      72496478 
 4360      00
 4361              	.LASF63:
 4362 12ab 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4362      735F696E 
 4362      74657272 
 4362      75707473 
 4362      5F647730 
 4363              	.LASF303:
 4364 12c7 63707573 		.ascii	"cpussRam2Ctl0\000"
 4364      7352616D 
 4364      3243746C 
 4364      3000
 4365              	.LASF326:
 4366 12d5 6D617374 		.ascii	"masterPause\000"
 4366      65725061 
 4366      75736500 
 4367              	.LASF184:
 4368 12e1 49435052 		.ascii	"ICPR\000"
 4368      00
 4369              	.LASF72:
 4370 12e6 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4370      735F696E 
 4370      74657272 
 4370      75707473 
 4370      5F647730 
 4371              	.LASF80:
 4372 1303 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4372      735F696E 
 4372      74657272 
 4372      75707473 
 4372      5F647731 
 4373              	.LASF86:
 4374 131f 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4374      735F696E 
 4374      74657272 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 157


 4374      75707473 
 4374      5F647731 
 4375              	.LASF106:
 4376 133c 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4376      6D5F305F 
 4376      696E7465 
 4376      72727570 
 4376      74735F36 
 4377              	.LASF351:
 4378 1356 74784275 		.ascii	"txBuf\000"
 4378      6600
 4379              	.LASF389:
 4380 135c 5469636B 		.ascii	"TickType_t\000"
 4380      54797065 
 4380      5F7400
 4381              	.LASF260:
 4382 1367 666C6173 		.ascii	"flashProgramDelay\000"
 4382      6850726F 
 4382      6772616D 
 4382      44656C61 
 4382      7900
 4383              	.LASF282:
 4384 1379 70657269 		.ascii	"periDiv16CtlOffset\000"
 4384      44697631 
 4384      3643746C 
 4384      4F666673 
 4384      657400
 4385              	.LASF339:
 4386 138c 736C6176 		.ascii	"slaveRxBufferSize\000"
 4386      65527842 
 4386      75666665 
 4386      7253697A 
 4386      6500
 4387              	.LASF116:
 4388 139e 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4388      6D5F315F 
 4388      696E7465 
 4388      72727570 
 4388      74735F38 
 4389              	.LASF165:
 4390 13b8 73686F72 		.ascii	"short unsigned int\000"
 4390      7420756E 
 4390      7369676E 
 4390      65642069 
 4390      6E7400
 4391              	.LASF360:
 4392 13cb 72785269 		.ascii	"rxRingBuf\000"
 4392      6E674275 
 4392      6600
 4393              	.LASF219:
 4394 13d5 6C6F6E67 		.ascii	"long double\000"
 4394      20646F75 
 4394      626C6500 
 4395              	.LASF75:
 4396 13e1 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4396      735F696E 
 4396      74657272 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 158


 4396      75707473 
 4396      5F647730 
 4397              	.LASF175:
 4398 13fe 75696E74 		.ascii	"uint16_t\000"
 4398      31365F74 
 4398      00
 4399              	.LASF224:
 4400 1407 70726F74 		.ascii	"protBase\000"
 4400      42617365 
 4400      00
 4401              	.LASF215:
 4402 1410 5644445F 		.ascii	"VDD_INTR_SET\000"
 4402      494E5452 
 4402      5F534554 
 4402      00
 4403              	.LASF369:
 4404 141d 72756E4D 		.ascii	"runMode\000"
 4404      6F646500 
 4405              	.LASF274:
 4406 1425 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4406      5472436D 
 4406      64477253 
 4406      656C4D73 
 4406      6B00
 4407              	.LASF99:
 4408 1437 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4408      735F696E 
 4408      74657272 
 4408      75707473 
 4408      5F636D34 
 4409              	.LASF36:
 4410 1457 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4410      735F696E 
 4410      74657272 
 4410      75707473 
 4410      5F697063 
 4411              	.LASF111:
 4412 1473 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4412      6D5F315F 
 4412      696E7465 
 4412      72727570 
 4412      74735F33 
 4413              	.LASF138:
 4414 148d 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4414      696E7465 
 4414      72727570 
 4414      74735F36 
 4414      5F495251 
 4415              	.LASF189:
 4416 14a3 53544952 		.ascii	"STIR\000"
 4416      00
 4417              	.LASF248:
 4418 14a8 73727373 		.ascii	"srssNumHfroot\000"
 4418      4E756D48 
 4418      66726F6F 
 4418      7400
 4419              	.LASF386:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 159


 4420 14b6 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4420      74635F74 
 4420      6370776D 
 4420      5F636F75 
 4420      6E746572 
 4421              	.LASF232:
 4422 14d4 64775665 		.ascii	"dwVersion\000"
 4422      7273696F 
 4422      6E00
 4423              	.LASF124:
 4424 14de 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4424      6D5F315F 
 4424      696E7465 
 4424      72727570 
 4424      74735F31 
 4425              	.LASF147:
 4426 14f9 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4426      696E7465 
 4426      72727570 
 4426      74735F31 
 4426      355F4952 
 4427              	.LASF190:
 4428 1510 73697A65 		.ascii	"sizetype\000"
 4428      74797065 
 4428      00
 4429              	.LASF299:
 4430 1519 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4430      73436D34 
 4430      4E6D6943 
 4430      746C4F66 
 4430      66736574 
 4431              	.LASF179:
 4432 152e 52455345 		.ascii	"RESERVED0\000"
 4432      52564544 
 4432      3000
 4433              	.LASF281:
 4434 1538 70657269 		.ascii	"periDiv8CtlOffset\000"
 4434      44697638 
 4434      43746C4F 
 4434      66667365 
 4434      7400
 4435              	.LASF183:
 4436 154a 52455345 		.ascii	"RESERVED2\000"
 4436      52564544 
 4436      3200
 4437              	.LASF185:
 4438 1554 52455345 		.ascii	"RESERVED3\000"
 4438      52564544 
 4438      3300
 4439              	.LASF187:
 4440 155e 52455345 		.ascii	"RESERVED4\000"
 4440      52564544 
 4440      3400
 4441              	.LASF188:
 4442 1568 52455345 		.ascii	"RESERVED5\000"
 4442      52564544 
 4442      3500
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 160


 4443              	.LASF22:
 4444 1572 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4444      5F696E74 
 4444      65727275 
 4444      7074735F 
 4444      6770696F 
 4445              	.LASF34:
 4446 158f 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4446      735F696E 
 4446      74657272 
 4446      7570745F 
 4446      4952516E 
 4447              	.LASF375:
 4448 15a4 696E7465 		.ascii	"interruptSources\000"
 4448      72727570 
 4448      74536F75 
 4448      72636573 
 4448      00
 4449              	.LASF374:
 4450 15b5 656E6162 		.ascii	"enableCompareSwap\000"
 4450      6C65436F 
 4450      6D706172 
 4450      65537761 
 4450      7000
 4451              	.LASF231:
 4452 15c7 63727970 		.ascii	"cryptoVersion\000"
 4452      746F5665 
 4452      7273696F 
 4452      6E00
 4453              	.LASF167:
 4454 15d5 6C6F6E67 		.ascii	"long int\000"
 4454      20696E74 
 4454      00
 4455              	.LASF91:
 4456 15de 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4456      735F696E 
 4456      74657272 
 4456      75707473 
 4456      5F647731 
 4457              	.LASF230:
 4458 15fb 63707573 		.ascii	"cpussVersion\000"
 4458      73566572 
 4458      73696F6E 
 4458      00
 4459              	.LASF403:
 4460 1608 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4460      52784275 
 4460      66666572 
 4460      00
 4461              	.LASF384:
 4462 1615 636F756E 		.ascii	"countInputMode\000"
 4462      74496E70 
 4462      75744D6F 
 4462      646500
 4463              	.LASF234:
 4464 1624 6770696F 		.ascii	"gpioVersion\000"
 4464      56657273 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 161


 4464      696F6E00 
 4465              	.LASF1:
 4466 1630 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4466      61736B61 
 4466      626C6549 
 4466      6E745F49 
 4466      52516E00 
 4467              	.LASF391:
 4468 1644 53656D61 		.ascii	"SemaphoreHandle_t\000"
 4468      70686F72 
 4468      6548616E 
 4468      646C655F 
 4468      7400
 4469              	.LASF128:
 4470 1656 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4470      6D5F315F 
 4470      696E7465 
 4470      72727570 
 4470      74735F32 
 4471              	.LASF233:
 4472 1671 666C6173 		.ascii	"flashcVersion\000"
 4472      68635665 
 4472      7273696F 
 4472      6E00
 4473              	.LASF255:
 4474 167f 70726F74 		.ascii	"protBusMasterMask\000"
 4474      4275734D 
 4474      61737465 
 4474      724D6173 
 4474      6B00
 4475              	.LASF57:
 4476 1691 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4476      365F696E 
 4476      74657272 
 4476      7570745F 
 4476      4952516E 
 4477              	.LASF370:
 4478 16a6 636F756E 		.ascii	"countDirection\000"
 4478      74446972 
 4478      65637469 
 4478      6F6E00
 4479              	.LASF152:
 4480 16b5 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4480      5F696E74 
 4480      65727275 
 4480      70745F49 
 4480      52516E00 
 4481              	.LASF364:
 4482 16c9 74784C65 		.ascii	"txLeftToTransmit\000"
 4482      6674546F 
 4482      5472616E 
 4482      736D6974 
 4482      00
 4483              	.LASF433:
 4484 16da 5461736B 		.ascii	"Task_Bouton2\000"
 4484      5F426F75 
 4484      746F6E32 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 162


 4484      00
 4485              	.LASF199:
 4486 16e7 494E5452 		.ascii	"INTR_CFG\000"
 4486      5F434647 
 4486      00
 4487              	.LASF47:
 4488 16f0 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4488      735F696E 
 4488      74657272 
 4488      75707473 
 4488      5F697063 
 4489              	.LASF24:
 4490 170d 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4490      5F696E74 
 4490      65727275 
 4490      7074735F 
 4490      6770696F 
 4491              	.LASF55:
 4492 172a 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4492      345F696E 
 4492      74657272 
 4492      7570745F 
 4492      4952516E 
 4493              	.LASF204:
 4494 173f 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4494      494E5F47 
 4494      50494F35 
 4494      5600
 4495              	.LASF15:
 4496 174d 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4496      5F696E74 
 4496      65727275 
 4496      7074735F 
 4496      6770696F 
 4497              	.LASF88:
 4498 1769 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4498      735F696E 
 4498      74657272 
 4498      75707473 
 4498      5F647731 
 4499              	.LASF18:
 4500 1786 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4500      5F696E74 
 4500      65727275 
 4500      7074735F 
 4500      6770696F 
 4501              	.LASF194:
 4502 17a2 4F55545F 		.ascii	"OUT_INV\000"
 4502      494E5600 
 4503              	.LASF294:
 4504 17aa 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4504      73436D34 
 4504      50777243 
 4504      746C4F66 
 4504      66736574 
 4505              	.LASF161:
 4506 17bf 5F5F7569 		.ascii	"__uint8_t\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 163


 4506      6E74385F 
 4506      7400
 4507              	.LASF53:
 4508 17c9 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4508      325F696E 
 4508      74657272 
 4508      7570745F 
 4508      4952516E 
 4509              	.LASF191:
 4510 17de 4E564943 		.ascii	"NVIC_Type\000"
 4510      5F547970 
 4510      6500
 4511              	.LASF13:
 4512 17e8 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4512      5F696E74 
 4512      65727275 
 4512      7074735F 
 4512      6770696F 
 4513              	.LASF434:
 4514 1804 63757272 		.ascii	"currentTouch\000"
 4514      656E7454 
 4514      6F756368 
 4514      00
 4515              	.LASF74:
 4516 1811 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4516      735F696E 
 4516      74657272 
 4516      75707473 
 4516      5F647730 
 4517              	.LASF298:
 4518 182e 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4518      73436D30 
 4518      4E6D6943 
 4518      746C4F66 
 4518      66736574 
 4519              	.LASF238:
 4520 1843 70726F74 		.ascii	"protVersion\000"
 4520      56657273 
 4520      696F6E00 
 4521              	.LASF291:
 4522 184f 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4522      73436D34 
 4522      436C6F63 
 4522      6B43746C 
 4522      4F666673 
 4523              	.LASF130:
 4524 1866 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4524      6D5F315F 
 4524      696E7465 
 4524      72727570 
 4524      74735F32 
 4525              	.LASF197:
 4526 1881 494E5452 		.ascii	"INTR_MASKED\000"
 4526      5F4D4153 
 4526      4B454400 
 4527              	.LASF60:
 4528 188d 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 164


 4528      735F696E 
 4528      74657272 
 4528      75707473 
 4528      5F647730 
 4529              	.LASF296:
 4530 18a9 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4530      73547269 
 4530      6D526F6D 
 4530      43746C4F 
 4530      66667365 
 4531              	.LASF314:
 4532 18bf 696E7472 		.ascii	"intrPriority\000"
 4532      5072696F 
 4532      72697479 
 4532      00
 4533              	.LASF144:
 4534 18cc 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4534      696E7465 
 4534      72727570 
 4534      74735F31 
 4534      325F4952 
 4535              	.LASF9:
 4536 18e3 53797354 		.ascii	"SysTick_IRQn\000"
 4536      69636B5F 
 4536      4952516E 
 4536      00
 4537              	.LASF235:
 4538 18f0 6873696F 		.ascii	"hsiomVersion\000"
 4538      6D566572 
 4538      73696F6E 
 4538      00
 4539              	.LASF77:
 4540 18fd 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4540      735F696E 
 4540      74657272 
 4540      75707473 
 4540      5F647731 
 4541              	.LASF169:
 4542 1919 6C6F6E67 		.ascii	"long unsigned int\000"
 4542      20756E73 
 4542      69676E65 
 4542      6420696E 
 4542      7400
 4543              	.LASF103:
 4544 192b 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4544      6D5F305F 
 4544      696E7465 
 4544      72727570 
 4544      74735F33 
 4545              	.LASF300:
 4546 1945 63707573 		.ascii	"cpussRomCtl\000"
 4546      73526F6D 
 4546      43746C00 
 4547              	.LASF310:
 4548 1951 666C6F61 		.ascii	"float\000"
 4548      7400
 4549              	.LASF176:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 165


 4550 1957 696E7433 		.ascii	"int32_t\000"
 4550      325F7400 
 4551              	.LASF263:
 4552 195f 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4552      6843746C 
 4552      4D61696E 
 4552      57733146 
 4552      72657100 
 4553              	.LASF113:
 4554 1973 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4554      6D5F315F 
 4554      696E7465 
 4554      72727570 
 4554      74735F35 
 4555              	.LASF425:
 4556 198d 76546173 		.ascii	"vTaskStartScheduler\000"
 4556      6B537461 
 4556      72745363 
 4556      68656475 
 4556      6C657200 
 4557              	.LASF293:
 4558 19a1 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4558      73436D30 
 4558      53746174 
 4558      75734F66 
 4558      66736574 
 4559              	.LASF393:
 4560 19b6 42555454 		.ascii	"BUTTON1_TOUCHED\000"
 4560      4F4E315F 
 4560      544F5543 
 4560      48454400 
 4561              	.LASF126:
 4562 19c6 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4562      6D5F315F 
 4562      696E7465 
 4562      72727570 
 4562      74735F31 
 4563              	.LASF7:
 4564 19e1 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4564      674D6F6E 
 4564      69746F72 
 4564      5F495251 
 4564      6E00
 4565              	.LASF17:
 4566 19f3 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4566      5F696E74 
 4566      65727275 
 4566      7074735F 
 4566      6770696F 
 4567              	.LASF5:
 4568 1a0f 55736167 		.ascii	"UsageFault_IRQn\000"
 4568      65466175 
 4568      6C745F49 
 4568      52516E00 
 4569              	.LASF108:
 4570 1a1f 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4570      6D5F315F 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 166


 4570      696E7465 
 4570      72727570 
 4570      74735F30 
 4571              	.LASF135:
 4572 1a39 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4572      696E7465 
 4572      72727570 
 4572      74735F33 
 4572      5F495251 
 4573              	.LASF162:
 4574 1a4f 756E7369 		.ascii	"unsigned char\000"
 4574      676E6564 
 4574      20636861 
 4574      7200
 4575              	.LASF168:
 4576 1a5d 5F5F7569 		.ascii	"__uint32_t\000"
 4576      6E743332 
 4576      5F7400
 4577              	.LASF218:
 4578 1a68 4750494F 		.ascii	"GPIO_Type\000"
 4578      5F547970 
 4578      6500
 4579              	.LASF305:
 4580 1a72 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4580      6F636B53 
 4580      74617475 
 4580      734F6666 
 4580      73657400 
 4581              	.LASF121:
 4582 1a86 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4582      6D5F315F 
 4582      696E7465 
 4582      72727570 
 4582      74735F31 
 4583              	.LASF6:
 4584 1aa1 53564361 		.ascii	"SVCall_IRQn\000"
 4584      6C6C5F49 
 4584      52516E00 
 4585              	.LASF11:
 4586 1aad 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4586      5F696E74 
 4586      65727275 
 4586      7074735F 
 4586      6770696F 
 4587              	.LASF69:
 4588 1ac9 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4588      735F696E 
 4588      74657272 
 4588      75707473 
 4588      5F647730 
 4589              	.LASF401:
 4590 1ae5 70696E4E 		.ascii	"pinNum\000"
 4590      756D00
 4591              	.LASF92:
 4592 1aec 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4592      735F696E 
 4592      74657272 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 167


 4592      75707473 
 4592      5F666175 
 4593              	.LASF319:
 4594 1b0a 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4594      6E5F7363 
 4594      625F6932 
 4594      635F636F 
 4594      6D6D616E 
 4595              	.LASF261:
 4596 1b22 666C6173 		.ascii	"flashEraseDelay\000"
 4596      68457261 
 4596      73654465 
 4596      6C617900 
 4597              	.LASF65:
 4598 1b32 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4598      735F696E 
 4598      74657272 
 4598      75707473 
 4598      5F647730 
 4599              	.LASF180:
 4600 1b4e 49434552 		.ascii	"ICER\000"
 4600      00
 4601              	.LASF324:
 4602 1b53 73746174 		.ascii	"state\000"
 4602      6500
 4603              	.LASF132:
 4604 1b59 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4604      696E7465 
 4604      72727570 
 4604      74735F30 
 4604      5F495251 
 4605              	.LASF424:
 4606 1b6f 78546173 		.ascii	"xTaskCreate\000"
 4606      6B437265 
 4606      61746500 
 4607              	.LASF186:
 4608 1b7b 49414252 		.ascii	"IABR\000"
 4608      00
 4609              	.LASF26:
 4610 1b80 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4610      5F696E74 
 4610      65727275 
 4610      70745F76 
 4610      64645F49 
 4611              	.LASF49:
 4612 1b98 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4612      735F696E 
 4612      74657272 
 4612      75707473 
 4612      5F697063 
 4613              	.LASF0:
 4614 1bb5 52657365 		.ascii	"Reset_IRQn\000"
 4614      745F4952 
 4614      516E00
 4615              	.LASF307:
 4616 1bc0 63686172 		.ascii	"char_t\000"
 4616      5F7400
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 168


 4617              	.LASF257:
 4618 1bc7 666C6173 		.ascii	"flashRwwRequired\000"
 4618      68527777 
 4618      52657175 
 4618      69726564 
 4618      00
 4619              	.LASF286:
 4620 1bd8 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4620      50727443 
 4620      66674F66 
 4620      66736574 
 4620      00
 4621              	.LASF411:
 4622 1be9 746F7563 		.ascii	"touchDataQ\000"
 4622      68446174 
 4622      615100
 4623              	.LASF395:
 4624 1bf4 4E4F5F54 		.ascii	"NO_TOUCH\000"
 4624      4F554348 
 4624      00
 4625              	.LASF81:
 4626 1bfd 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4626      735F696E 
 4626      74657272 
 4626      75707473 
 4626      5F647731 
 4627              	.LASF68:
 4628 1c19 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4628      735F696E 
 4628      74657272 
 4628      75707473 
 4628      5F647730 
 4629              	.LASF213:
 4630 1c35 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4630      494E5452 
 4630      5F4D4153 
 4630      4B00
 4631              	.LASF2:
 4632 1c43 48617264 		.ascii	"HardFault_IRQn\000"
 4632      4661756C 
 4632      745F4952 
 4632      516E00
 4633              	.LASF159:
 4634 1c52 7369676E 		.ascii	"signed char\000"
 4634      65642063 
 4634      68617200 
 4635              	.LASF367:
 4636 1c5e 70657269 		.ascii	"period\000"
 4636      6F6400
 4637              	.LASF148:
 4638 1c65 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4638      5F696E74 
 4638      65727275 
 4638      70745F73 
 4638      61725F49 
 4639              	.LASF267:
 4640 1c7d 64774368 		.ascii	"dwChOffset\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 169


 4640      4F666673 
 4640      657400
 4641              	.LASF240:
 4642 1c88 63707573 		.ascii	"cpussIpcIrqNr\000"
 4642      73497063 
 4642      4972714E 
 4642      7200
 4643              	.LASF366:
 4644 1c96 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4644      74635F74 
 4644      6370776D 
 4644      5F636F75 
 4644      6E746572 
 4645              	.LASF270:
 4646 1cb2 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4646      43746C50 
 4646      7265656D 
 4646      70746162 
 4646      6C65506F 
 4647              	.LASF397:
 4648 1cc8 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4648      49435F43 
 4648      6C656172 
 4648      50656E64 
 4648      696E6749 
 4649              	.LASF435:
 4650 1cdf 6D61696E 		.ascii	"main\000"
 4650      00
 4651              	.LASF118:
 4652 1ce4 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4652      6D5F315F 
 4652      696E7465 
 4652      72727570 
 4652      74735F31 
 4653              	.LASF306:
 4654 1cff 63795F73 		.ascii	"cy_stc_device_t\000"
 4654      74635F64 
 4654      65766963 
 4654      655F7400 
 4655              	.LASF44:
 4656 1d0f 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4656      735F696E 
 4656      74657272 
 4656      75707473 
 4656      5F697063 
 4657              	.LASF431:
 4658 1d2b 5F5F656E 		.ascii	"__enable_irq\000"
 4658      61626C65 
 4658      5F697271 
 4658      00
 4659              	.LASF412:
 4660 1d38 7265644C 		.ascii	"redLED_buffer\000"
 4660      45445F62 
 4660      75666665 
 4660      7200
 4661              	.LASF182:
 4662 1d46 49535052 		.ascii	"ISPR\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 170


 4662      00
 4663              	.LASF59:
 4664 1d4b 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4664      696E7465 
 4664      72727570 
 4664      745F4952 
 4664      516E00
 4665              	.LASF354:
 4666 1d5e 696E6974 		.ascii	"initKey\000"
 4666      4B657900 
 4667              	.LASF93:
 4668 1d66 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4668      735F696E 
 4668      74657272 
 4668      75707473 
 4668      5F666175 
 4669              	.LASF312:
 4670 1d84 75696E74 		.ascii	"uint8\000"
 4670      3800
 4671              	.LASF311:
 4672 1d8a 646F7562 		.ascii	"double\000"
 4672      6C6500
 4673              	.LASF227:
 4674 1d91 70617373 		.ascii	"passBase\000"
 4674      42617365 
 4674      00
 4675              	.LASF264:
 4676 1d9a 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4676      6843746C 
 4676      4D61696E 
 4676      57733246 
 4676      72657100 
 4677              	.LASF10:
 4678 1dae 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4678      5F696E74 
 4678      65727275 
 4678      7074735F 
 4678      6770696F 
 4679              	.LASF205:
 4680 1dca 52455345 		.ascii	"RESERVED1\000"
 4680      52564544 
 4680      3100
 4681              	.LASF71:
 4682 1dd4 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4682      735F696E 
 4682      74657272 
 4682      75707473 
 4682      5F647730 
 4683              	.LASF241:
 4684 1df1 63707573 		.ascii	"cpussDwChNr\000"
 4684      73447743 
 4684      684E7200 
 4685              	.LASF343:
 4686 1dfd 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4686      74635F73 
 4686      63625F69 
 4686      32635F63 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 171


 4686      6F6E7465 
 4687              	.LASF202:
 4688 1e16 4346475F 		.ascii	"CFG_SIO\000"
 4688      53494F00 
 4689              	.LASF266:
 4690 1e1e 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4690      6843746C 
 4690      4D61696E 
 4690      57733446 
 4690      72657100 
 4691              	.LASF79:
 4692 1e32 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4692      735F696E 
 4692      74657272 
 4692      75707473 
 4692      5F647731 
 4693              	.LASF396:
 4694 1e4e 746F7563 		.ascii	"touch_data_t\000"
 4694      685F6461 
 4694      74615F74 
 4694      00
 4695              	.LASF105:
 4696 1e5b 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4696      6D5F305F 
 4696      696E7465 
 4696      72727570 
 4696      74735F35 
 4697              	.LASF31:
 4698 1e75 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4698      5F696E74 
 4698      65727275 
 4698      70745F62 
 4698      61636B75 
 4699              	.LASF94:
 4700 1e90 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4700      735F696E 
 4700      74657272 
 4700      7570745F 
 4700      63727970 
 4701              	.LASF97:
 4702 1eac 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4702      735F696E 
 4702      74657272 
 4702      75707473 
 4702      5F636D30 
 4703              	.LASF100:
 4704 1ecc 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4704      6D5F305F 
 4704      696E7465 
 4704      72727570 
 4704      74735F30 
 4705              	.LASF317:
 4706 1ee6 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4706      43425F49 
 4706      32435F41 
 4706      434B00
 4707              	.LASF82:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccZeDOtf.s 			page 172


 4708 1ef5 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4708      735F696E 
 4708      74657272 
 4708      75707473 
 4708      5F647731 
 4709              	.LASF236:
 4710 1f11 69706356 		.ascii	"ipcVersion\000"
 4710      65727369 
 4710      6F6E00
 4711              	.LASF38:
 4712 1f1c 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4712      735F696E 
 4712      74657272 
 4712      75707473 
 4712      5F697063 
 4713              	.LASF273:
 4714 1f38 70657269 		.ascii	"periTrCmdOffset\000"
 4714      5472436D 
 4714      644F6666 
 4714      73657400 
 4715              	.LASF58:
 4716 1f48 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4716      375F696E 
 4716      74657272 
 4716      7570745F 
 4716      4952516E 
 4717              	.LASF313:
 4718 1f5d 696E7472 		.ascii	"intrSrc\000"
 4718      53726300 
 4719              	.LASF332:
 4720 1f65 736C6176 		.ascii	"slaveStatus\000"
 4720      65537461 
 4720      74757300 
 4721              	.LASF98:
 4722 1f71 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4722      735F696E 
 4722      74657272 
 4722      75707473 
 4722      5F636D34 
 4723              	.LASF110:
 4724 1f91 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4724      6D5F315F 
 4724      696E7465 
 4724      72727570 
 4724      74735F32 
 4725              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
