/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  reg [16:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_51z;
  wire [12:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[123] | in_data[146]) & (celloutsig_1_0z | in_data[139]));
  assign celloutsig_0_7z = ~((celloutsig_0_3z[1] | celloutsig_0_5z[12]) & (celloutsig_0_1z | celloutsig_0_5z[1]));
  assign celloutsig_0_11z = ~((celloutsig_0_3z[0] | celloutsig_0_8z[3]) & (celloutsig_0_5z[8] | celloutsig_0_9z[15]));
  assign celloutsig_0_45z = celloutsig_0_26z ^ celloutsig_0_27z[6];
  assign celloutsig_1_19z = celloutsig_1_9z[2] ^ celloutsig_1_8z[9];
  assign celloutsig_0_12z = celloutsig_0_9z[16] ^ celloutsig_0_5z[8];
  assign celloutsig_0_13z = celloutsig_0_11z ^ in_data[66];
  assign celloutsig_0_22z = celloutsig_0_14z[1] ^ celloutsig_0_6z[0];
  assign celloutsig_0_24z = celloutsig_0_6z[3] ^ celloutsig_0_23z[5];
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[64], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 7'h00;
    else _10_ <= { celloutsig_0_40z, celloutsig_0_45z };
  assign out_data[38:32] = _10_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= in_data[122:120];
  assign celloutsig_0_33z = { celloutsig_0_5z[3:0], celloutsig_0_23z } >= { celloutsig_0_4z[4:3], celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_9z[18:12], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z } >= celloutsig_0_8z[16:4];
  assign celloutsig_1_3z = { in_data[144:120], celloutsig_1_0z } && in_data[164:139];
  assign celloutsig_0_1z = in_data[48:38] && in_data[25:15];
  assign celloutsig_0_5z = { celloutsig_0_3z[8:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[73:62], celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[11:0], celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_5z[9:8], celloutsig_0_8z } % { 1'h1, celloutsig_0_3z[8:7], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_40z = ~ { celloutsig_0_32z[9:5], celloutsig_0_33z };
  assign celloutsig_0_51z = ~ { celloutsig_0_9z[7:0], celloutsig_0_5z };
  assign celloutsig_0_10z = ~ { celloutsig_0_9z[14:11], celloutsig_0_7z };
  assign celloutsig_1_0z = & in_data[156:151];
  assign celloutsig_1_6z = & celloutsig_1_4z[4:0];
  assign celloutsig_0_15z = & celloutsig_0_9z[5:2];
  assign celloutsig_0_26z = & { celloutsig_0_24z, celloutsig_0_18z[5], celloutsig_0_2z };
  assign celloutsig_1_18z = | { celloutsig_1_11z[23:21], celloutsig_1_0z };
  assign celloutsig_0_16z = | { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[93:87], celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[78:75] << celloutsig_0_0z;
  assign celloutsig_1_11z = { celloutsig_1_8z[9:0], celloutsig_1_0z, celloutsig_1_9z } << { in_data[189:168], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[63:53], celloutsig_0_0z, celloutsig_0_4z } << { in_data[61:43], celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_8z[5:4], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z } << { celloutsig_0_14z[15:0], celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_5z[9:6], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_20z } << { celloutsig_0_17z[4:1], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z } >>> celloutsig_0_3z[9:5];
  assign celloutsig_1_4z = { celloutsig_1_2z[6:0], celloutsig_1_0z } >>> in_data[156:149];
  assign celloutsig_1_9z = in_data[134:122] >>> { celloutsig_1_5z[8:6], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[43:40] - in_data[46:43];
  assign celloutsig_1_5z = { in_data[159:152], celloutsig_1_1z } - { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } - { celloutsig_0_8z[7:0], celloutsig_0_12z };
  assign celloutsig_0_23z = celloutsig_0_9z[16:11] - celloutsig_0_9z[8:3];
  assign celloutsig_0_3z = { in_data[36:28], celloutsig_0_1z } - { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[154:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } ^ in_data[163:156];
  assign celloutsig_1_8z = { celloutsig_1_2z[6:1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, _00_ } ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_17z = celloutsig_0_9z[18:14] ^ { celloutsig_0_10z[2:0], celloutsig_0_11z, celloutsig_0_16z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_32z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_32z = { celloutsig_0_19z[15:3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_15z };
  assign { out_data[128], out_data[96], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z };
endmodule
