#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec  2 00:27:57 2024
# Process ID: 1732847
# Current directory: /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v
# Command line: vivado -mode batch -source /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv -log /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.log 
# Log file: /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.log
# Journal file: /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/vivado.jou
#-----------------------------------------------------------
source /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv
# set vv [version -short]
# if { [regexp {(\d+)\.(\d+).*} $vv all major minor] } {
#   if { ($major < 2020) || ($major == 2020 && $minor < 2) } {
#     puts "Vivado version (v${vv}) is not compatible with version used for the Catapult library (v2020.2)."
#   }
# }
Vivado version (v2019.2) is not compatible with version used for the Catapult library (v2020.2).
# puts "-- Requested 4 fractional digits for design 'dut' timing"
-- Requested 4 fractional digits for design 'dut' timing
# puts "-- Requested 4 fractional digits for design 'dut' capacitance"
-- Requested 4 fractional digits for design 'dut' capacitance
# puts "-- Characterization mode: p2p "
-- Characterization mode: p2p 
# puts "-- Synthesis Timing report: '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/timing_summary_synth.rpt' "
-- Synthesis Timing report: '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/timing_summary_synth.rpt' 
# puts "-- Synthesis Utilization report: '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/utilization_synth.rpt' "
-- Synthesis Utilization report: '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/utilization_synth.rpt' 
# if { ([info exists env(Xilinx_RUN_PNR)] && $env(Xilinx_RUN_PNR) ) || 
#      ([info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) ) } {
# puts "-- Routed Timing report: '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/timing_summary_routed.rpt' "
# puts "-- Routed Utilization report: '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/utilization_placed.rpt' "
# }
# global env
# set CATAPULT_HOME "/opt/siemens/catapult/2024.1_2-1117371/Mgc_home"
# set RTL_TOOL_SCRIPT_DIR /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v
# set RTL_TOOL_SCRIPT_DIR [file dirname [file normalize [info script] ] ]
# puts "-- RTL_TOOL_SCRIPT_DIR is set to '$RTL_TOOL_SCRIPT_DIR' "
-- RTL_TOOL_SCRIPT_DIR is set to '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v' 
# puts "==========================================="
===========================================
# puts "Catapult driving Vivado in Non-Project mode"
Catapult driving Vivado in Non-Project mode
# puts "==========================================="
===========================================
# set outputDir /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v
# set outputDir $RTL_TOOL_SCRIPT_DIR
# create_project -force tcl_v
# read_verilog $CATAPULT_HOME/pkgs/siflibs/ccs_in_wait_v1.v
# read_verilog $CATAPULT_HOME/pkgs/siflibs/ccs_out_wait_v1.v
# read_verilog $CATAPULT_HOME/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
# read_verilog $CATAPULT_HOME/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# read_verilog ../rtl_dutmgc_rom_33_960_17_1.v
# read_verilog ../rtl_dutmgc_rom_34_384_12_1.v
# read_verilog ../rtl_dutmgc_rom_35_960_17_1.v
# read_verilog ../rtl_dutmgc_rom_36_384_13_1.v
# read_verilog ../rtl_dutmgc_rom_37_36864_8_1.v
# read_verilog ../rtl_dutmgc_rom_38_36864_8_1.v
# read_verilog ../rtl_dutmgc_rom_39_36864_8_1.v
# read_verilog ../rtl_dutmgc_rom_40_1920_40_1.v
# read_verilog ../rtl_dutmgc_rom_41_1920_40_1.v
# read_verilog ../rtl_dutmgc_rom_42_36864_8_1.v
# read_verilog ../rtl.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# read_xdc $outputDir/rtl.v.xv.sdc
# set_property part xc7z020clg484-1 [current_project]
# synth_design   -cascade_dsp auto  -top dut -part xc7z020clg484-1 -mode out_of_context  -include_dirs "" 
Command: synth_design -cascade_dsp auto -top dut -part xc7z020clg484-1 -mode out_of_context -include_dirs {}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1732875 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2256.355 ; gain = 240.633 ; free physical = 2447 ; free virtual = 14782
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dut' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:13450]
INFO: [Synth 8-6157] synthesizing module 'mgc_div' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 72 - type: integer 
	Parameter width_b bound to: 61 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div' (1#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
	Parameter addr_width bound to: 9 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter depth bound to: 384 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter suppress_sim_read_addr_range_errs bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:35]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW' (2#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW__parameterized0' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
	Parameter addr_width bound to: 9 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 384 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter suppress_sim_read_addr_range_errs bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW__parameterized0' (2#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW__parameterized1' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
	Parameter addr_width bound to: 12 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter depth bound to: 2304 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter suppress_sim_read_addr_range_errs bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW__parameterized1' (2#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW__parameterized2' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
	Parameter addr_width bound to: 6 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter depth bound to: 48 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter suppress_sim_read_addr_range_errs bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW__parameterized2' (2#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v:16]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:738]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_40_384_1_384_40_1_gen' (3#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:738]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:700]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_9_40_384_1_384_40_1_gen' (4#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:700]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_5_9_8_384_1_384_8_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:662]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_5_9_8_384_1_384_8_1_gen' (5#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:662]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:624]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_9_40_384_1_384_40_1_gen' (6#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:624]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:586]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_9_40_384_1_384_40_1_gen' (7#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:586]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:548]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_9_40_384_1_384_40_1_gen' (8#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:548]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:510]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_9_40_384_1_384_40_1_gen' (9#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:510]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:472]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_9_40_384_1_384_40_1_gen' (10#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:472]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:434]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_9_40_384_1_384_40_1_gen' (11#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:434]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:396]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_9_40_384_1_384_40_1_gen' (12#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:396]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:358]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_9_40_384_1_384_40_1_gen' (13#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:358]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_12_40_2304_1_2304_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:320]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_12_40_2304_1_2304_40_1_gen' (14#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:320]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_12_40_2304_1_2304_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:282]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_12_40_2304_1_2304_40_1_gen' (15#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:282]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_12_40_2304_1_2304_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:244]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_12_40_2304_1_2304_40_1_gen' (16#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:244]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_17_6_40_48_1_48_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:206]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_17_6_40_48_1_48_40_1_gen' (17#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:206]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_18_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:168]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_18_9_40_384_1_384_40_1_gen' (18#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:168]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_19_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_19_9_40_384_1_384_40_1_gen' (19#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:130]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_20_9_8_384_1_384_8_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_20_9_8_384_1_384_8_1_gen' (20#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:92]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_21_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:54]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_21_9_40_384_1_384_40_1_gen' (21#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:54]
INFO: [Synth 8-6157] synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_22_9_40_384_1_384_40_1_gen' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:16]
INFO: [Synth 8-6155] done synthesizing module 'dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_22_9_40_384_1_384_40_1_gen' (22#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:16]
INFO: [Synth 8-6157] synthesizing module 'dut_core' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3263]
INFO: [Synth 8-6157] synthesizing module 'mgc_div__parameterized0' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 56 - type: integer 
	Parameter width_b bound to: 40 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div__parameterized0' (22#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'mgc_div__parameterized1' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 72 - type: integer 
	Parameter width_b bound to: 60 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div__parameterized1' (22#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'mgc_div__parameterized2' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
	Parameter width_a bound to: 40 - type: integer 
	Parameter width_b bound to: 40 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div__parameterized2' (22#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v:1]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_33_960_17_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_33_960_17_1.v:11]
	Parameter n_width bound to: 17 - type: integer 
	Parameter n_size bound to: 960 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 10 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_33_960_17_1' (23#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_33_960_17_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_34_384_12_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_34_384_12_1.v:11]
	Parameter n_width bound to: 12 - type: integer 
	Parameter n_size bound to: 384 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 9 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_34_384_12_1' (24#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_34_384_12_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_35_960_17_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_35_960_17_1.v:11]
	Parameter n_width bound to: 17 - type: integer 
	Parameter n_size bound to: 960 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 10 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_35_960_17_1' (25#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_35_960_17_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_36_384_13_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_36_384_13_1.v:11]
	Parameter n_width bound to: 13 - type: integer 
	Parameter n_size bound to: 384 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 9 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_36_384_13_1' (26#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_36_384_13_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_37_36864_8_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_37_36864_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 36864 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 16 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_37_36864_8_1' (27#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_37_36864_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_38_36864_8_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_38_36864_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 36864 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 16 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_38_36864_8_1' (28#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_38_36864_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_39_36864_8_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_39_36864_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 36864 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 16 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_39_36864_8_1' (29#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_39_36864_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_40_1920_40_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_40_1920_40_1.v:11]
	Parameter n_width bound to: 40 - type: integer 
	Parameter n_size bound to: 1920 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 11 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_40_1920_40_1' (30#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_40_1920_40_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_41_1920_40_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_41_1920_40_1.v:11]
	Parameter n_width bound to: 40 - type: integer 
	Parameter n_size bound to: 1920 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 11 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_41_1920_40_1' (31#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_41_1920_40_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dutmgc_rom_42_36864_8_1' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_42_36864_8_1.v:11]
	Parameter n_width bound to: 8 - type: integer 
	Parameter n_size bound to: 36864 - type: integer 
	Parameter n_numports bound to: 1 - type: integer 
	Parameter n_addr_w bound to: 16 - type: integer 
	Parameter n_inreg bound to: 0 - type: integer 
	Parameter n_outreg bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dutmgc_rom_42_36864_8_1' (32#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl_dutmgc_rom_42_36864_8_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_in_rsci' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3220]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_v1' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v:19]
	Parameter rscid bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter stallOff bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_v1' (33#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v:19]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_in_rsci_strm_in_wait_ctrl' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3159]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_in_rsci_strm_in_wait_ctrl' (34#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3159]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_in_rsci' (35#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3220]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_out_rsci' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3177]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1' [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v:19]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter stallOff bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1' (36#1) [/opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v:19]
INFO: [Synth 8-6157] synthesizing module 'dut_core_strm_out_rsci_strm_out_wait_ctrl' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3141]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_out_rsci_strm_out_wait_ctrl' (37#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3141]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_strm_out_rsci' (38#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3177]
INFO: [Synth 8-6157] synthesizing module 'dut_core_staller' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3120]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_staller' (39#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3120]
INFO: [Synth 8-6157] synthesizing module 'dut_core_wait_dp' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3089]
INFO: [Synth 8-6155] done synthesizing module 'dut_core_wait_dp' (40#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3089]
INFO: [Synth 8-6157] synthesizing module 'dut_core_core_fsm' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:777]
	Parameter main_C_0 bound to: 9'b000000000 
	Parameter for_for_C_0 bound to: 9'b000000001 
	Parameter for_for_C_1 bound to: 9'b000000010 
	Parameter for_for_C_2 bound to: 9'b000000011 
	Parameter main_C_1 bound to: 9'b000000100 
	Parameter main_C_2 bound to: 9'b000000101 
	Parameter main_C_3 bound to: 9'b000000110 
	Parameter main_C_4 bound to: 9'b000000111 
	Parameter main_C_5 bound to: 9'b000001000 
	Parameter main_C_6 bound to: 9'b000001001 
	Parameter compute_sqrt_for_C_0 bound to: 9'b000001010 
	Parameter compute_sqrt_for_C_1 bound to: 9'b000001011 
	Parameter compute_sqrt_for_C_2 bound to: 9'b000001100 
	Parameter compute_sqrt_for_C_3 bound to: 9'b000001101 
	Parameter compute_sqrt_for_C_4 bound to: 9'b000001110 
	Parameter compute_sqrt_for_C_5 bound to: 9'b000001111 
	Parameter compute_sqrt_for_C_6 bound to: 9'b000010000 
	Parameter compute_sqrt_for_C_7 bound to: 9'b000010001 
	Parameter compute_sqrt_for_C_8 bound to: 9'b000010010 
	Parameter compute_sqrt_for_C_9 bound to: 9'b000010011 
	Parameter compute_sqrt_for_C_10 bound to: 9'b000010100 
	Parameter compute_sqrt_for_C_11 bound to: 9'b000010101 
	Parameter compute_sqrt_for_C_12 bound to: 9'b000010110 
	Parameter compute_sqrt_for_C_13 bound to: 9'b000010111 
	Parameter compute_sqrt_for_C_14 bound to: 9'b000011000 
	Parameter compute_sqrt_for_C_15 bound to: 9'b000011001 
	Parameter main_C_7 bound to: 9'b000011010 
	Parameter main_C_8 bound to: 9'b000011011 
	Parameter main_C_9 bound to: 9'b000011100 
	Parameter main_C_10 bound to: 9'b000011101 
	Parameter main_C_11 bound to: 9'b000011110 
	Parameter main_C_12 bound to: 9'b000011111 
	Parameter main_C_13 bound to: 9'b000100000 
	Parameter main_C_14 bound to: 9'b000100001 
	Parameter main_C_15 bound to: 9'b000100010 
	Parameter main_C_16 bound to: 9'b000100011 
	Parameter main_C_17 bound to: 9'b000100100 
	Parameter main_C_18 bound to: 9'b000100101 
	Parameter main_C_19 bound to: 9'b000100110 
	Parameter main_C_20 bound to: 9'b000100111 
	Parameter main_C_21 bound to: 9'b000101000 
	Parameter main_C_22 bound to: 9'b000101001 
	Parameter main_C_23 bound to: 9'b000101010 
	Parameter main_C_24 bound to: 9'b000101011 
	Parameter main_C_25 bound to: 9'b000101100 
	Parameter main_C_26 bound to: 9'b000101101 
	Parameter main_C_27 bound to: 9'b000101110 
	Parameter main_C_28 bound to: 9'b000101111 
	Parameter main_C_29 bound to: 9'b000110000 
	Parameter main_C_30 bound to: 9'b000110001 
	Parameter main_C_31 bound to: 9'b000110010 
	Parameter main_C_32 bound to: 9'b000110011 
	Parameter main_C_33 bound to: 9'b000110100 
	Parameter main_C_34 bound to: 9'b000110101 
	Parameter main_C_35 bound to: 9'b000110110 
	Parameter main_C_36 bound to: 9'b000110111 
	Parameter main_C_37 bound to: 9'b000111000 
	Parameter main_C_38 bound to: 9'b000111001 
	Parameter RMS_NORM_LOOP_2_C_0 bound to: 9'b000111010 
	Parameter RMS_NORM_LOOP_2_C_1 bound to: 9'b000111011 
	Parameter RMS_NORM_LOOP_2_C_2 bound to: 9'b000111100 
	Parameter RMS_NORM_LOOP_2_C_3 bound to: 9'b000111101 
	Parameter RMS_NORM_LOOP_2_C_4 bound to: 9'b000111110 
	Parameter RMS_NORM_LOOP_2_C_5 bound to: 9'b000111111 
	Parameter main_C_39 bound to: 9'b001000000 
	Parameter main_C_40 bound to: 9'b001000001 
	Parameter main_C_41 bound to: 9'b001000010 
	Parameter main_C_42 bound to: 9'b001000011 
	Parameter main_C_43 bound to: 9'b001000100 
	Parameter main_C_44 bound to: 9'b001000101 
	Parameter main_C_45 bound to: 9'b001000110 
	Parameter main_C_46 bound to: 9'b001000111 
	Parameter main_C_47 bound to: 9'b001001000 
	Parameter main_C_48 bound to: 9'b001001001 
	Parameter main_C_49 bound to: 9'b001001010 
	Parameter main_C_50 bound to: 9'b001001011 
	Parameter main_C_51 bound to: 9'b001001100 
	Parameter main_C_52 bound to: 9'b001001101 
	Parameter main_C_53 bound to: 9'b001001110 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_C_0 bound to: 9'b001001111 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_C_1 bound to: 9'b001010000 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_C_2 bound to: 9'b001010001 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_C_3 bound to: 9'b001010010 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_C_4 bound to: 9'b001010011 
	Parameter QUANTIZE_ACTIVATION_LOOP_4_C_0 bound to: 9'b001010100 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_C_0 bound to: 9'b001010101 
	Parameter attention_5_1_384_384_8_48_q_proj_re_vinit_C_0 bound to: 9'b001010110 
	Parameter attention_5_1_384_384_8_48_q_proj_re_vinit_C_1 bound to: 9'b001010111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_4_C_0 bound to: 9'b001011000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_C_0 bound to: 9'b001011001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_C_1 bound to: 9'b001011010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_C_2 bound to: 9'b001011011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_C_3 bound to: 9'b001011100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_C_4 bound to: 9'b001011101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_C_5 bound to: 9'b001011110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_4_C_1 bound to: 9'b001011111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_3_C_0 bound to: 9'b001100000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_0 bound to: 9'b001100001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_1 bound to: 9'b001100010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_2 bound to: 9'b001100011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_3 bound to: 9'b001100100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_4 bound to: 9'b001100101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_5 bound to: 9'b001100110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_6 bound to: 9'b001100111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_7 bound to: 9'b001101000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_8 bound to: 9'b001101001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_9 bound to: 9'b001101010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_10 bound to: 9'b001101011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_11 bound to: 9'b001101100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_12 bound to: 9'b001101101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_13 bound to: 9'b001101110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_14 bound to: 9'b001101111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_15 bound to: 9'b001110000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_16 bound to: 9'b001110001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_17 bound to: 9'b001110010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_18 bound to: 9'b001110011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_19 bound to: 9'b001110100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_20 bound to: 9'b001110101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_21 bound to: 9'b001110110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_22 bound to: 9'b001110111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_23 bound to: 9'b001111000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_24 bound to: 9'b001111001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_25 bound to: 9'b001111010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_26 bound to: 9'b001111011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_27 bound to: 9'b001111100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_28 bound to: 9'b001111101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_29 bound to: 9'b001111110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_30 bound to: 9'b001111111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_31 bound to: 9'b010000000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_32 bound to: 9'b010000001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_33 bound to: 9'b010000010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_34 bound to: 9'b010000011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_35 bound to: 9'b010000100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_36 bound to: 9'b010000101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_37 bound to: 9'b010000110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_38 bound to: 9'b010000111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_39 bound to: 9'b010001000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_40 bound to: 9'b010001001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_41 bound to: 9'b010001010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_42 bound to: 9'b010001011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_43 bound to: 9'b010001100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_44 bound to: 9'b010001101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_45 bound to: 9'b010001110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_46 bound to: 9'b010001111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_47 bound to: 9'b010010000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_48 bound to: 9'b010010001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_49 bound to: 9'b010010010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_50 bound to: 9'b010010011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_51 bound to: 9'b010010100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_52 bound to: 9'b010010101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_53 bound to: 9'b010010110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_54 bound to: 9'b010010111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_55 bound to: 9'b010011000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_56 bound to: 9'b010011001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_57 bound to: 9'b010011010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_58 bound to: 9'b010011011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_59 bound to: 9'b010011100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_60 bound to: 9'b010011101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_61 bound to: 9'b010011110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_62 bound to: 9'b010011111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_63 bound to: 9'b010100000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_64 bound to: 9'b010100001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_C_65 bound to: 9'b010100010 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_C_0 bound to: 9'b010100011 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_C_1 bound to: 9'b010100100 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_C_2 bound to: 9'b010100101 
	Parameter RESHAPE_2D_TO_3D_LOOP_2_C_0 bound to: 9'b010100110 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_2_C_0 bound to: 9'b010100111 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_2_C_1 bound to: 9'b010101000 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_2_C_2 bound to: 9'b010101001 
	Parameter RESHAPE_2D_TO_3D_LOOP_3_2_C_3 bound to: 9'b010101010 
	Parameter RESHAPE_2D_TO_3D_LOOP_2_2_C_0 bound to: 9'b010101011 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_0 bound to: 9'b010101100 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_1 bound to: 9'b010101101 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_2 bound to: 9'b010101110 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_3 bound to: 9'b010101111 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_6_C_4 bound to: 9'b010110000 
	Parameter APPLY_ROTARY_POS_EMB_LOOP_4_C_0 bound to: 9'b010110001 
	Parameter CACHE_UPDATE_LOOP_3_C_0 bound to: 9'b010110010 
	Parameter CACHE_UPDATE_LOOP_3_C_1 bound to: 9'b010110011 
	Parameter CACHE_UPDATE_LOOP_3_C_2 bound to: 9'b010110100 
	Parameter CACHE_UPDATE_LOOP_2_C_0 bound to: 9'b010110101 
	Parameter CACHE_UPDATE_LOOP_1_C_0 bound to: 9'b010110110 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0 bound to: 9'b010110111 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_1 bound to: 9'b010111000 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2 bound to: 9'b010111001 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0 bound to: 9'b010111010 
	Parameter TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0 bound to: 9'b010111011 
	Parameter GEMM_3D_FLOAT_LOOP_3_C_0 bound to: 9'b010111100 
	Parameter GEMM_3D_FLOAT_LOOP_3_C_1 bound to: 9'b010111101 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_0 bound to: 9'b010111110 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_1 bound to: 9'b010111111 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_2 bound to: 9'b011000000 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_3 bound to: 9'b011000001 
	Parameter GEMM_3D_FLOAT_LOOP_4_C_4 bound to: 9'b011000010 
	Parameter GEMM_3D_FLOAT_LOOP_3_C_2 bound to: 9'b011000011 
	Parameter GEMM_3D_FLOAT_LOOP_1_C_0 bound to: 9'b011000100 
	Parameter SF_LOOP_3_C_0 bound to: 9'b011000101 
	Parameter SF_LOOP_3_C_1 bound to: 9'b011000110 
	Parameter SF_LOOP_3_C_2 bound to: 9'b011000111 
	Parameter SF_LOOP_3_C_3 bound to: 9'b011001000 
	Parameter SF_LOOP_3_C_4 bound to: 9'b011001001 
	Parameter SF_LOOP_3_C_5 bound to: 9'b011001010 
	Parameter SF_LOOP_3_C_6 bound to: 9'b011001011 
	Parameter SF_LOOP_3_C_7 bound to: 9'b011001100 
	Parameter SF_LOOP_3_C_8 bound to: 9'b011001101 
	Parameter SF_LOOP_3_C_9 bound to: 9'b011001110 
	Parameter SF_LOOP_3_C_10 bound to: 9'b011001111 
	Parameter SF_LOOP_3_C_11 bound to: 9'b011010000 
	Parameter SF_LOOP_3_C_12 bound to: 9'b011010001 
	Parameter SF_LOOP_1_C_0 bound to: 9'b011010010 
	Parameter SOFTMAX_LOOP_1_C_0 bound to: 9'b011010011 
	Parameter SOFTMAX_LOOP_1_C_1 bound to: 9'b011010100 
	Parameter SOFTMAX_LOOP_3_C_0 bound to: 9'b011010101 
	Parameter SOFTMAX_LOOP_3_C_1 bound to: 9'b011010110 
	Parameter SOFTMAX_LOOP_4_C_0 bound to: 9'b011010111 
	Parameter SOFTMAX_LOOP_4_C_1 bound to: 9'b011011000 
	Parameter SOFTMAX_LOOP_4_C_2 bound to: 9'b011011001 
	Parameter SOFTMAX_LOOP_4_C_3 bound to: 9'b011011010 
	Parameter SOFTMAX_LOOP_4_C_4 bound to: 9'b011011011 
	Parameter SOFTMAX_LOOP_5_C_0 bound to: 9'b011011100 
	Parameter SOFTMAX_LOOP_5_C_1 bound to: 9'b011011101 
	Parameter SOFTMAX_LOOP_5_C_2 bound to: 9'b011011110 
	Parameter SOFTMAX_LOOP_5_C_3 bound to: 9'b011011111 
	Parameter SOFTMAX_LOOP_5_C_4 bound to: 9'b011100000 
	Parameter SOFTMAX_LOOP_5_C_5 bound to: 9'b011100001 
	Parameter SOFTMAX_LOOP_5_C_6 bound to: 9'b011100010 
	Parameter SOFTMAX_LOOP_5_C_7 bound to: 9'b011100011 
	Parameter SOFTMAX_LOOP_5_C_8 bound to: 9'b011100100 
	Parameter SOFTMAX_LOOP_5_C_9 bound to: 9'b011100101 
	Parameter SOFTMAX_LOOP_5_C_10 bound to: 9'b011100110 
	Parameter SOFTMAX_LOOP_5_C_11 bound to: 9'b011100111 
	Parameter SOFTMAX_LOOP_5_C_12 bound to: 9'b011101000 
	Parameter SOFTMAX_LOOP_5_C_13 bound to: 9'b011101001 
	Parameter SOFTMAX_LOOP_5_C_14 bound to: 9'b011101010 
	Parameter SOFTMAX_LOOP_5_C_15 bound to: 9'b011101011 
	Parameter SOFTMAX_LOOP_5_C_16 bound to: 9'b011101100 
	Parameter SOFTMAX_LOOP_5_C_17 bound to: 9'b011101101 
	Parameter SOFTMAX_LOOP_5_C_18 bound to: 9'b011101110 
	Parameter SOFTMAX_LOOP_5_C_19 bound to: 9'b011101111 
	Parameter SOFTMAX_LOOP_5_C_20 bound to: 9'b011110000 
	Parameter SOFTMAX_LOOP_5_C_21 bound to: 9'b011110001 
	Parameter SOFTMAX_LOOP_1_C_2 bound to: 9'b011110010 
	Parameter GEMM_3D_FLOAT_LOOP_3_1_C_0 bound to: 9'b011110011 
	Parameter GEMM_3D_FLOAT_LOOP_3_1_C_1 bound to: 9'b011110100 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_0 bound to: 9'b011110101 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_1 bound to: 9'b011110110 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_2 bound to: 9'b011110111 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_3 bound to: 9'b011111000 
	Parameter GEMM_3D_FLOAT_LOOP_4_1_C_4 bound to: 9'b011111001 
	Parameter GEMM_3D_FLOAT_LOOP_3_1_C_2 bound to: 9'b011111010 
	Parameter GEMM_3D_FLOAT_LOOP_1_1_C_0 bound to: 9'b011111011 
	Parameter ATTN_2D_LOOP_3_C_0 bound to: 9'b011111100 
	Parameter ATTN_2D_LOOP_3_C_1 bound to: 9'b011111101 
	Parameter ATTN_2D_LOOP_3_C_2 bound to: 9'b011111110 
	Parameter ATTN_2D_LOOP_2_C_0 bound to: 9'b011111111 
	Parameter RMS_NORM_LOOP_1_2_C_0 bound to: 9'b100000000 
	Parameter RMS_NORM_LOOP_1_2_C_1 bound to: 9'b100000001 
	Parameter RMS_NORM_LOOP_1_2_C_2 bound to: 9'b100000010 
	Parameter RMS_NORM_LOOP_1_2_C_3 bound to: 9'b100000011 
	Parameter main_C_54 bound to: 9'b100000100 
	Parameter main_C_55 bound to: 9'b100000101 
	Parameter main_C_56 bound to: 9'b100000110 
	Parameter main_C_57 bound to: 9'b100000111 
	Parameter main_C_58 bound to: 9'b100001000 
	Parameter main_C_59 bound to: 9'b100001001 
	Parameter compute_sqrt_1_for_C_0 bound to: 9'b100001010 
	Parameter compute_sqrt_1_for_C_1 bound to: 9'b100001011 
	Parameter compute_sqrt_1_for_C_2 bound to: 9'b100001100 
	Parameter compute_sqrt_1_for_C_3 bound to: 9'b100001101 
	Parameter compute_sqrt_1_for_C_4 bound to: 9'b100001110 
	Parameter compute_sqrt_1_for_C_5 bound to: 9'b100001111 
	Parameter compute_sqrt_1_for_C_6 bound to: 9'b100010000 
	Parameter compute_sqrt_1_for_C_7 bound to: 9'b100010001 
	Parameter compute_sqrt_1_for_C_8 bound to: 9'b100010010 
	Parameter compute_sqrt_1_for_C_9 bound to: 9'b100010011 
	Parameter compute_sqrt_1_for_C_10 bound to: 9'b100010100 
	Parameter compute_sqrt_1_for_C_11 bound to: 9'b100010101 
	Parameter compute_sqrt_1_for_C_12 bound to: 9'b100010110 
	Parameter compute_sqrt_1_for_C_13 bound to: 9'b100010111 
	Parameter compute_sqrt_1_for_C_14 bound to: 9'b100011000 
	Parameter compute_sqrt_1_for_C_15 bound to: 9'b100011001 
	Parameter main_C_60 bound to: 9'b100011010 
	Parameter main_C_61 bound to: 9'b100011011 
	Parameter main_C_62 bound to: 9'b100011100 
	Parameter main_C_63 bound to: 9'b100011101 
	Parameter main_C_64 bound to: 9'b100011110 
	Parameter main_C_65 bound to: 9'b100011111 
	Parameter main_C_66 bound to: 9'b100100000 
	Parameter main_C_67 bound to: 9'b100100001 
	Parameter main_C_68 bound to: 9'b100100010 
	Parameter main_C_69 bound to: 9'b100100011 
	Parameter main_C_70 bound to: 9'b100100100 
	Parameter main_C_71 bound to: 9'b100100101 
	Parameter main_C_72 bound to: 9'b100100110 
	Parameter main_C_73 bound to: 9'b100100111 
	Parameter main_C_74 bound to: 9'b100101000 
	Parameter main_C_75 bound to: 9'b100101001 
	Parameter main_C_76 bound to: 9'b100101010 
	Parameter main_C_77 bound to: 9'b100101011 
	Parameter main_C_78 bound to: 9'b100101100 
	Parameter RMS_NORM_LOOP_2_2_C_0 bound to: 9'b100101101 
	Parameter RMS_NORM_LOOP_2_2_C_1 bound to: 9'b100101110 
	Parameter RMS_NORM_LOOP_2_2_C_2 bound to: 9'b100101111 
	Parameter RMS_NORM_LOOP_2_2_C_3 bound to: 9'b100110000 
	Parameter RMS_NORM_LOOP_2_2_C_4 bound to: 9'b100110001 
	Parameter RMS_NORM_LOOP_2_2_C_5 bound to: 9'b100110010 
	Parameter main_C_79 bound to: 9'b100110011 
	Parameter main_C_80 bound to: 9'b100110100 
	Parameter main_C_81 bound to: 9'b100110101 
	Parameter main_C_82 bound to: 9'b100110110 
	Parameter main_C_83 bound to: 9'b100110111 
	Parameter main_C_84 bound to: 9'b100111000 
	Parameter main_C_85 bound to: 9'b100111001 
	Parameter main_C_86 bound to: 9'b100111010 
	Parameter main_C_87 bound to: 9'b100111011 
	Parameter main_C_88 bound to: 9'b100111100 
	Parameter main_C_89 bound to: 9'b100111101 
	Parameter main_C_90 bound to: 9'b100111110 
	Parameter main_C_91 bound to: 9'b100111111 
	Parameter main_C_92 bound to: 9'b101000000 
	Parameter main_C_93 bound to: 9'b101000001 
	Parameter main_C_94 bound to: 9'b101000010 
	Parameter main_C_95 bound to: 9'b101000011 
	Parameter main_C_96 bound to: 9'b101000100 
	Parameter main_C_97 bound to: 9'b101000101 
	Parameter main_C_98 bound to: 9'b101000110 
	Parameter main_C_99 bound to: 9'b101000111 
	Parameter main_C_100 bound to: 9'b101001000 
	Parameter main_C_101 bound to: 9'b101001001 
	Parameter main_C_102 bound to: 9'b101001010 
	Parameter main_C_103 bound to: 9'b101001011 
	Parameter main_C_104 bound to: 9'b101001100 
	Parameter main_C_105 bound to: 9'b101001101 
	Parameter main_C_106 bound to: 9'b101001110 
	Parameter main_C_107 bound to: 9'b101001111 
	Parameter main_C_108 bound to: 9'b101010000 
	Parameter main_C_109 bound to: 9'b101010001 
	Parameter main_C_110 bound to: 9'b101010010 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_1_C_0 bound to: 9'b101010011 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_1_C_1 bound to: 9'b101010100 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_1_C_2 bound to: 9'b101010101 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_1_C_3 bound to: 9'b101010110 
	Parameter QUANTIZE_ACTIVATION_LOOP_5_1_C_4 bound to: 9'b101010111 
	Parameter QUANTIZE_ACTIVATION_LOOP_4_1_C_0 bound to: 9'b101011000 
	Parameter QUANTIZE_ACTIVATION_LOOP_3_1_C_0 bound to: 9'b101011001 
	Parameter output_vinit_C_0 bound to: 9'b101011010 
	Parameter output_vinit_C_1 bound to: 9'b101011011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0 bound to: 9'b101011100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_0 bound to: 9'b101011101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_1 bound to: 9'b101011110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_2 bound to: 9'b101011111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3 bound to: 9'b101100000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1 bound to: 9'b101100001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0 bound to: 9'b101100010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_0 bound to: 9'b101100011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_1 bound to: 9'b101100100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_2 bound to: 9'b101100101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_3 bound to: 9'b101100110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_4 bound to: 9'b101100111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_5 bound to: 9'b101101000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_6 bound to: 9'b101101001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_7 bound to: 9'b101101010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_8 bound to: 9'b101101011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_9 bound to: 9'b101101100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_10 bound to: 9'b101101101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_11 bound to: 9'b101101110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_12 bound to: 9'b101101111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_13 bound to: 9'b101110000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_14 bound to: 9'b101110001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_15 bound to: 9'b101110010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_16 bound to: 9'b101110011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_17 bound to: 9'b101110100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_18 bound to: 9'b101110101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_19 bound to: 9'b101110110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_20 bound to: 9'b101110111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_21 bound to: 9'b101111000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_22 bound to: 9'b101111001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_23 bound to: 9'b101111010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_24 bound to: 9'b101111011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_25 bound to: 9'b101111100 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_26 bound to: 9'b101111101 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_27 bound to: 9'b101111110 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_28 bound to: 9'b101111111 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_29 bound to: 9'b110000000 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_30 bound to: 9'b110000001 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_31 bound to: 9'b110000010 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_32 bound to: 9'b110000011 
	Parameter LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33 bound to: 9'b110000100 
	Parameter for_1_for_C_0 bound to: 9'b110000101 
	Parameter for_1_for_C_1 bound to: 9'b110000110 
	Parameter for_1_for_C_2 bound to: 9'b110000111 
INFO: [Synth 8-6155] done synthesizing module 'dut_core_core_fsm' (41#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:777]
INFO: [Synth 8-6155] done synthesizing module 'dut_core' (42#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:3263]
INFO: [Synth 8-6155] done synthesizing module 'dut' (43#1) [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:13450]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[71]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[70]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[69]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[68]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[67]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[66]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[65]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[64]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[63]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[62]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[61]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[60]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[59]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[58]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[57]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[56]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[55]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[54]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[53]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[52]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[51]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[50]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[49]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[48]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[47]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[46]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[45]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[44]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[43]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[42]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[41]
WARNING: [Synth 8-3331] design dut_core_wait_dp has unconnected port rms_norm_384_div_cmp_z[40]
WARNING: [Synth 8-3331] design dut_core_strm_out_rsci has unconnected port strm_out_rsci_idat[1]
WARNING: [Synth 8-3331] design dut_core_strm_out_rsci has unconnected port strm_out_rsci_idat[0]
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_22_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_22_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_21_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_21_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_20_9_8_384_1_384_8_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_20_9_8_384_1_384_8_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_19_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_19_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_18_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_18_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_17_6_40_48_1_48_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_17_6_40_48_1_48_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_12_40_2304_1_2304_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_12_40_2304_1_2304_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_12_40_2304_1_2304_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_12_40_2304_1_2304_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_12_40_2304_1_2304_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_12_40_2304_1_2304_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_5_9_8_384_1_384_8_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_5_9_8_384_1_384_8_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_40_384_1_384_40_1_gen has unconnected port re_d
WARNING: [Synth 8-3331] design dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_40_384_1_384_40_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design BLOCK_1R1W_RBW has unconnected port re
WARNING: [Synth 8-3331] design BLOCK_1R1W_RBW__parameterized0 has unconnected port re
WARNING: [Synth 8-3331] design BLOCK_1R1W_RBW__parameterized2 has unconnected port re
WARNING: [Synth 8-3331] design BLOCK_1R1W_RBW__parameterized1 has unconnected port re
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2502.949 ; gain = 487.227 ; free physical = 2357 ; free virtual = 14694
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2502.949 ; gain = 487.227 ; free physical = 2374 ; free virtual = 14717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2502.949 ; gain = 487.227 ; free physical = 2374 ; free virtual = 14717
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2502.949 ; gain = 0.000 ; free physical = 2345 ; free virtual = 14688
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc:7]
Finished Parsing XDC File [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dut_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dut_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.730 ; gain = 0.000 ; free physical = 2206 ; free virtual = 14555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2616.730 ; gain = 0.000 ; free physical = 2207 ; free virtual = 14555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.730 ; gain = 601.008 ; free physical = 2342 ; free virtual = 14691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.730 ; gain = 601.008 ; free physical = 2342 ; free virtual = 14691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.730 ; gain = 601.008 ; free physical = 2342 ; free virtual = 14691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'dut_core_core_fsm'
INFO: [Synth 8-4471] merging register 'SF_LOOP_3_acc_16_itm_reg[18:0]' into 'SF_LOOP_3_acc_15_itm_reg[18:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:8239]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm_reg[7:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm_reg[7:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:8254]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm_reg[8:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm_reg[8:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:8255]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm_reg[16:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm_reg[16:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:8257]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm_reg[15:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm_reg[15:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:8256]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm_reg[24:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm_reg[24:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:8259]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm_reg[23:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm_reg[23:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:8258]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm_reg[30:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm_reg[30:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:6969]
INFO: [Synth 8-4471] merging register 'operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm_reg[29:0]' into 'operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm_reg[29:0]' [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:6970]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:11749]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:11730]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10735]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 7 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10600]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10709]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10441]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10450]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10418]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10675]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                        000000000 |                        000000000
*
             for_for_C_0 |                        000000001 |                        000000001
             for_for_C_1 |                        000000010 |                        000000010
             for_for_C_2 |                        000000011 |                        000000011
                main_C_1 |                        000000100 |                        000000100
                main_C_2 |                        000000101 |                        000000101
                main_C_3 |                        000000110 |                        000000110
                main_C_4 |                        000000111 |                        000000111
                main_C_5 |                        000001000 |                        000001000
                main_C_6 |                        000001001 |                        000001001
    compute_sqrt_for_C_0 |                        000001010 |                        000001010
    compute_sqrt_for_C_1 |                        000001011 |                        000001011
    compute_sqrt_for_C_2 |                        000001100 |                        000001100
    compute_sqrt_for_C_3 |                        000001101 |                        000001101
    compute_sqrt_for_C_4 |                        000001110 |                        000001110
    compute_sqrt_for_C_5 |                        000001111 |                        000001111
    compute_sqrt_for_C_6 |                        000010000 |                        000010000
    compute_sqrt_for_C_7 |                        000010001 |                        000010001
    compute_sqrt_for_C_8 |                        000010010 |                        000010010
    compute_sqrt_for_C_9 |                        000010011 |                        000010011
   compute_sqrt_for_C_10 |                        000010100 |                        000010100
   compute_sqrt_for_C_11 |                        000010101 |                        000010101
   compute_sqrt_for_C_12 |                        000010110 |                        000010110
   compute_sqrt_for_C_13 |                        000010111 |                        000010111
   compute_sqrt_for_C_14 |                        000011000 |                        000011000
   compute_sqrt_for_C_15 |                        000011001 |                        000011001
                main_C_7 |                        000011010 |                        000011010
                main_C_8 |                        000011011 |                        000011011
                main_C_9 |                        000011100 |                        000011100
               main_C_10 |                        000011101 |                        000011101
               main_C_11 |                        000011110 |                        000011110
               main_C_12 |                        000011111 |                        000011111
               main_C_13 |                        000100000 |                        000100000
               main_C_14 |                        000100001 |                        000100001
               main_C_15 |                        000100010 |                        000100010
               main_C_16 |                        000100011 |                        000100011
               main_C_17 |                        000100100 |                        000100100
               main_C_18 |                        000100101 |                        000100101
               main_C_19 |                        000100110 |                        000100110
               main_C_20 |                        000100111 |                        000100111
               main_C_21 |                        000101000 |                        000101000
               main_C_22 |                        000101001 |                        000101001
               main_C_23 |                        000101010 |                        000101010
               main_C_24 |                        000101011 |                        000101011
               main_C_25 |                        000101100 |                        000101100
               main_C_26 |                        000101101 |                        000101101
               main_C_27 |                        000101110 |                        000101110
               main_C_28 |                        000101111 |                        000101111
               main_C_29 |                        000110000 |                        000110000
               main_C_30 |                        000110001 |                        000110001
               main_C_31 |                        000110010 |                        000110010
               main_C_32 |                        000110011 |                        000110011
               main_C_33 |                        000110100 |                        000110100
               main_C_34 |                        000110101 |                        000110101
               main_C_35 |                        000110110 |                        000110110
               main_C_36 |                        000110111 |                        000110111
               main_C_37 |                        000111000 |                        000111000
               main_C_38 |                        000111001 |                        000111001
     RMS_NORM_LOOP_2_C_0 |                        000111010 |                        000111010
     RMS_NORM_LOOP_2_C_1 |                        000111011 |                        000111011
     RMS_NORM_LOOP_2_C_2 |                        000111100 |                        000111100
     RMS_NORM_LOOP_2_C_3 |                        000111101 |                        000111101
     RMS_NORM_LOOP_2_C_4 |                        000111110 |                        000111110
     RMS_NORM_LOOP_2_C_5 |                        000111111 |                        000111111
               main_C_39 |                        001000000 |                        001000000
               main_C_40 |                        001000001 |                        001000001
               main_C_41 |                        001000010 |                        001000010
               main_C_42 |                        001000011 |                        001000011
               main_C_43 |                        001000100 |                        001000100
               main_C_44 |                        001000101 |                        001000101
               main_C_45 |                        001000110 |                        001000110
               main_C_46 |                        001000111 |                        001000111
               main_C_47 |                        001001000 |                        001001000
               main_C_48 |                        001001001 |                        001001001
               main_C_49 |                        001001010 |                        001001010
               main_C_50 |                        001001011 |                        001001011
               main_C_51 |                        001001100 |                        001001100
               main_C_52 |                        001001101 |                        001001101
               main_C_53 |                        001001110 |                        001001110
QUANTIZE_ACTIVATION_LOOP_5_C_0 |                        001001111 |                        001001111
QUANTIZE_ACTIVATION_LOOP_5_C_1 |                        001010000 |                        001010000
QUANTIZE_ACTIVATION_LOOP_5_C_2 |                        001010001 |                        001010001
QUANTIZE_ACTIVATION_LOOP_5_C_3 |                        001010010 |                        001010010
QUANTIZE_ACTIVATION_LOOP_5_C_4 |                        001010011 |                        001010011
QUANTIZE_ACTIVATION_LOOP_4_C_0 |                        001010100 |                        001010100
QUANTIZE_ACTIVATION_LOOP_3_C_0 |                        001010101 |                        001010101
attention_5_1_384_384_8_48_q_proj_re_vinit_C_0 |                        001010110 |                        001010110
attention_5_1_384_384_8_48_q_proj_re_vinit_C_1 |                        001010111 |                        001010111
LINEAR_FORWARD_NO_MUL_LOOP_4_C_0 |                        001011000 |                        001011000
LINEAR_FORWARD_NO_MUL_LOOP_5_C_0 |                        001011001 |                        001011001
LINEAR_FORWARD_NO_MUL_LOOP_5_C_1 |                        001011010 |                        001011010
LINEAR_FORWARD_NO_MUL_LOOP_5_C_2 |                        001011011 |                        001011011
LINEAR_FORWARD_NO_MUL_LOOP_5_C_3 |                        001011100 |                        001011100
LINEAR_FORWARD_NO_MUL_LOOP_5_C_4 |                        001011101 |                        001011101
LINEAR_FORWARD_NO_MUL_LOOP_5_C_5 |                        001011110 |                        001011110
LINEAR_FORWARD_NO_MUL_LOOP_4_C_1 |                        001011111 |                        001011111
LINEAR_FORWARD_NO_MUL_LOOP_3_C_0 |                        001100000 |                        001100000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_0 |                        001100001 |                        001100001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_1 |                        001100010 |                        001100010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_2 |                        001100011 |                        001100011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_3 |                        001100100 |                        001100100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_4 |                        001100101 |                        001100101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_5 |                        001100110 |                        001100110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_6 |                        001100111 |                        001100111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_7 |                        001101000 |                        001101000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_8 |                        001101001 |                        001101001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_9 |                        001101010 |                        001101010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_10 |                        001101011 |                        001101011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_11 |                        001101100 |                        001101100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_12 |                        001101101 |                        001101101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_13 |                        001101110 |                        001101110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_14 |                        001101111 |                        001101111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_15 |                        001110000 |                        001110000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_16 |                        001110001 |                        001110001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_17 |                        001110010 |                        001110010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_18 |                        001110011 |                        001110011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_19 |                        001110100 |                        001110100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_20 |                        001110101 |                        001110101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_21 |                        001110110 |                        001110110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_22 |                        001110111 |                        001110111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_23 |                        001111000 |                        001111000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_24 |                        001111001 |                        001111001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_25 |                        001111010 |                        001111010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_26 |                        001111011 |                        001111011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_27 |                        001111100 |                        001111100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_28 |                        001111101 |                        001111101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_29 |                        001111110 |                        001111110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_30 |                        001111111 |                        001111111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_31 |                        010000000 |                        010000000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_32 |                        010000001 |                        010000001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_33 |                        010000010 |                        010000010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_34 |                        010000011 |                        010000011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_35 |                        010000100 |                        010000100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_36 |                        010000101 |                        010000101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_37 |                        010000110 |                        010000110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_38 |                        010000111 |                        010000111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_39 |                        010001000 |                        010001000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_40 |                        010001001 |                        010001001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_41 |                        010001010 |                        010001010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_42 |                        010001011 |                        010001011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_43 |                        010001100 |                        010001100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_44 |                        010001101 |                        010001101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_45 |                        010001110 |                        010001110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_46 |                        010001111 |                        010001111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_47 |                        010010000 |                        010010000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_48 |                        010010001 |                        010010001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_49 |                        010010010 |                        010010010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_50 |                        010010011 |                        010010011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_51 |                        010010100 |                        010010100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_52 |                        010010101 |                        010010101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_53 |                        010010110 |                        010010110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_54 |                        010010111 |                        010010111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_55 |                        010011000 |                        010011000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_56 |                        010011001 |                        010011001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_57 |                        010011010 |                        010011010
LINEAR_FORWARD_NO_MUL_LOOP_2_C_58 |                        010011011 |                        010011011
LINEAR_FORWARD_NO_MUL_LOOP_2_C_59 |                        010011100 |                        010011100
LINEAR_FORWARD_NO_MUL_LOOP_2_C_60 |                        010011101 |                        010011101
LINEAR_FORWARD_NO_MUL_LOOP_2_C_61 |                        010011110 |                        010011110
LINEAR_FORWARD_NO_MUL_LOOP_2_C_62 |                        010011111 |                        010011111
LINEAR_FORWARD_NO_MUL_LOOP_2_C_63 |                        010100000 |                        010100000
LINEAR_FORWARD_NO_MUL_LOOP_2_C_64 |                        010100001 |                        010100001
LINEAR_FORWARD_NO_MUL_LOOP_2_C_65 |                        010100010 |                        010100010
RESHAPE_2D_TO_3D_LOOP_3_C_0 |                        010100011 |                        010100011
RESHAPE_2D_TO_3D_LOOP_3_C_1 |                        010100100 |                        010100100
RESHAPE_2D_TO_3D_LOOP_3_C_2 |                        010100101 |                        010100101
RESHAPE_2D_TO_3D_LOOP_2_C_0 |                        010100110 |                        010100110
RESHAPE_2D_TO_3D_LOOP_3_2_C_0 |                        010100111 |                        010100111
RESHAPE_2D_TO_3D_LOOP_3_2_C_1 |                        010101000 |                        010101000
RESHAPE_2D_TO_3D_LOOP_3_2_C_2 |                        010101001 |                        010101001
RESHAPE_2D_TO_3D_LOOP_3_2_C_3 |                        010101010 |                        010101010
RESHAPE_2D_TO_3D_LOOP_2_2_C_0 |                        010101011 |                        010101011
APPLY_ROTARY_POS_EMB_LOOP_6_C_0 |                        010101100 |                        010101100
APPLY_ROTARY_POS_EMB_LOOP_6_C_1 |                        010101101 |                        010101101
APPLY_ROTARY_POS_EMB_LOOP_6_C_2 |                        010101110 |                        010101110
APPLY_ROTARY_POS_EMB_LOOP_6_C_3 |                        010101111 |                        010101111
APPLY_ROTARY_POS_EMB_LOOP_6_C_4 |                        010110000 |                        010110000
APPLY_ROTARY_POS_EMB_LOOP_4_C_0 |                        010110001 |                        010110001
 CACHE_UPDATE_LOOP_3_C_0 |                        010110010 |                        010110010
 CACHE_UPDATE_LOOP_3_C_1 |                        010110011 |                        010110011
 CACHE_UPDATE_LOOP_3_C_2 |                        010110100 |                        010110100
 CACHE_UPDATE_LOOP_2_C_0 |                        010110101 |                        010110101
 CACHE_UPDATE_LOOP_1_C_0 |                        010110110 |                        010110110
TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0 |                        010110111 |                        010110111
TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_1 |                        010111000 |                        010111000
TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2 |                        010111001 |                        010111001
TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0 |                        010111010 |                        010111010
TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0 |                        010111011 |                        010111011
GEMM_3D_FLOAT_LOOP_3_C_0 |                        010111100 |                        010111100
GEMM_3D_FLOAT_LOOP_3_C_1 |                        010111101 |                        010111101
GEMM_3D_FLOAT_LOOP_4_C_0 |                        010111110 |                        010111110
GEMM_3D_FLOAT_LOOP_4_C_1 |                        010111111 |                        010111111
GEMM_3D_FLOAT_LOOP_4_C_2 |                        011000000 |                        011000000
GEMM_3D_FLOAT_LOOP_4_C_3 |                        011000001 |                        011000001
GEMM_3D_FLOAT_LOOP_4_C_4 |                        011000010 |                        011000010
GEMM_3D_FLOAT_LOOP_3_C_2 |                        011000011 |                        011000011
GEMM_3D_FLOAT_LOOP_1_C_0 |                        011000100 |                        011000100
           SF_LOOP_3_C_0 |                        011000101 |                        011000101
           SF_LOOP_3_C_1 |                        011000110 |                        011000110
           SF_LOOP_3_C_2 |                        011000111 |                        011000111
           SF_LOOP_3_C_3 |                        011001000 |                        011001000
           SF_LOOP_3_C_4 |                        011001001 |                        011001001
           SF_LOOP_3_C_5 |                        011001010 |                        011001010
           SF_LOOP_3_C_6 |                        011001011 |                        011001011
           SF_LOOP_3_C_7 |                        011001100 |                        011001100
           SF_LOOP_3_C_8 |                        011001101 |                        011001101
           SF_LOOP_3_C_9 |                        011001110 |                        011001110
          SF_LOOP_3_C_10 |                        011001111 |                        011001111
          SF_LOOP_3_C_11 |                        011010000 |                        011010000
          SF_LOOP_3_C_12 |                        011010001 |                        011010001
           SF_LOOP_1_C_0 |                        011010010 |                        011010010
      SOFTMAX_LOOP_1_C_0 |                        011010011 |                        011010011
      SOFTMAX_LOOP_1_C_1 |                        011010100 |                        011010100
      SOFTMAX_LOOP_3_C_0 |                        011010101 |                        011010101
      SOFTMAX_LOOP_3_C_1 |                        011010110 |                        011010110
      SOFTMAX_LOOP_4_C_0 |                        011010111 |                        011010111
      SOFTMAX_LOOP_4_C_1 |                        011011000 |                        011011000
      SOFTMAX_LOOP_4_C_2 |                        011011001 |                        011011001
      SOFTMAX_LOOP_4_C_3 |                        011011010 |                        011011010
      SOFTMAX_LOOP_4_C_4 |                        011011011 |                        011011011
      SOFTMAX_LOOP_5_C_0 |                        011011100 |                        011011100
      SOFTMAX_LOOP_5_C_1 |                        011011101 |                        011011101
      SOFTMAX_LOOP_5_C_2 |                        011011110 |                        011011110
      SOFTMAX_LOOP_5_C_3 |                        011011111 |                        011011111
      SOFTMAX_LOOP_5_C_4 |                        011100000 |                        011100000
      SOFTMAX_LOOP_5_C_5 |                        011100001 |                        011100001
      SOFTMAX_LOOP_5_C_6 |                        011100010 |                        011100010
      SOFTMAX_LOOP_5_C_7 |                        011100011 |                        011100011
      SOFTMAX_LOOP_5_C_8 |                        011100100 |                        011100100
      SOFTMAX_LOOP_5_C_9 |                        011100101 |                        011100101
     SOFTMAX_LOOP_5_C_10 |                        011100110 |                        011100110
     SOFTMAX_LOOP_5_C_11 |                        011100111 |                        011100111
     SOFTMAX_LOOP_5_C_12 |                        011101000 |                        011101000
     SOFTMAX_LOOP_5_C_13 |                        011101001 |                        011101001
     SOFTMAX_LOOP_5_C_14 |                        011101010 |                        011101010
     SOFTMAX_LOOP_5_C_15 |                        011101011 |                        011101011
     SOFTMAX_LOOP_5_C_16 |                        011101100 |                        011101100
     SOFTMAX_LOOP_5_C_17 |                        011101101 |                        011101101
     SOFTMAX_LOOP_5_C_18 |                        011101110 |                        011101110
     SOFTMAX_LOOP_5_C_19 |                        011101111 |                        011101111
     SOFTMAX_LOOP_5_C_20 |                        011110000 |                        011110000
     SOFTMAX_LOOP_5_C_21 |                        011110001 |                        011110001
      SOFTMAX_LOOP_1_C_2 |                        011110010 |                        011110010
GEMM_3D_FLOAT_LOOP_3_1_C_0 |                        011110011 |                        011110011
GEMM_3D_FLOAT_LOOP_3_1_C_1 |                        011110100 |                        011110100
GEMM_3D_FLOAT_LOOP_4_1_C_0 |                        011110101 |                        011110101
GEMM_3D_FLOAT_LOOP_4_1_C_1 |                        011110110 |                        011110110
GEMM_3D_FLOAT_LOOP_4_1_C_2 |                        011110111 |                        011110111
GEMM_3D_FLOAT_LOOP_4_1_C_3 |                        011111000 |                        011111000
GEMM_3D_FLOAT_LOOP_4_1_C_4 |                        011111001 |                        011111001
GEMM_3D_FLOAT_LOOP_3_1_C_2 |                        011111010 |                        011111010
GEMM_3D_FLOAT_LOOP_1_1_C_0 |                        011111011 |                        011111011
      ATTN_2D_LOOP_3_C_0 |                        011111100 |                        011111100
      ATTN_2D_LOOP_3_C_1 |                        011111101 |                        011111101
      ATTN_2D_LOOP_3_C_2 |                        011111110 |                        011111110
      ATTN_2D_LOOP_2_C_0 |                        011111111 |                        011111111
   RMS_NORM_LOOP_1_2_C_0 |                        100000000 |                        100000000
   RMS_NORM_LOOP_1_2_C_1 |                        100000001 |                        100000001
   RMS_NORM_LOOP_1_2_C_2 |                        100000010 |                        100000010
   RMS_NORM_LOOP_1_2_C_3 |                        100000011 |                        100000011
               main_C_54 |                        100000100 |                        100000100
               main_C_55 |                        100000101 |                        100000101
               main_C_56 |                        100000110 |                        100000110
               main_C_57 |                        100000111 |                        100000111
               main_C_58 |                        100001000 |                        100001000
               main_C_59 |                        100001001 |                        100001001
  compute_sqrt_1_for_C_0 |                        100001010 |                        100001010
  compute_sqrt_1_for_C_1 |                        100001011 |                        100001011
  compute_sqrt_1_for_C_2 |                        100001100 |                        100001100
  compute_sqrt_1_for_C_3 |                        100001101 |                        100001101
  compute_sqrt_1_for_C_4 |                        100001110 |                        100001110
  compute_sqrt_1_for_C_5 |                        100001111 |                        100001111
  compute_sqrt_1_for_C_6 |                        100010000 |                        100010000
  compute_sqrt_1_for_C_7 |                        100010001 |                        100010001
  compute_sqrt_1_for_C_8 |                        100010010 |                        100010010
  compute_sqrt_1_for_C_9 |                        100010011 |                        100010011
 compute_sqrt_1_for_C_10 |                        100010100 |                        100010100
 compute_sqrt_1_for_C_11 |                        100010101 |                        100010101
 compute_sqrt_1_for_C_12 |                        100010110 |                        100010110
 compute_sqrt_1_for_C_13 |                        100010111 |                        100010111
 compute_sqrt_1_for_C_14 |                        100011000 |                        100011000
 compute_sqrt_1_for_C_15 |                        100011001 |                        100011001
               main_C_60 |                        100011010 |                        100011010
               main_C_61 |                        100011011 |                        100011011
               main_C_62 |                        100011100 |                        100011100
               main_C_63 |                        100011101 |                        100011101
               main_C_64 |                        100011110 |                        100011110
               main_C_65 |                        100011111 |                        100011111
               main_C_66 |                        100100000 |                        100100000
               main_C_67 |                        100100001 |                        100100001
               main_C_68 |                        100100010 |                        100100010
               main_C_69 |                        100100011 |                        100100011
               main_C_70 |                        100100100 |                        100100100
               main_C_71 |                        100100101 |                        100100101
               main_C_72 |                        100100110 |                        100100110
               main_C_73 |                        100100111 |                        100100111
               main_C_74 |                        100101000 |                        100101000
               main_C_75 |                        100101001 |                        100101001
               main_C_76 |                        100101010 |                        100101010
               main_C_77 |                        100101011 |                        100101011
               main_C_78 |                        100101100 |                        100101100
   RMS_NORM_LOOP_2_2_C_0 |                        100101101 |                        100101101
   RMS_NORM_LOOP_2_2_C_1 |                        100101110 |                        100101110
   RMS_NORM_LOOP_2_2_C_2 |                        100101111 |                        100101111
   RMS_NORM_LOOP_2_2_C_3 |                        100110000 |                        100110000
   RMS_NORM_LOOP_2_2_C_4 |                        100110001 |                        100110001
   RMS_NORM_LOOP_2_2_C_5 |                        100110010 |                        100110010
               main_C_79 |                        100110011 |                        100110011
               main_C_80 |                        100110100 |                        100110100
               main_C_81 |                        100110101 |                        100110101
               main_C_82 |                        100110110 |                        100110110
               main_C_83 |                        100110111 |                        100110111
               main_C_84 |                        100111000 |                        100111000
               main_C_85 |                        100111001 |                        100111001
               main_C_86 |                        100111010 |                        100111010
               main_C_87 |                        100111011 |                        100111011
               main_C_88 |                        100111100 |                        100111100
               main_C_89 |                        100111101 |                        100111101
               main_C_90 |                        100111110 |                        100111110
               main_C_91 |                        100111111 |                        100111111
               main_C_92 |                        101000000 |                        101000000
               main_C_93 |                        101000001 |                        101000001
               main_C_94 |                        101000010 |                        101000010
               main_C_95 |                        101000011 |                        101000011
               main_C_96 |                        101000100 |                        101000100
               main_C_97 |                        101000101 |                        101000101
               main_C_98 |                        101000110 |                        101000110
               main_C_99 |                        101000111 |                        101000111
              main_C_100 |                        101001000 |                        101001000
              main_C_101 |                        101001001 |                        101001001
              main_C_102 |                        101001010 |                        101001010
              main_C_103 |                        101001011 |                        101001011
              main_C_104 |                        101001100 |                        101001100
              main_C_105 |                        101001101 |                        101001101
              main_C_106 |                        101001110 |                        101001110
              main_C_107 |                        101001111 |                        101001111
              main_C_108 |                        101010000 |                        101010000
              main_C_109 |                        101010001 |                        101010001
              main_C_110 |                        101010010 |                        101010010
QUANTIZE_ACTIVATION_LOOP_5_1_C_0 |                        101010011 |                        101010011
QUANTIZE_ACTIVATION_LOOP_5_1_C_1 |                        101010100 |                        101010100
QUANTIZE_ACTIVATION_LOOP_5_1_C_2 |                        101010101 |                        101010101
QUANTIZE_ACTIVATION_LOOP_5_1_C_3 |                        101010110 |                        101010110
QUANTIZE_ACTIVATION_LOOP_5_1_C_4 |                        101010111 |                        101010111
QUANTIZE_ACTIVATION_LOOP_4_1_C_0 |                        101011000 |                        101011000
QUANTIZE_ACTIVATION_LOOP_3_1_C_0 |                        101011001 |                        101011001
        output_vinit_C_0 |                        101011010 |                        101011010
        output_vinit_C_1 |                        101011011 |                        101011011
LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0 |                        101011100 |                        101011100
LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_0 |                        101011101 |                        101011101
LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_1 |                        101011110 |                        101011110
LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_2 |                        101011111 |                        101011111
LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3 |                        101100000 |                        101100000
LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1 |                        101100001 |                        101100001
LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0 |                        101100010 |                        101100010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_0 |                        101100011 |                        101100011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_1 |                        101100100 |                        101100100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_2 |                        101100101 |                        101100101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_3 |                        101100110 |                        101100110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_4 |                        101100111 |                        101100111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_5 |                        101101000 |                        101101000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_6 |                        101101001 |                        101101001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_7 |                        101101010 |                        101101010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_8 |                        101101011 |                        101101011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_9 |                        101101100 |                        101101100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_10 |                        101101101 |                        101101101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_11 |                        101101110 |                        101101110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_12 |                        101101111 |                        101101111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_13 |                        101110000 |                        101110000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_14 |                        101110001 |                        101110001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_15 |                        101110010 |                        101110010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_16 |                        101110011 |                        101110011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_17 |                        101110100 |                        101110100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_18 |                        101110101 |                        101110101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_19 |                        101110110 |                        101110110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_20 |                        101110111 |                        101110111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_21 |                        101111000 |                        101111000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_22 |                        101111001 |                        101111001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_23 |                        101111010 |                        101111010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_24 |                        101111011 |                        101111011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_25 |                        101111100 |                        101111100
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_26 |                        101111101 |                        101111101
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_27 |                        101111110 |                        101111110
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_28 |                        101111111 |                        101111111
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_29 |                        110000000 |                        110000000
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_30 |                        110000001 |                        110000001
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_31 |                        110000010 |                        110000010
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_32 |                        110000011 |                        110000011
LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33 |                        110000100 |                        110000100
           for_1_for_C_0 |                        110000101 |                        110000101
           for_1_for_C_1 |                        110000110 |                        110000110
           for_1_for_C_2 |                        110000111 |                        110000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'dut_core_core_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.730 ; gain = 601.008 ; free physical = 2233 ; free virtual = 14582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |mgc_div__GB0            |           1|      9749|
|2     |mgc_div__GB1            |           1|      9192|
|3     |dut_core__GB0           |           1|      9984|
|4     |dut_core__GB1           |           1|     16622|
|5     |dut_core__GB2           |           1|      9654|
|6     |dut_core__GB3           |           1|      8509|
|7     |dut_core__GB4           |           1|        79|
|8     |mgc_div__parameterized1 |           1|     18647|
|9     |dut_core__GB6           |           1|      1725|
|10    |dut_core__GB7           |           1|        84|
|11    |dut_core__GB8           |           1|     27244|
|12    |dut_core__GB9           |           1|     32859|
|13    |dut_core__GB10          |           1|     16460|
|14    |dut__GC0                |           1|        32|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 4     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 72    
	   2 Input     61 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 73    
	   2 Input     60 Bit       Adders := 3     
	   2 Input     56 Bit       Adders := 4     
	   3 Input     41 Bit       Adders := 99    
	   2 Input     41 Bit       Adders := 6     
	   2 Input     40 Bit       Adders := 11    
	   2 Input     38 Bit       Adders := 2     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   7 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 21    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 3     
	               56 Bit    Registers := 4     
	               53 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               40 Bit    Registers := 33    
	               39 Bit    Registers := 8     
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 31    
+---Multipliers : 
	                40x52  Multipliers := 1     
	                17x40  Multipliers := 1     
+---RAMs : 
	              90K Bit         RAMs := 3     
	              15K Bit         RAMs := 14    
	               3K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 4     
	   2 Input     62 Bit        Muxes := 71    
	   2 Input     61 Bit        Muxes := 72    
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 94    
	   2 Input     40 Bit        Muxes := 17    
	   2 Input     39 Bit        Muxes := 5     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 76    
	 392 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      7 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      3 Bit        Muxes := 23    
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 662   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mgc_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 2     
	   3 Input     62 Bit       Adders := 72    
	   2 Input     61 Bit       Adders := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 71    
	   2 Input     61 Bit        Muxes := 1     
Module mgc_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 2     
	   3 Input     61 Bit       Adders := 72    
	   2 Input     60 Bit       Adders := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     61 Bit        Muxes := 71    
	   2 Input     60 Bit        Muxes := 1     
Module mgc_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 2     
	   3 Input     41 Bit       Adders := 56    
	   2 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 55    
	   2 Input     40 Bit        Muxes := 1     
Module dutmgc_rom_33_960_17_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module dut_core_wait_dp 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dutmgc_rom_36_384_13_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module dutmgc_rom_35_960_17_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module dutmgc_rom_34_384_12_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module dutmgc_rom_40_1920_40_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module mgc_div__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     41 Bit       Adders := 40    
	   2 Input     40 Bit       Adders := 3     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 39    
	   2 Input     40 Bit        Muxes := 3     
Module dutmgc_rom_41_1920_40_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module dut_core_core_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 392 Input      9 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 62    
	   2 Input      8 Bit        Muxes := 26    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module dutmgc_rom_37_36864_8_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dutmgc_rom_38_36864_8_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dutmgc_rom_39_36864_8_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dutmgc_rom_42_36864_8_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dut_core 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     72 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 2     
	   2 Input     41 Bit       Adders := 6     
	   3 Input     41 Bit       Adders := 3     
	   2 Input     40 Bit       Adders := 7     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     36 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   7 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 21    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 3     
	               56 Bit    Registers := 4     
	               53 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               40 Bit    Registers := 14    
	               39 Bit    Registers := 8     
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 31    
+---Multipliers : 
	                40x52  Multipliers := 1     
	                17x40  Multipliers := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 11    
	   2 Input     39 Bit        Muxes := 5     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      3 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 662   
Module BLOCK_1R1W_RBW__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              90K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              90K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              90K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module BLOCK_1R1W_RBW 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dut_core_insti_5/SF_LOOP_3_mul_12_itm_12_9_slc_reg[1]' (FDRE) to 'dut_core_insti_5/SF_LOOP_3_mul_19_itm_12_11_reg[0]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_5/SF_LOOP_3_mul_12_itm_12_9_slc_reg[2]' (FDRE) to 'dut_core_insti_5/SF_LOOP_3_mul_19_itm_12_11_reg[1]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_5/SF_LOOP_3_mul_12_itm_3_0_reg[0]' (FDRE) to 'dut_core_insti_5/SF_LOOP_3_mul_12_itm_16_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_5/SF_LOOP_3_mul_12_itm_3_0_reg[1]' (FDRE) to 'dut_core_insti_5/SF_LOOP_3_mul_12_itm_16_15_reg[1]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[21]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[22]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[23]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[24]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[25]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[26]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[27]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[28]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[29]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[30]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[31]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[32]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[33]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[33]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[34]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[34]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[35]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[36]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[37]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[38]' (FDRE) to 'dut_core_insti_8/CACHE_UPDATE_LOOP_3_1_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[19]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[20]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[21]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[22]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[23]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[24]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[25]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[26]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[27]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[28]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[29]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[30]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[31]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[32]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[33]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[34]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[35]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[36]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[37]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[38]' (FDRE) to 'dut_core_insti_9/CACHE_UPDATE_LOOP_3_qr_sva_1_reg[39]'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:9427]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/rtl.v:10610]
DSP Report: Generating DSP nl_z_out_3, operation Mode is: A*B.
DSP Report: operator nl_z_out_3 is absorbed into DSP nl_z_out_3.
DSP Report: operator nl_z_out_3 is absorbed into DSP nl_z_out_3.
DSP Report: Generating DSP nl_z_out_3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_3 is absorbed into DSP nl_z_out_3.
DSP Report: operator nl_z_out_3 is absorbed into DSP nl_z_out_3.
DSP Report: Generating DSP nl_z_out_1, operation Mode is: A*B.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: Generating DSP nl_z_out_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: Generating DSP nl_z_out_1, operation Mode is: A*B.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: Generating DSP nl_z_out_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
DSP Report: Generating DSP nl_z_out_17, operation Mode is: A*B.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: Generating DSP nl_z_out_17, operation Mode is: A*B.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: Generating DSP nl_z_out_17, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: Generating DSP nl_z_out_17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: Generating DSP nl_z_out_17, operation Mode is: A*B.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: Generating DSP nl_z_out_17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: Generating DSP nl_z_out_17, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: operator nl_z_out_17 is absorbed into DSP nl_z_out_17.
DSP Report: Generating DSP nl_z_out_2, operation Mode is: A*B.
DSP Report: operator nl_z_out_2 is absorbed into DSP nl_z_out_2.
DSP Report: operator nl_z_out_2 is absorbed into DSP nl_z_out_2.
DSP Report: Generating DSP nl_z_out_2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_2 is absorbed into DSP nl_z_out_2.
DSP Report: operator nl_z_out_2 is absorbed into DSP nl_z_out_2.
DSP Report: Generating DSP nl_z_out_25, operation Mode is: A*B.
DSP Report: operator nl_z_out_25 is absorbed into DSP nl_z_out_25.
DSP Report: operator nl_z_out_25 is absorbed into DSP nl_z_out_25.
DSP Report: Generating DSP nl_z_out_25, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_25 is absorbed into DSP nl_z_out_25.
DSP Report: operator nl_z_out_25 is absorbed into DSP nl_z_out_25.
DSP Report: Generating DSP nl_z_out_26, operation Mode is: A*B.
DSP Report: operator nl_z_out_26 is absorbed into DSP nl_z_out_26.
DSP Report: operator nl_z_out_26 is absorbed into DSP nl_z_out_26.
DSP Report: Generating DSP nl_z_out_26, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_26 is absorbed into DSP nl_z_out_26.
DSP Report: operator nl_z_out_26 is absorbed into DSP nl_z_out_26.
DSP Report: Generating DSP nl_z_out_27, operation Mode is: A*B.
DSP Report: operator nl_z_out_27 is absorbed into DSP nl_z_out_27.
DSP Report: operator nl_z_out_27 is absorbed into DSP nl_z_out_27.
DSP Report: Generating DSP nl_z_out_27, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_27 is absorbed into DSP nl_z_out_27.
DSP Report: operator nl_z_out_27 is absorbed into DSP nl_z_out_27.
DSP Report: Generating DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm, operation Mode is: A*B.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm is absorbed into DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm is absorbed into DSP nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm.
DSP Report: Generating DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm_reg is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm_reg.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm_reg.
DSP Report: operator nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm is absorbed into DSP APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm_reg.
DSP Report: Generating DSP nl_mul_5_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: Generating DSP nl_mul_5_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: Generating DSP nl_mul_5_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: Generating DSP nl_mul_5_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: Generating DSP nl_mul_5_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: Generating DSP nl_mul_5_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
DSP Report: operator nl_mul_5_nl is absorbed into DSP nl_mul_5_nl.
INFO: [Synth 8-3886] merging instance 'SF_LOOP_3_acc_40_itm_reg__2' (FDRE) to 'reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'SF_LOOP_3_acc_40_itm_reg__0' (FDRE) to 'reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'SF_LOOP_3_acc_40_itm_reg' (FDRE) to 'reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'SF_LOOP_3_acc_40_itm_reg__1' (FDRE) to 'reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'SF_LOOP_3_mul_4_itm_20_5_reg[10]' (FDRE) to 'SF_LOOP_3_mul_4_itm_20_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_attention_round_a_cse_slc_reg[0]' (FDRE) to 'operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_attention_round_a_cse_slc_reg[1]' (FDRE) to 'operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc_reg[1]'
INFO: [Synth 8-3886] merging instance 'reg_attention_round_a_cse_slc_reg[2]' (FDRE) to 'operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc_reg[2]'
INFO: [Synth 8-3886] merging instance 'operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc_reg[3]' (FDRE) to 'reg_attention_round_a_cse_slc_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:04:32 . Memory (MB): peak = 2705.824 ; gain = 690.102 ; free physical = 3259 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+------------+---------------+----------------+
|Module Name             | RTL Object | Depth x Width | Implemented As | 
+------------------------+------------+---------------+----------------+
|dutmgc_rom_33_960_17_1  | p_0_out    | 1024x17       | LUT            | 
|dutmgc_rom_34_384_12_1  | p_0_out    | 512x12        | LUT            | 
|dutmgc_rom_35_960_17_1  | p_0_out    | 1024x17       | LUT            | 
|dutmgc_rom_36_384_13_1  | p_0_out    | 512x13        | LUT            | 
|dutmgc_rom_37_36864_8_1 | p_0_out    | 65536x8       | LUT            | 
|dutmgc_rom_38_36864_8_1 | p_0_out    | 65536x8       | LUT            | 
|dutmgc_rom_39_36864_8_1 | p_0_out    | 65536x8       | LUT            | 
|dutmgc_rom_40_1920_40_1 | p_0_out    | 2048x20       | LUT            | 
|dutmgc_rom_41_1920_40_1 | p_0_out    | 2048x22       | LUT            | 
|dutmgc_rom_42_36864_8_1 | p_0_out    | 65536x8       | LUT            | 
|dutmgc_rom_36_384_13_1  | p_0_out    | 512x13        | LUT            | 
|dutmgc_rom_35_960_17_1  | p_0_out    | 1024x17       | LUT            | 
|dutmgc_rom_34_384_12_1  | p_0_out    | 512x12        | LUT            | 
|dut                     | p_0_out    | 2048x20       | LUT            | 
|dut                     | p_0_out    | 2048x22       | LUT            | 
+------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dut         | input_rsc_comp/mem_reg                                              | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | output_rsc_comp/mem_reg                                             | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_quantized_hidden_states_rsc_comp/mem_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut         | attention_5_1_384_384_8_48_q_proj_re_rsc_comp/mem_reg               | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_proj_re_rsc_comp/mem_reg               | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_v_proj_re_rsc_comp/mem_reg               | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_q_proj_rsc_comp/mem_reg                  | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_proj_rsc_comp/mem_reg                  | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_v_proj_rsc_comp/mem_reg                  | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_q_embed_rsc_comp/mem_reg                 | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_embed_rsc_comp/mem_reg                 | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg             | 4 K x 40(READ_FIRST)   | W |   | 4 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|dut         | attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg             | 4 K x 40(READ_FIRST)   | W |   | 4 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|dut         | attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg       | 4 K x 40(READ_FIRST)   | W |   | 4 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|dut         | attention_5_1_384_384_8_48_attn_weights_rsc_comp/mem_reg            | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_attn_output_rsc_comp/mem_reg             | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_attn_output_2D_rsc_comp/mem_reg          | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_quantized_final_output_rsc_comp/mem_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut         | apply_rotary_pos_emb_1_8_48_rotated_q_rsc_comp/mem_reg              | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | apply_rotary_pos_emb_1_8_48_rotated_k_rsc_comp/mem_reg              | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dut_core      | A*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 44     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 19     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | PCIN+A*B       | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | PCIN+A*B       | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 23     | 17     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 23     | 17     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core      | (PCIN>>17)+A*B | 23     | 17     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB1 | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB1 | (PCIN>>17)+A*B | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dut_core__GB1 | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB1 | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB1 | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB1 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB1 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dut_core__GB1 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |mgc_div__GB0            |           1|     11085|
|2     |mgc_div__GB1            |           1|      9806|
|3     |dut_core__GB0           |           1|     10902|
|4     |dut_core__GB1           |           1|     12927|
|5     |dut_core__GB2           |           1|      8024|
|6     |dut_core__GB3           |           1|      8726|
|7     |dut_core__GB4           |           1|         6|
|8     |mgc_div__parameterized1 |           1|     10408|
|9     |dut_core__GB6           |           1|      1562|
|10    |dut_core__GB7           |           1|       124|
|11    |dut_core__GB8           |           1|      9875|
|12    |dut_core__GB9           |           1|     18546|
|13    |dut_core__GB10          |           1|      9298|
|14    |dut__GC0                |           1|        32|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:04 ; elapsed = 00:04:40 . Memory (MB): peak = 2705.824 ; gain = 690.102 ; free physical = 3037 ; free virtual = 11022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:31 ; elapsed = 00:05:09 . Memory (MB): peak = 2938.902 ; gain = 923.180 ; free physical = 2800 ; free virtual = 10788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dut         | input_rsc_comp/mem_reg                                              | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | output_rsc_comp/mem_reg                                             | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_quantized_hidden_states_rsc_comp/mem_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut         | attention_5_1_384_384_8_48_q_proj_re_rsc_comp/mem_reg               | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_proj_re_rsc_comp/mem_reg               | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_v_proj_re_rsc_comp/mem_reg               | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_q_proj_rsc_comp/mem_reg                  | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_proj_rsc_comp/mem_reg                  | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_v_proj_rsc_comp/mem_reg                  | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_q_embed_rsc_comp/mem_reg                 | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_embed_rsc_comp/mem_reg                 | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg             | 4 K x 40(READ_FIRST)   | W |   | 4 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|dut         | attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg             | 4 K x 40(READ_FIRST)   | W |   | 4 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|dut         | attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg       | 4 K x 40(READ_FIRST)   | W |   | 4 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|dut         | attention_5_1_384_384_8_48_attn_weights_rsc_comp/mem_reg            | 64 x 40(READ_FIRST)    | W |   | 64 x 40(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_attn_output_rsc_comp/mem_reg             | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_attn_output_2D_rsc_comp/mem_reg          | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | attention_5_1_384_384_8_48_quantized_final_output_rsc_comp/mem_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dut         | apply_rotary_pos_emb_1_8_48_rotated_q_rsc_comp/mem_reg              | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dut         | apply_rotary_pos_emb_1_8_48_rotated_k_rsc_comp/mem_reg              | 512 x 40(READ_FIRST)   | W |   | 512 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dut_core__GB0           |           1|     10902|
|2     |dut_core__GB1           |           1|     12927|
|3     |dut_core__GB3           |           1|      8726|
|4     |dut_core__GB4           |           1|         6|
|5     |mgc_div__parameterized1 |           1|     10240|
|6     |dut_core__GB6           |           1|      1562|
|7     |dut_core__GB7           |           1|       124|
|8     |dut_core__GB8           |           1|      9875|
|9     |dut_core__GB9           |           1|     18546|
|10    |dut_core__GB10          |           1|      9298|
|11    |dut__GC0                |           1|        32|
|12    |dut_GT0                 |           1|     28915|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_0/input_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/output_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_quantized_hidden_states_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_q_proj_re_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_proj_re_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_v_proj_re_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_q_proj_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_proj_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_v_proj_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_q_embed_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_embed_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_attn_weights_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_attn_output_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_attn_output_2D_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/attention_5_1_384_384_8_48_quantized_final_output_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/apply_rotary_pos_emb_1_8_48_rotated_q_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/apply_rotary_pos_emb_1_8_48_rotated_k_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:41 ; elapsed = 00:05:26 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2192 ; free virtual = 10187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dut_core__GB0           |           1|      6245|
|2     |dut_core__GB1           |           1|      6837|
|3     |dut_core__GB3           |           1|      5334|
|4     |dut_core__GB4           |           1|         6|
|5     |mgc_div__parameterized1 |           1|     10012|
|6     |dut_core__GB6           |           1|      1137|
|7     |dut_core__GB7           |           1|        62|
|8     |dut_core__GB8           |           1|      8804|
|9     |dut_core__GB9           |           1|     17166|
|10    |dut_core__GB10          |           1|      8606|
|11    |dut__GC0                |           1|        32|
|12    |dut_GT0                 |           1|     14218|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dut_core_inst/nl_SF_LOOP_3_mul_15_itm_1__0' (FDRE) to 'dut_core_inst/reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[33]'
INFO: [Synth 8-3886] merging instance 'dut_core_inst/nl_SF_LOOP_3_mul_15_itm_1' (FDRE) to 'dut_core_inst/reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[34]'
INFO: [Synth 8-3886] merging instance 'dut_core_inst/nl_SF_LOOP_3_mul_8_nl' (FDRE) to 'dut_core_inst/reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dut_core_inst/nl_SF_LOOP_3_mul_8_nl__0' (FDRE) to 'dut_core_inst/reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1_reg[3]'
INFO: [Synth 8-7053] The timing for the instance input_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance output_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_quantized_hidden_states_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_q_proj_re_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_proj_re_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_v_proj_re_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_q_proj_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_proj_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_v_proj_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_q_embed_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_embed_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_cache_upd_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_v_cache_upd_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_attn_weights_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_attn_output_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_attn_output_2D_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance attention_5_1_384_384_8_48_quantized_final_output_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance apply_rotary_pos_emb_1_8_48_rotated_q_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance apply_rotary_pos_emb_1_8_48_rotated_k_rsc_comp/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d[6] is driving 6 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d[5] is driving 6 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d[2] is driving 6 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d[3] is driving 6 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d[4] is driving 6 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d[1] is driving 6 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net input_rsci_clken_d is driving 211 big block pins (URAM, BRAM and DSP loads). Created 27 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:51 ; elapsed = 00:05:37 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2206 ; free virtual = 10252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:51 ; elapsed = 00:05:37 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2206 ; free virtual = 10253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:58 ; elapsed = 00:05:43 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2207 ; free virtual = 10254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:58 ; elapsed = 00:05:44 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2207 ; free virtual = 10254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:58 ; elapsed = 00:05:44 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2207 ; free virtual = 10254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:58 ; elapsed = 00:05:44 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2208 ; free virtual = 10254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  4146|
|2     |DSP48E1    |    28|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |   974|
|5     |LUT2       |  2089|
|6     |LUT3       |  6370|
|7     |LUT4       |  7535|
|8     |LUT5       |  6438|
|9     |LUT6       | 34170|
|10    |MUXF7      | 10308|
|11    |MUXF8      |  4899|
|12    |RAMB18E1   |     2|
|13    |RAMB18E1_1 |     3|
|14    |RAMB36E1   |    15|
|15    |RAMB36E1_1 |    12|
|16    |FDRE       |  3704|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+----------------------------------+------+
|      |Instance                                                                    |Module                            |Cells |
+------+----------------------------------------------------------------------------+----------------------------------+------+
|1     |top                                                                         |                                  | 80694|
|2     |  apply_rotary_pos_emb_1_8_48_rotated_k_rsc_comp                            |BLOCK_1R1W_RBW                    |     1|
|3     |  apply_rotary_pos_emb_1_8_48_rotated_q_rsc_comp                            |BLOCK_1R1W_RBW_0                  |    41|
|4     |  attention_5_1_384_384_8_48_attn_output_2D_rsc_comp                        |BLOCK_1R1W_RBW_1                  |    61|
|5     |  attention_5_1_384_384_8_48_attn_output_rsc_comp                           |BLOCK_1R1W_RBW_2                  |     1|
|6     |  attention_5_1_384_384_8_48_attn_weights_rsc_comp                          |BLOCK_1R1W_RBW__parameterized2    |    78|
|7     |  attention_5_1_384_384_8_48_k_cache_upd_rsc_comp                           |BLOCK_1R1W_RBW__parameterized1    |     5|
|8     |  attention_5_1_384_384_8_48_k_embed_rsc_comp                               |BLOCK_1R1W_RBW_3                  |     1|
|9     |  attention_5_1_384_384_8_48_k_proj_re_rsc_comp                             |BLOCK_1R1W_RBW_4                  |     1|
|10    |  attention_5_1_384_384_8_48_k_proj_rsc_comp                                |BLOCK_1R1W_RBW_5                  |    90|
|11    |  attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp                     |BLOCK_1R1W_RBW__parameterized1_6  |     5|
|12    |  attention_5_1_384_384_8_48_q_embed_rsc_comp                               |BLOCK_1R1W_RBW_7                  |     1|
|13    |  attention_5_1_384_384_8_48_q_proj_re_rsc_comp                             |BLOCK_1R1W_RBW_8                  |     1|
|14    |  attention_5_1_384_384_8_48_q_proj_rsc_comp                                |BLOCK_1R1W_RBW_9                  |    90|
|15    |  attention_5_1_384_384_8_48_quantized_final_output_rsc_comp                |BLOCK_1R1W_RBW__parameterized0    |    13|
|16    |  attention_5_1_384_384_8_48_quantized_hidden_states_rsc_comp               |BLOCK_1R1W_RBW__parameterized0_10 |     9|
|17    |  attention_5_1_384_384_8_48_v_cache_upd_rsc_comp                           |BLOCK_1R1W_RBW__parameterized1_11 |     5|
|18    |  attention_5_1_384_384_8_48_v_proj_re_rsc_comp                             |BLOCK_1R1W_RBW_12                 |     1|
|19    |  attention_5_1_384_384_8_48_v_proj_rsc_comp                                |BLOCK_1R1W_RBW_13                 |     1|
|20    |  dut_core_inst                                                             |dut_core                          | 77695|
|21    |    CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_rg                   |dutmgc_rom_40_1920_40_1           |    21|
|22    |    APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_rg        |dutmgc_rom_33_960_17_1            |     1|
|23    |    APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_rg        |dutmgc_rom_35_960_17_1            |    49|
|24    |    LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp |mgc_div__parameterized1           | 10012|
|25    |    RMS_NORM_LOOP_2_2_read_rom_ln_weight_rom_map_1_rg                       |dutmgc_rom_36_384_13_1            |   107|
|26    |    SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp                                 |mgc_div__parameterized0           |  6239|
|27    |    dut_core_core_fsm_inst                                                  |dut_core_core_fsm                 |  6242|
|28    |    dut_core_wait_dp_inst                                                   |dut_core_wait_dp                  |    81|
|29    |    operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp                            |mgc_div__parameterized2           |  4305|
|30    |  input_rsc_comp                                                            |BLOCK_1R1W_RBW_14                 |    50|
|31    |  output_rsc_comp                                                           |BLOCK_1R1W_RBW_15                 |     1|
+------+----------------------------------------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:05:44 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 2208 ; free virtual = 10254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:57 ; elapsed = 00:05:44 . Memory (MB): peak = 2950.828 ; gain = 821.324 ; free physical = 6666 ; free virtual = 14720
Synthesis Optimization Complete : Time (s): cpu = 00:05:00 ; elapsed = 00:05:47 . Memory (MB): peak = 2950.828 ; gain = 935.105 ; free physical = 6679 ; free virtual = 14720
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2950.828 ; gain = 0.000 ; free physical = 6638 ; free virtual = 14678
INFO: [Netlist 29-17] Analyzing 19414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc:7]
Finished Parsing XDC File [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.930 ; gain = 0.000 ; free physical = 6575 ; free virtual = 14617
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
262 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:11 ; elapsed = 00:06:10 . Memory (MB): peak = 2994.930 ; gain = 1260.727 ; free physical = 6772 ; free virtual = 14814
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.930 ; gain = 0.000 ; free physical = 6771 ; free virtual = 14813
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.sdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3162.789 ; gain = 167.859 ; free physical = 6396 ; free virtual = 14453
# set viv_report_dir /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v
# report_utilization -file $viv_report_dir/utilization_synth.rpt
# report_timing_summary -path_type summary -file $viv_report_dir/timing_summary_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -nworst 1 -from [all_inputs] -to [all_outputs] -file $viv_report_dir/timing_summary_synth.rpt -append
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
INFO: [Timing 38-72] No paths found.
# if { [llength [all_clocks] ] > 0 } {
#    report_timing -nworst 1 -from [all_inputs] -to [all_clocks] -file $viv_report_dir/timing_summary_synth.rpt -append
#    report_timing -nworst 1 -from [all_clocks] -to [all_clocks] -file $viv_report_dir/timing_summary_synth.rpt -append
#    report_timing -nworst 1 -from [all_clocks] -to [all_outputs] -file $viv_report_dir/timing_summary_synth.rpt -append
# }
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# if { ([info exists env(Xilinx_RUN_PNR)] && $env(Xilinx_RUN_PNR) ) || 
#      ([info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) ) } {
#   opt_design
#   place_design
#   read_xdc /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v/rtl.v.xv.signoff.sdc
#   phys_opt_design
#   write_checkpoint -force $outputDir/post_place
#   route_design
#   write_checkpoint -force $outputDir/post_route
#   write_verilog -force $outputDir/dut_impl_netlist.v -sdf_anno false
#   write_xdc -no_fixed_only -force $outputDir/dut_impl.xdc
#   if { [info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) } {
#     write_bitstream -force $outputDir/dut.bit
#   }
#    set viv_report_dir /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/vivado_v
#    report_design_analysis -congestion -complexity -file $viv_report_dir/design_analysis.rpt
#    report_high_fanout_nets -timing -load_types -max_nets 100 -file $viv_report_dir/high_fanouts.rpt
#    report_utilization -file $viv_report_dir/utilization_placed.rpt
#    report_timing_summary -path_type summary -file $viv_report_dir/timing_summary_routed.rpt
#    report_timing -nworst 1 -from [all_inputs] -to [all_outputs] -file $viv_report_dir/timing_summary_routed.rpt -append
#    if { [llength [all_clocks] ] > 0 } {
#       report_timing -nworst 1 -from [all_inputs] -to [all_clocks] -file $viv_report_dir/timing_summary_routed.rpt -append
#       report_timing -nworst 1 -from [all_clocks] -to [all_clocks] -file $viv_report_dir/timing_summary_routed.rpt -append
#       report_timing -nworst 1 -from [all_clocks] -to [all_outputs] -file $viv_report_dir/timing_summary_routed.rpt -append
#    }
# }
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 00:34:39 2024...
Downstream synthesis information: design='dut' TID='Vivado' runtime=311 Delay=2.4640 RTLSyn/runtime=311 RTLSyn/Area=56070 RTLSyn/MinClkPrd=2.4640 RTLSyn/Delay=2.4640 RTLSyn/Slack=-281.5460 RTLSyn/InputDelay=0.0 RTLSyn/InputSetup=0.0 RTLSyn/R2RDelay=0.0 RTLSyn/R2RSetup=0.0 RTLSyn/WNS=-281.5460 RTLSyn/TNS=-120966.4140 RTLSyn/Area(BRAMs)=0 RTLSyn/Area(CARRY8)=0 RTLSyn/Area(DSP)=29 RTLSyn/Area(FFs)=3704 RTLSyn/Area(LOOKAHEAD8)=0 RTLSyn/Area(LUTs)=56070 RTLSyn/Area(MUXs)=15207 RTLSyn/Area(RAMB18)=0 RTLSyn/Area(RAMB36)=0 RTLSyn/MAXPATH=291.5390 RTLSyn/ROUTERATIO=34.132 RTLSyn/SCD=0.9730 RTLSyn/WNS(In2Reg)=6.5050 RTLSyn/WNS(Reg2Output)=7.5010 RTLSyn/WNS(Reg2Reg)=-281.5460
