vhdl xil_defaultlib  \
"../../../../fir.gen/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \

# Do not sort compile order
nosort
