
*** Running vivado
    with args -log Hack.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Hack.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Hack.tcl -notrace
Command: synth_design -top Hack -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 391.973 ; gain = 100.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Hack' [D:/FPGA/hack/hack.srcs/sources_1/new/Hack.v:23]
INFO: [Synth 8-6157] synthesizing module 'hack_control' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:23]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:76]
INFO: [Synth 8-6155] done synthesizing module 'hack_control' (1#1) [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'hack_datapath' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/FPGA/hack/hack.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [D:/FPGA/hack/hack.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/FPGA/hack/hack.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (3#1) [D:/FPGA/hack/hack.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fun' [D:/FPGA/hack/hack.srcs/sources_1/new/fun.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fun' (4#1) [D:/FPGA/hack/hack.srcs/sources_1/new/fun.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hack_datapath' (5#1) [D:/FPGA/hack/hack.srcs/sources_1/new/hack_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/FPGA/hack/hack.runs/synth_1/.Xil/Vivado-10792-LAPTOP-V3LU2TCI/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [D:/FPGA/hack/hack.runs/synth_1/.Xil/Vivado-10792-LAPTOP-V3LU2TCI/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/hack/hack.srcs/sources_1/new/Hack.v:36]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/FPGA/hack/hack.runs/synth_1/.Xil/Vivado-10792-LAPTOP-V3LU2TCI/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (7#1) [D:/FPGA/hack/hack.runs/synth_1/.Xil/Vivado-10792-LAPTOP-V3LU2TCI/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk190' [D:/FPGA/hack/hack.srcs/sources_1/new/clk190.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk190' (8#1) [D:/FPGA/hack/hack.srcs/sources_1/new/clk190.v:23]
INFO: [Synth 8-6157] synthesizing module 'dbounce' [D:/FPGA/hack/hack.srcs/sources_1/new/dbounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbounce' (9#1) [D:/FPGA/hack/hack.srcs/sources_1/new/dbounce.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 't3'. This will prevent further optimization [D:/FPGA/hack/hack.srcs/sources_1/new/Hack.v:35]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 't4'. This will prevent further optimization [D:/FPGA/hack/hack.srcs/sources_1/new/Hack.v:36]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 't1'. This will prevent further optimization [D:/FPGA/hack/hack.srcs/sources_1/new/Hack.v:33]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 't2'. This will prevent further optimization [D:/FPGA/hack/hack.srcs/sources_1/new/Hack.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Hack' (10#1) [D:/FPGA/hack/hack.srcs/sources_1/new/Hack.v:23]
WARNING: [Synth 8-3331] design hack_control has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.605 ; gain = 154.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.605 ; gain = 154.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.605 ; gain = 154.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/hack/hack.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 't3'
Finished Parsing XDC File [d:/FPGA/hack/hack.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 't3'
Parsing XDC File [d:/FPGA/hack/hack.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 't4'
Finished Parsing XDC File [d:/FPGA/hack/hack.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 't4'
Parsing XDC File [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc]
WARNING: [Vivado 12-584] No ports matched 'ans[15]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'ans[14]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'ans[13]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'ans[12]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ans[11]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'ans[10]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'ans[9]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'ans[8]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'ans[7]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ans[6]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'ans[5]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'ans[4]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'ans[3]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'ans[2]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'ans[1]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'ans[0]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'ans[0]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'ans[1]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ans[2]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ans[3]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ans[4]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'ans[5]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'ans[6]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'ans[7]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:31]
Finished Parsing XDC File [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Hack_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Hack_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Hack_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 796.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 796.645 ; gain = 504.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 796.645 ; gain = 504.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for t3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for t4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 796.645 ; gain = 504.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_reg' and it is trimmed from '16' to '6' bits. [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:98]
INFO: [Synth 8-802] inferred FSM for state register 'prst_reg' in module 'hack_control'
INFO: [Synth 8-5544] ROM "datain" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'datain_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                             0000
                      s1 |                              001 |                             0001
                      s2 |                              010 |                             0010
                      s3 |                              011 |                             0011
                      s4 |                              100 |                             0100
                      s5 |                              101 |                             0101
                      s6 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prst_reg' using encoding 'sequential' in module 'hack_control'
WARNING: [Synth 8-327] inferring latch for variable 'enx_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'eny_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'eno_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'zx_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'zy_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'clro_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'nx_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'ny_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'no_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'f_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'ena_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'wea_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'addra_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'ramdina_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/FPGA/hack/hack.srcs/sources_1/new/hack_control.v:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 796.645 ; gain = 504.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hack_control 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     16 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 14    
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fun 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dbounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design hack_control has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 796.645 ; gain = 504.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 800.863 ; gain = 509.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 801.012 ; gain = 509.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |vio_0         |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |     9|
|5     |LUT1          |     1|
|6     |LUT2          |    67|
|7     |LUT3          |    45|
|8     |LUT4          |    16|
|9     |LUT5          |     6|
|10    |FDCE          |    25|
|11    |FDRE          |   112|
|12    |LD            |    52|
|13    |IBUF          |     3|
+------+--------------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   354|
|2     |  t1     |hack_control  |   107|
|3     |  t2     |hack_datapath |   198|
|4     |    A    |register      |    17|
|5     |    B    |register_0    |    17|
|6     |    O    |register_1    |    17|
|7     |    a    |mux           |    32|
|8     |    b    |mux_2         |    67|
|9     |    f1   |mux_3         |    32|
|10    |    t1   |fun           |    16|
|11    |  t5     |clk190        |    25|
|12    |  t6     |dbounce       |     4|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 820.180 ; gain = 528.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 820.180 ; gain = 178.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 820.180 ; gain = 528.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  LD => LDCE: 52 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 826.855 ; gain = 543.707
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hack/hack.runs/synth_1/Hack.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Hack_utilization_synth.rpt -pb Hack_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 826.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  4 18:28:30 2021...
