<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf

</twCmdLine><twDesign>xtop.ncd</twDesign><twDesignPath>xtop.ncd</twDesignPath><twPCF>xtop.pcf</twPCF><twPcfPath>xtop.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="cp132"><twDevName>xc3s100e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-07-09</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clkin = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>6713805</twItemCnt><twErrCntSetup>21</twErrCntSetup><twErrCntEndPt>21</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>738</twEndPtCnt><twPathErrCnt>9469</twPathErrCnt><twMinPer>21.031</twMinPer></twConstHead><twPathRptBanner iPaths="208113" iCriticalPaths="1776" sType="EndPoint">Paths for end point controller/regA_19 (SLICE_X19Y33.F3), 208113 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.031</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_19</twDest><twTotPathDel>21.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_19</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>instruction&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;7&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>controller/adder_res&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>controller/regA&lt;19&gt;</twComp><twBEL>controller/Mmux_regA_mux000033146</twBEL><twBEL>controller/regA_19</twBEL></twPathDel><twLogDel>13.072</twLogDel><twRouteDel>7.959</twRouteDel><twTotDel>21.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.986</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_19</twDest><twTotPathDel>20.986</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_19</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB29</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G4</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>instruction&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;7&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>controller/adder_res&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>controller/regA&lt;19&gt;</twComp><twBEL>controller/Mmux_regA_mux000033146</twBEL><twBEL>controller/regA_19</twBEL></twPathDel><twLogDel>13.072</twLogDel><twRouteDel>7.914</twRouteDel><twTotDel>20.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.918</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_19</twDest><twTotPathDel>20.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_19</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>instruction&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>controller/adder_res&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>controller/regA&lt;19&gt;</twComp><twBEL>controller/Mmux_regA_mux000033146</twBEL><twBEL>controller/regA_19</twBEL></twPathDel><twLogDel>12.959</twLogDel><twRouteDel>7.959</twRouteDel><twTotDel>20.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="548209" iCriticalPaths="3072" sType="EndPoint">Paths for end point controller/regA_31 (SLICE_X16Y33.F3), 548209 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.021</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_31</twDest><twTotPathDel>21.021</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_31</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>instruction&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;7&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;22&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;22&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;24&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;24&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;26&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;26&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;28&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;28&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;30&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;30&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>controller/adder_res&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;31&gt;</twComp><twBEL>controller/Mmux_regA_mux00007582</twBEL><twBEL>controller/regA_31</twBEL></twPathDel><twLogDel>13.835</twLogDel><twRouteDel>7.186</twRouteDel><twTotDel>21.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.976</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_31</twDest><twTotPathDel>20.976</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_31</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB29</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G4</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>instruction&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;7&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;22&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;22&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;24&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;24&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;26&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;26&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;28&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;28&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;30&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;30&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>controller/adder_res&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;31&gt;</twComp><twBEL>controller/Mmux_regA_mux00007582</twBEL><twBEL>controller/regA_31</twBEL></twPathDel><twLogDel>13.835</twLogDel><twRouteDel>7.141</twRouteDel><twTotDel>20.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.908</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_31</twDest><twTotPathDel>20.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_31</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>instruction&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;22&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;22&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;24&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;24&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;26&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;26&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;28&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;28&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;30&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;30&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>controller/adder_res&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;31&gt;</twComp><twBEL>controller/Mmux_regA_mux00007582</twBEL><twBEL>controller/regA_31</twBEL></twPathDel><twLogDel>13.722</twLogDel><twRouteDel>7.186</twRouteDel><twTotDel>20.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="357801" iCriticalPaths="1920" sType="EndPoint">Paths for end point controller/regA_25 (SLICE_X14Y29.F4), 357801 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.961</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_25</twDest><twTotPathDel>20.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_25</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>instruction&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;7&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;22&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;22&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;24&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;24&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>controller/adder_res&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;25&gt;</twComp><twBEL>controller/Mmux_regA_mux000054146</twBEL><twBEL>controller/regA_25</twBEL></twPathDel><twLogDel>13.481</twLogDel><twRouteDel>7.480</twRouteDel><twTotDel>20.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.916</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_25</twDest><twTotPathDel>20.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_25</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB29</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G4</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>instruction&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;7&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;22&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;22&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;24&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;24&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>controller/adder_res&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;25&gt;</twComp><twBEL>controller/Mmux_regA_mux000054146</twBEL><twBEL>controller/regA_25</twBEL></twPathDel><twLogDel>13.481</twLogDel><twRouteDel>7.435</twRouteDel><twTotDel>20.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.848</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_25</twDest><twTotPathDel>20.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_25</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>instruction&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/imm&lt;7&gt;</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/imm&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>controller/imm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp><twBEL>controller/mem_addr&lt;0&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>controller/mem_addr&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>regf/_varindex0000&lt;6&gt;</twComp><twBEL>regf/Mram_regf6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>regf/_varindex0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N57</twComp><twBEL>controller/operand&lt;5&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/operand&lt;5&gt;6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp><twBEL>controller/operand&lt;5&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>controller/operand&lt;5&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;6&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>controller/carry_res_n_1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/adder_res&lt;22&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;22&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y25.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/adder_res&lt;24&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;24&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>controller/adder_res&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;25&gt;</twComp><twBEL>controller/Mmux_regA_mux000054146</twBEL><twBEL>controller/regA_25</twBEL></twPathDel><twLogDel>13.368</twLogDel><twRouteDel>7.480</twRouteDel><twTotDel>20.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkin = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regf/Mram_regf13 (SLICE_X12Y15.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.858</twSlack><twSrc BELType="FF">controller/regA_12</twSrc><twDest BELType="RAM">regf/Mram_regf13</twDest><twTotPathDel>0.856</twTotPathDel><twClkSkew dest = "0.002" src = "0.004">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>controller/regA_12</twSrc><twDest BELType='RAM'>regf/Mram_regf13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>controller/regA&lt;12&gt;</twComp><twBEL>controller/regA_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>controller/regA&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>regf/_varindex0000&lt;12&gt;</twComp><twBEL>regf/Mram_regf13</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>0.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regf/Mram_regf30 (SLICE_X16Y27.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.009</twSlack><twSrc BELType="FF">controller/regA_29</twSrc><twDest BELType="RAM">regf/Mram_regf30</twDest><twTotPathDel>1.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>controller/regA_29</twSrc><twDest BELType='RAM'>regf/Mram_regf30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>controller/regA&lt;29&gt;</twComp><twBEL>controller/regA_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.BY</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.663</twDelInfo><twComp>controller/regA&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y27.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>regf/_varindex0000&lt;15&gt;</twComp><twBEL>regf/Mram_regf30</twBEL></twPathDel><twLogDel>0.346</twLogDel><twRouteDel>0.663</twRouteDel><twTotDel>1.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regf/Mram_regf9 (SLICE_X12Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.044</twSlack><twSrc BELType="FF">controller/regA_8</twSrc><twDest BELType="RAM">regf/Mram_regf9</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew dest = "0.027" src = "0.023">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>controller/regA_8</twSrc><twDest BELType='RAM'>regf/Mram_regf9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>controller/regA&lt;8&gt;</twComp><twBEL>controller/regA_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.723</twDelInfo><twComp>controller/regA&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y11.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>regf/_varindex0000&lt;8&gt;</twComp><twBEL>regf/Mram_regf9</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="controller/pc&lt;0&gt;/SR" logResource="controller/pc_0/SR" locationPin="SLICE_X25Y1.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="controller/pc&lt;0&gt;/SR" logResource="controller/pc_0/SR" locationPin="SLICE_X25Y1.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="controller/pc&lt;1&gt;/SR" logResource="controller/pc_1/SR" locationPin="SLICE_X25Y0.SR" clockNet="rst_IBUF"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="36">1</twUnmetConstCnt><twDataSheet anchorID="37" twNameLen="15"><twClk2SUList anchorID="38" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>21.031</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="39"><twErrCnt>21</twErrCnt><twScore>10935</twScore><twSetupScore>10935</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6713805</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3419</twConnCnt></twConstCov><twStats anchorID="40"><twMinPer>21.031</twMinPer><twFootnote number="1" /><twMaxFreq>47.549</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 25 15:59:47 2019 </twTimestamp></twFoot><twClientInfo anchorID="41"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 165 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
