// Seed: 465701631
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    output supply1 id_8,
    input tri id_9
    , id_11
);
  assign id_11 = id_5;
  logic [7:0] id_12;
  assign module_1.id_6 = 0;
  assign id_12[1+1] = id_11;
endmodule
module module_1 #(
    parameter id_0  = 32'd47,
    parameter id_12 = 32'd13,
    parameter id_2  = 32'd26
) (
    input wire _id_0,
    output supply0 id_1,
    input tri1 _id_2,
    input wand id_3,
    output wor id_4,
    output supply0 id_5,
    input tri id_6,
    output tri1 id_7
);
  parameter id_9 = -1;
  wire id_10;
  ;
  wire [1 : id_2] id_11;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_3,
      id_5,
      id_3,
      id_6,
      id_6,
      id_1,
      id_6
  );
  wire _id_12;
  wire [(  id_0  -  1  )  -  1 : id_12] id_13;
  logic id_14;
endmodule
