C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\alu.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\cpu_core.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\cpu_top.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\decoder.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\id_ex.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\if_id.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\pc_reg.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\pc_stepper.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\regfile.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\tb_cpu_debug.sv
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\top.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\uart_rx.v
C:\Users\evanw\FPGA_CPU1\FPGA_CPU1.srcs\sources_1\new\uart_tx.v

