
*** Running vivado
    with args -log my_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source my_top.tcl -notrace
Command: synth_design -top my_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'my_top' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/my_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_core' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/new/stopwatch_core.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_core' (1#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/new/stopwatch_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_btn_debounce' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/my_btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_btn_debounce' (2#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/my_btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/tick_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (3#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/tick_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_digit_select' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:59]
INFO: [Synth 8-6155] done synthesizing module 'fnd_digit_select' (4#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:59]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (5#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:90]
INFO: [Synth 8-6157] synthesizing module 'fnd_display' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:105]
INFO: [Synth 8-226] default block is never used [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:118]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:117]
WARNING: [Synth 8-567] referenced signal 'd10' should be on the sensitivity list [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:117]
WARNING: [Synth 8-567] referenced signal 'd100' should be on the sensitivity list [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:117]
WARNING: [Synth 8-567] referenced signal 'd1000' should be on the sensitivity list [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:117]
INFO: [Synth 8-6155] done synthesizing module 'fnd_display' (6#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:105]
INFO: [Synth 8-6157] synthesizing module 'fnd_anim' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:145]
INFO: [Synth 8-6155] done synthesizing module 'fnd_anim' (7#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:145]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (8#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_command_controller' [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/btn_command_controller.v:3]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register stop_idle_sec_reg in module btn_command_controller. [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/btn_command_controller.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_command_controller' (9#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/btn_command_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_top' (10#1) [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/my_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1283.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc]
Finished Parsing XDC File [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/my_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/my_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1283.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1284.758 ; gain = 1.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1300.348 ; gain = 17.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |    11|
|4     |LUT2   |   160|
|5     |LUT3   |    52|
|6     |LUT4   |    68|
|7     |LUT5   |    52|
|8     |LUT6   |   113|
|9     |FDCE   |   188|
|10    |FDPE   |     1|
|11    |FDRE   |     6|
|12    |IBUF   |     5|
|13    |OBUF   |    15|
|14    |OBUFT  |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1315.133 ; gain = 31.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.133 ; gain = 31.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1327.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a3f753c0
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.859 ; gain = 54.570
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/sanggong/verilog/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.runs/synth_1/my_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_top_utilization_synth.rpt -pb my_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 00:05:24 2025...
