<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SmartSnippets DA1469x SDK: sdk/bsp/config/bsp_defaults_da1469x.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1469x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Board&#160;and&#160;Applications&#160;General&#160;Info</span></a></li>
      <li><a href="modules.html"><span>SDK&#160;Architecture</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_b6ab4579915f359943b36b61b3db5046.html">config</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">bsp_defaults_da1469x.h File Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___c_o_n_f_i_g.html">BSP Configuration</a> &raquo; <a class="el" href="group___b_s_p___c_o_n_f_i_g___d_e_f_a_u_l_t_s.html">BSP Default Configuration Values</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Board Support Package. Device-specific system configuration default values.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="brd__prodk__da1469x_8h_source.html">boards/brd_prodk_da1469x.h</a>&quot;</code><br />
</div>
<p><a href="bsp__defaults__da1469x_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8cf28ccc9800f08a0ff2e9b113632dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8cf28ccc9800f08a0ff2e9b113632dcc">dg_configRC32K_FREQ</a>&#160;&#160;&#160;(32000)</td></tr>
<tr class="memdesc:ga8cf28ccc9800f08a0ff2e9b113632dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vaule of the RC32K oscilator frequency in Hz.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8cf28ccc9800f08a0ff2e9b113632dcc">More...</a><br /></td></tr>
<tr class="separator:ga8cf28ccc9800f08a0ff2e9b113632dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2148b8a736311ff168abe6e3aefd1791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga2148b8a736311ff168abe6e3aefd1791">dg_configLP_CLK_DRIFT</a>&#160;&#160;&#160;(500)</td></tr>
<tr class="memdesc:ga2148b8a736311ff168abe6e3aefd1791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptable clock tick drift (in parts per million) for the Low-power clock.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga2148b8a736311ff168abe6e3aefd1791">More...</a><br /></td></tr>
<tr class="separator:ga2148b8a736311ff168abe6e3aefd1791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62fe5c740e66e33b2c1b4a4f5614031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaa62fe5c740e66e33b2c1b4a4f5614031">dg_configXTAL32K_SETTLE_TIME</a>&#160;&#160;&#160;(8000)</td></tr>
<tr class="memdesc:gaa62fe5c740e66e33b2c1b4a4f5614031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time needed for the settling of the LP clock, in msec.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaa62fe5c740e66e33b2c1b4a4f5614031">More...</a><br /></td></tr>
<tr class="separator:gaa62fe5c740e66e33b2c1b4a4f5614031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ba90800461fb6ed135ab83433bd568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga78ba90800461fb6ed135ab83433bd568">dg_configXTAL32M_SETTLE_TIME_IN_USEC</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="memdesc:ga78ba90800461fb6ed135ab83433bd568"><td class="mdescLeft">&#160;</td><td class="mdescRight">XTAL32M settle time.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga78ba90800461fb6ed135ab83433bd568">More...</a><br /></td></tr>
<tr class="separator:ga78ba90800461fb6ed135ab83433bd568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f86669749e1d30a6873999005ac66cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga3f86669749e1d30a6873999005ac66cd">dg_configENABLE_XTAL32M_ON_WAKEUP</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga3f86669749e1d30a6873999005ac66cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable XTAL32M upon system wake-up.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga3f86669749e1d30a6873999005ac66cd">More...</a><br /></td></tr>
<tr class="separator:ga3f86669749e1d30a6873999005ac66cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb8d8bdfe85d28c0628a9334df99c76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbb8d8bdfe85d28c0628a9334df99c76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gafbb8d8bdfe85d28c0628a9334df99c76">dg_configVOLTAGE_CHECK_LP_CYCLES</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:gafbb8d8bdfe85d28c0628a9334df99c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of LP clock cycles required to check the voltage of an LDO during startup. <br /></td></tr>
<tr class="separator:gafbb8d8bdfe85d28c0628a9334df99c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b8160a007284e0237bf27593371745"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5b8160a007284e0237bf27593371745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gab5b8160a007284e0237bf27593371745"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of LP clock cycles required for the HW FSM to detect the wake-up signal. <br /></td></tr>
<tr class="separator:gab5b8160a007284e0237bf27593371745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d22f33ba3252e761038fd0621985a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad4d22f33ba3252e761038fd0621985a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">dg_configSYSTEM_STARTUP_CYCLES</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gaad4d22f33ba3252e761038fd0621985a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of LP clock cycles required for the system to start-up. <br /></td></tr>
<tr class="separator:gaad4d22f33ba3252e761038fd0621985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b659a9795293ece9f97556aedff7750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8b659a9795293ece9f97556aedff7750">dg_configWAKEUP_RC32_TIME_SLOW</a></td></tr>
<tr class="memdesc:ga8b659a9795293ece9f97556aedff7750"><td class="mdescLeft">&#160;</td><td class="mdescRight">RC32 wake-up time in slow wake-up mode.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8b659a9795293ece9f97556aedff7750">More...</a><br /></td></tr>
<tr class="separator:ga8b659a9795293ece9f97556aedff7750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebc8377aafecd2bade0a4bac503a40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gabebc8377aafecd2bade0a4bac503a40d">dg_configWAKEUP_RC32_TIME_FAST</a></td></tr>
<tr class="memdesc:gabebc8377aafecd2bade0a4bac503a40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RC32 wake-up time in fast wake-up mode.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gabebc8377aafecd2bade0a4bac503a40d">More...</a><br /></td></tr>
<tr class="separator:gabebc8377aafecd2bade0a4bac503a40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27f214e1eea45547c593ddf2960d976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab27f214e1eea45547c593ddf2960d976">dg_configWAKEUP_RC32_TIME_ULTRA_FAST</a></td></tr>
<tr class="memdesc:gab27f214e1eea45547c593ddf2960d976"><td class="mdescLeft">&#160;</td><td class="mdescRight">RC32 wake-up time.  <a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab27f214e1eea45547c593ddf2960d976">More...</a><br /></td></tr>
<tr class="separator:gab27f214e1eea45547c593ddf2960d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4730e53326ed4119a41c5d366d199f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4730e53326ed4119a41c5d366d199f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaf4730e53326ed4119a41c5d366d199f2">dg_configDEFAULT_CLK_FREQ_TRIM_REG__XTAL32M_TRIM__VALUE</a>&#160;&#160;&#160;(0x120)</td></tr>
<tr class="memdesc:gaf4730e53326ed4119a41c5d366d199f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">XTAL32M trimming default settings. <br /></td></tr>
<tr class="separator:gaf4730e53326ed4119a41c5d366d199f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ac3bc0dfd0fae3e5b6ba5afd488ace"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02ac3bc0dfd0fae3e5b6ba5afd488ace"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___c_o_n_f_i_g_u_r_a_t_i_o_n___s_e_t_t_i_n_g_s.html#ga02ac3bc0dfd0fae3e5b6ba5afd488ace">dg_configWDOG_IDLE_RESET_VALUE</a>&#160;&#160;&#160;(<a class="el" href="group___pos_mask__peripherals.html#ga078e110aacaa25bdcb66945635f8e42a">SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Msk</a> &gt;&gt; <a class="el" href="group___pos_mask__peripherals.html#ga73435e139424279024602cb4305f3b3f">SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Pos</a>)</td></tr>
<tr class="memdesc:ga02ac3bc0dfd0fae3e5b6ba5afd488ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset value for Watchdog when system is idle. <br /></td></tr>
<tr class="separator:ga02ac3bc0dfd0fae3e5b6ba5afd488ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efba193851820899f0d52b827c67430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___c_o_n_f_i_g_u_r_a_t_i_o_n___s_e_t_t_i_n_g_s.html#ga9efba193851820899f0d52b827c67430">dg_configWDOG_MAX_TASKS_CNT</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ga9efba193851820899f0d52b827c67430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum watchdog tasks.  <a href="group___s_y_s_t_e_m___c_o_n_f_i_g_u_r_a_t_i_o_n___s_e_t_t_i_n_g_s.html#ga9efba193851820899f0d52b827c67430">More...</a><br /></td></tr>
<tr class="separator:ga9efba193851820899f0d52b827c67430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f16610ba9d8b73a3efafb1b902656c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga42f16610ba9d8b73a3efafb1b902656c">dg_configPOWER_1V8_ACTIVE</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga42f16610ba9d8b73a3efafb1b902656c"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, the 1V8 rail is powered, when the system is in active state. When set to 2 the rail configuration will be defined by the application.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga42f16610ba9d8b73a3efafb1b902656c">More...</a><br /></td></tr>
<tr class="separator:ga42f16610ba9d8b73a3efafb1b902656c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae517693714bdf31b5f1be4788732bdee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gae517693714bdf31b5f1be4788732bdee">dg_configPOWER_1V8_SLEEP</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gae517693714bdf31b5f1be4788732bdee"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, the 1V8 is powered during sleep. When set to 2 the rail configuration will be defined by the application.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gae517693714bdf31b5f1be4788732bdee">More...</a><br /></td></tr>
<tr class="separator:gae517693714bdf31b5f1be4788732bdee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa792ce5d887feb5669ad09f7a6313866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gaa792ce5d887feb5669ad09f7a6313866">dg_configPOWER_1V8P_ACTIVE</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gaa792ce5d887feb5669ad09f7a6313866"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, the 1V8P rail is powered.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gaa792ce5d887feb5669ad09f7a6313866">More...</a><br /></td></tr>
<tr class="separator:gaa792ce5d887feb5669ad09f7a6313866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d238bc2faa09bf8e29202cb0fe28a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gad2d238bc2faa09bf8e29202cb0fe28a5">dg_configPOWER_1V8P_SLEEP</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gad2d238bc2faa09bf8e29202cb0fe28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, the 1V8P is powered during sleep. When set to 2 the rail configuration will be defined by the application.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gad2d238bc2faa09bf8e29202cb0fe28a5">More...</a><br /></td></tr>
<tr class="separator:gad2d238bc2faa09bf8e29202cb0fe28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae258a97d29b449f5212970749f9f3173"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae258a97d29b449f5212970749f9f3173"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gae258a97d29b449f5212970749f9f3173">dg_configFLASH_POWER_OFF</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gae258a97d29b449f5212970749f9f3173"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, the Flash is powered off during sleep. <br /></td></tr>
<tr class="separator:gae258a97d29b449f5212970749f9f3173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cd183a60f306e659a8932d0df45933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga41cd183a60f306e659a8932d0df45933">dg_configQSPIC2_DEV_AUTODETECT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga41cd183a60f306e659a8932d0df45933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Auto-detection mode for QSPIC2 device.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga41cd183a60f306e659a8932d0df45933">More...</a><br /></td></tr>
<tr class="separator:ga41cd183a60f306e659a8932d0df45933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63313b2f29cedd8c36fcefeb03e9d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga63313b2f29cedd8c36fcefeb03e9d28e">dg_configQSPIC2_DEV_HEADER_FILE</a>&#160;&#160;&#160;&quot;psram_aps6404jsq.h&quot;</td></tr>
<tr class="memdesc:ga63313b2f29cedd8c36fcefeb03e9d28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The QSPI 2 Driver header file to include.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga63313b2f29cedd8c36fcefeb03e9d28e">More...</a><br /></td></tr>
<tr class="separator:ga63313b2f29cedd8c36fcefeb03e9d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e89032a4409dabc30eb4013ffa4e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gae7e89032a4409dabc30eb4013ffa4e72">dg_configQSPIC2_DEV_CONFIG</a>&#160;&#160;&#160;psram_aps6404jsq_config</td></tr>
<tr class="memdesc:gae7e89032a4409dabc30eb4013ffa4e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">The QSPI 2 Driver configuration structure.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#gae7e89032a4409dabc30eb4013ffa4e72">More...</a><br /></td></tr>
<tr class="separator:gae7e89032a4409dabc30eb4013ffa4e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8e04e98a3b20b074085ab5789ee1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga4a8e04e98a3b20b074085ab5789ee1d9">dg_configFLASH_HEADER_FILE</a>&#160;&#160;&#160;&quot;qspi_mx25u3235.h&quot;</td></tr>
<tr class="memdesc:ga4a8e04e98a3b20b074085ab5789ee1d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Flash Driver header file to include.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga4a8e04e98a3b20b074085ab5789ee1d9">More...</a><br /></td></tr>
<tr class="separator:ga4a8e04e98a3b20b074085ab5789ee1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50766ee7a8ebcdb3e6775cb88bf31a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga50766ee7a8ebcdb3e6775cb88bf31a3c">dg_configFLASH_CONFIG</a>&#160;&#160;&#160;flash_mx25u3235_config</td></tr>
<tr class="memdesc:ga50766ee7a8ebcdb3e6775cb88bf31a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Flash Driver configuration structure.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga50766ee7a8ebcdb3e6775cb88bf31a3c">More...</a><br /></td></tr>
<tr class="separator:ga50766ee7a8ebcdb3e6775cb88bf31a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4880122c175f8cccaaec96f4a8d15149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga4880122c175f8cccaaec96f4a8d15149">dg_configQSPI2_FLASH_BASE_ADDR</a>&#160;&#160;&#160;0x2000000</td></tr>
<tr class="memdesc:ga4880122c175f8cccaaec96f4a8d15149"><td class="mdescLeft">&#160;</td><td class="mdescRight">The base address for accessing the Flash memory connected to QSPIC2.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga4880122c175f8cccaaec96f4a8d15149">More...</a><br /></td></tr>
<tr class="separator:ga4880122c175f8cccaaec96f4a8d15149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a3ca982831537dc0e209888ec52495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga35a3ca982831537dc0e209888ec52495">dg_configFLASH_CONFIG_VERIFY</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga35a3ca982831537dc0e209888ec52495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash device configuration verification.  <a href="group___f_l_a_s_h___s_e_t_t_i_n_g_s.html#ga35a3ca982831537dc0e209888ec52495">More...</a><br /></td></tr>
<tr class="separator:ga35a3ca982831537dc0e209888ec52495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b6a782cfd26786533c7b41b119d452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_h_a_r_g_e_r___s_e_t_t_i_n_g_s.html#ga23b6a782cfd26786533c7b41b119d452">dg_configUSE_SOC</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga23b6a782cfd26786533c7b41b119d452"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set to 1, State of Charge function is enabled.  <a href="group___c_h_a_r_g_e_r___s_e_t_t_i_n_g_s.html#ga23b6a782cfd26786533c7b41b119d452">More...</a><br /></td></tr>
<tr class="separator:ga23b6a782cfd26786533c7b41b119d452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb120dd6f3a23d46603eda165af44809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___s_e_t_t_i_n_g_s.html#gafb120dd6f3a23d46603eda165af44809">dg_configUART3_SOFTWARE_FIFO_SIZE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gafb120dd6f3a23d46603eda165af44809"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3's software FIFO size.  <a href="group___u_a_r_t___s_e_t_t_i_n_g_s.html#gafb120dd6f3a23d46603eda165af44809">More...</a><br /></td></tr>
<tr class="separator:gafb120dd6f3a23d46603eda165af44809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b0dbe7db777513bd1d4524fed68d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___s_e_t_t_i_n_g_s.html#ga96b0dbe7db777513bd1d4524fed68d1d">dg_configUART3_RX_CIRCULAR_DMA_BUF_SIZE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga96b0dbe7db777513bd1d4524fed68d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3's Circular DMA buffer size for RX.  <a href="group___u_a_r_t___s_e_t_t_i_n_g_s.html#ga96b0dbe7db777513bd1d4524fed68d1d">More...</a><br /></td></tr>
<tr class="separator:ga96b0dbe7db777513bd1d4524fed68d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5c31684538b6bfbd7b501b3558e94d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f5c31684538b6bfbd7b501b3558e94d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___c_o_n_f_i_g___d_e_f_a_u_l_t_s.html#ga7f5c31684538b6bfbd7b501b3558e94d">dg_configUSE_BOARD</a></td></tr>
<tr class="memdesc:ga7f5c31684538b6bfbd7b501b3558e94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the board that is used. <br /></td></tr>
<tr class="separator:ga7f5c31684538b6bfbd7b501b3558e94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Board Support Package. Device-specific system configuration default values. </p>
<p>Copyright (C) 2019-2020 Dialog Semiconductor. This computer program includes Confidential, Proprietary Information of Dialog Semiconductor. All Rights Reserved. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Jul 7 2020 07:10:50 for SmartSnippets DA1469x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
