vhdl work "RAM.vhd"
vhdl work "mux.vhd"
vhdl work "CU.vhd"
vhdl work "CLOCK_DIVIDER.vhd"
vhdl work "BIN_TO_BCD.vhd"
vhdl work "ALU.vhd"
vhdl work "ACC.vhd"
verilog work "TOP_SCHEME.vf"
vhdl work "top_scheme_tb.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
