<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRCCLAIMSET</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCCLAIMSET, Claim Tag Set Register</h1><p>The TRCCLAIMSET characteristics are:</p><h2>Purpose</h2>
        <p>In conjunction with <a href="ext-trcclaimclr.html">TRCCLAIMCLR</a>, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.</p>

      
        <p>For additional information, see the CoreSight Architecture Specification.</p>
      <h2>Configuration</h2><p>External register TRCCLAIMSET bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-trcclaimset.html">TRCCLAIMSET[31:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCCLAIMSET are <span class="arm-defined-word">RES0</span>.</p>
        <p>The number of claim tag bits implemented is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. Arm recommends that implementations support a minimum of four claim tag bits, that is, SET[3:0] reads as <span class="binarynumber">0b1111</span>.</p>
      <h2>Attributes</h2>
        <p>TRCCLAIMSET is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[31]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[30]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[29]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[28]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[27]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[26]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[25]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[24]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[23]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[22]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[21]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[20]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[19]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[18]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[17]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[16]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[15]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[14]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[13]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[12]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[11]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[10]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[9]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[8]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">SET[0]</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">SET[&lt;m&gt;], bit [m], for m = 31 to 0</h4><div class="field">
      <p>Claim Tag Set. Indicates whether Claim Tag bit &lt;m&gt; is implemented, and is used to set Claim Tag bit &lt;m&gt; to 1.</p>
    <table class="valuetable"><tr><th>SET[&lt;m&gt;]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>On a read: Claim Tag bit &lt;m&gt; is not implemented.</p>
<p>On a write: Ignored.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>On a read: Claim Tag bit &lt;m&gt; is implemented.</p>
<p>On a write: Set Claim Tag bit &lt;m&gt; to 1.</p></td></tr></table>
      <p>This bit reads-as-zero and ignores writes if m &gt; the number of Claim Tag bits.</p>
    <p>Access to this field is <span class="access_level">RAO/W1S</span>.</p></div><h2>Accessing TRCCLAIMSET</h2><h4>TRCCLAIMSET can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>ETE</td><td><span class="hexnumber">0xFA0</span></td><td>TRCCLAIMSET</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When OSLockStatus() or !IsTraceCorePowered(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
