22:35:46 INFO  : Registering command handlers for SDK TCF services
22:35:46 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
22:35:49 INFO  : XSCT server has started successfully.
22:35:49 INFO  : Successfully done setting XSCT server connection channel  
22:35:49 INFO  : Successfully done setting SDK workspace  
22:35:49 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
23:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:13 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
23:30:13 INFO  : 'jtag frequency' command is executed.
23:30:13 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:13 INFO  : Context for 'APU' is selected.
23:30:14 INFO  : System reset is completed.
23:30:17 INFO  : 'after 3000' command is executed.
23:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
23:30:19 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:19 INFO  : Context for 'APU' is selected.
23:30:19 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:19 INFO  : Context for 'APU' is selected.
23:30:19 INFO  : 'ps7_init' command is executed.
23:30:19 INFO  : 'ps7_post_config' command is executed.
23:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:20 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:20 INFO  : Memory regions updated for context APU
23:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:20 INFO  : 'con' command is executed.
23:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

23:30:20 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
23:45:55 INFO  : Disconnected from the channel tcfchan#1.
23:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:57 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
23:45:57 INFO  : 'jtag frequency' command is executed.
23:45:57 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:57 INFO  : Context for 'APU' is selected.
23:45:57 INFO  : System reset is completed.
23:46:00 INFO  : 'after 3000' command is executed.
23:46:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
23:46:02 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:02 INFO  : Context for 'APU' is selected.
23:46:04 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:04 INFO  : Context for 'APU' is selected.
23:46:04 INFO  : 'ps7_init' command is executed.
23:46:04 INFO  : 'ps7_post_config' command is executed.
23:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:04 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:04 INFO  : Memory regions updated for context APU
23:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:04 INFO  : 'con' command is executed.
23:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

23:46:04 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
23:50:29 INFO  : Disconnected from the channel tcfchan#2.
23:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
23:50:30 INFO  : 'jtag frequency' command is executed.
23:50:30 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:30 INFO  : Context for 'APU' is selected.
23:50:30 INFO  : System reset is completed.
23:50:33 INFO  : 'after 3000' command is executed.
23:50:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
23:50:36 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:36 INFO  : Context for 'APU' is selected.
23:50:37 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:37 INFO  : Context for 'APU' is selected.
23:50:37 INFO  : 'ps7_init' command is executed.
23:50:37 INFO  : 'ps7_post_config' command is executed.
23:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:37 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:37 INFO  : Memory regions updated for context APU
23:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:37 INFO  : 'con' command is executed.
23:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

23:50:37 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
23:55:05 INFO  : Disconnected from the channel tcfchan#3.
23:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:06 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
23:55:06 INFO  : 'jtag frequency' command is executed.
23:55:06 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:06 INFO  : Context for 'APU' is selected.
23:55:06 INFO  : System reset is completed.
23:55:09 INFO  : 'after 3000' command is executed.
23:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
23:55:12 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:12 INFO  : Context for 'APU' is selected.
23:55:13 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:13 INFO  : Context for 'APU' is selected.
23:55:13 INFO  : 'ps7_init' command is executed.
23:55:13 INFO  : 'ps7_post_config' command is executed.
23:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:13 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:14 INFO  : Memory regions updated for context APU
23:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:14 INFO  : 'con' command is executed.
23:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

23:55:14 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
23:56:05 INFO  : Disconnected from the channel tcfchan#4.
23:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:06 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
23:56:06 INFO  : 'jtag frequency' command is executed.
23:56:06 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:06 INFO  : Context for 'APU' is selected.
23:56:06 INFO  : System reset is completed.
23:56:09 INFO  : 'after 3000' command is executed.
23:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
23:56:12 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:12 INFO  : Context for 'APU' is selected.
23:56:13 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:13 INFO  : Context for 'APU' is selected.
23:56:13 INFO  : 'ps7_init' command is executed.
23:56:13 INFO  : 'ps7_post_config' command is executed.
23:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:14 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:14 INFO  : Memory regions updated for context APU
23:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:14 INFO  : 'con' command is executed.
23:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

23:56:14 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
23:57:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749052616966,  Project:1749047540726
23:57:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:57:10 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:57:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:57:14 INFO  : 
23:57:15 INFO  : Updating hardware inferred compiler options for sw.
23:57:15 INFO  : Clearing existing target manager status.
23:57:15 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
23:57:16 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
23:57:16 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
23:57:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:57:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:58:41 INFO  : Disconnected from the channel tcfchan#5.
23:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:42 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
23:58:42 INFO  : 'jtag frequency' command is executed.
23:58:42 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:42 INFO  : Context for 'APU' is selected.
23:58:42 INFO  : System reset is completed.
23:58:45 INFO  : 'after 3000' command is executed.
23:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
23:58:47 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:48 INFO  : Context for 'APU' is selected.
23:58:48 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:48 INFO  : Context for 'APU' is selected.
23:58:48 INFO  : 'ps7_init' command is executed.
23:58:48 INFO  : 'ps7_post_config' command is executed.
23:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:48 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:48 INFO  : Memory regions updated for context APU
23:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:48 INFO  : 'con' command is executed.
23:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

23:58:48 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
00:05:05 INFO  : Disconnected from the channel tcfchan#6.
00:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:06 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
00:05:06 INFO  : 'jtag frequency' command is executed.
00:05:06 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:06 INFO  : Context for 'APU' is selected.
00:05:06 INFO  : System reset is completed.
00:05:09 INFO  : 'after 3000' command is executed.
00:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
00:05:11 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:05:11 INFO  : Context for 'APU' is selected.
00:05:13 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:13 INFO  : Context for 'APU' is selected.
00:05:13 INFO  : 'ps7_init' command is executed.
00:05:13 INFO  : 'ps7_post_config' command is executed.
00:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:13 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:13 INFO  : Memory regions updated for context APU
00:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:13 INFO  : 'con' command is executed.
00:05:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

00:05:13 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
00:36:11 INFO  : Disconnected from the channel tcfchan#7.
00:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:13 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
00:36:13 INFO  : 'jtag frequency' command is executed.
00:36:13 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:13 INFO  : Context for 'APU' is selected.
00:36:13 INFO  : System reset is completed.
00:36:16 INFO  : 'after 3000' command is executed.
00:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
00:36:18 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:36:18 INFO  : Context for 'APU' is selected.
00:36:18 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:18 INFO  : Context for 'APU' is selected.
00:36:18 INFO  : 'ps7_init' command is executed.
00:36:18 INFO  : 'ps7_post_config' command is executed.
00:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:25 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:25 INFO  : Memory regions updated for context APU
00:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:25 INFO  : 'con' command is executed.
00:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

00:36:25 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
00:51:21 INFO  : Disconnected from the channel tcfchan#8.
00:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:22 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
00:51:22 INFO  : 'jtag frequency' command is executed.
00:51:22 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:22 INFO  : Context for 'APU' is selected.
00:51:22 INFO  : System reset is completed.
00:51:25 INFO  : 'after 3000' command is executed.
00:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
00:51:27 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:51:27 INFO  : Context for 'APU' is selected.
00:51:27 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:27 INFO  : Context for 'APU' is selected.
00:51:28 INFO  : 'ps7_init' command is executed.
00:51:28 INFO  : 'ps7_post_config' command is executed.
00:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:34 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:35 INFO  : Memory regions updated for context APU
00:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:35 INFO  : 'con' command is executed.
00:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

00:51:35 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
00:53:16 INFO  : Disconnected from the channel tcfchan#9.
00:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:17 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
00:53:17 INFO  : 'jtag frequency' command is executed.
00:53:17 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:17 INFO  : Context for 'APU' is selected.
00:53:17 INFO  : System reset is completed.
00:53:20 INFO  : 'after 3000' command is executed.
00:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
00:53:22 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:53:22 INFO  : Context for 'APU' is selected.
00:53:22 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:22 INFO  : Context for 'APU' is selected.
00:53:23 INFO  : 'ps7_init' command is executed.
00:53:23 INFO  : 'ps7_post_config' command is executed.
00:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:29 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:29 INFO  : Memory regions updated for context APU
00:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:30 INFO  : 'con' command is executed.
00:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

00:53:30 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
00:54:46 INFO  : Disconnected from the channel tcfchan#10.
00:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:47 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
00:54:47 INFO  : 'jtag frequency' command is executed.
00:54:47 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:47 INFO  : Context for 'APU' is selected.
00:54:47 INFO  : System reset is completed.
00:54:50 INFO  : 'after 3000' command is executed.
00:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
00:54:52 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:54:52 INFO  : Context for 'APU' is selected.
00:54:52 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:54:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:52 INFO  : Context for 'APU' is selected.
00:54:53 INFO  : 'ps7_init' command is executed.
00:54:53 INFO  : 'ps7_post_config' command is executed.
00:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:00 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:00 INFO  : Memory regions updated for context APU
00:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:00 INFO  : 'con' command is executed.
00:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

00:55:00 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
00:55:47 INFO  : Disconnected from the channel tcfchan#11.
00:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:48 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
00:55:48 INFO  : 'jtag frequency' command is executed.
00:55:48 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:48 INFO  : Context for 'APU' is selected.
00:55:49 INFO  : System reset is completed.
00:55:52 INFO  : 'after 3000' command is executed.
00:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
00:55:54 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:55:54 INFO  : Context for 'APU' is selected.
00:55:54 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:54 INFO  : Context for 'APU' is selected.
00:55:54 INFO  : 'ps7_init' command is executed.
00:55:54 INFO  : 'ps7_post_config' command is executed.
00:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:01 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:01 INFO  : Memory regions updated for context APU
00:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:01 INFO  : 'con' command is executed.
00:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

00:56:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
00:57:58 INFO  : Disconnected from the channel tcfchan#12.
00:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:00 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
00:58:00 INFO  : 'jtag frequency' command is executed.
00:58:00 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:00 INFO  : Context for 'APU' is selected.
00:58:00 INFO  : System reset is completed.
00:58:03 INFO  : 'after 3000' command is executed.
00:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
00:58:05 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:58:05 INFO  : Context for 'APU' is selected.
00:58:05 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:05 INFO  : Context for 'APU' is selected.
00:58:05 INFO  : 'ps7_init' command is executed.
00:58:05 INFO  : 'ps7_post_config' command is executed.
00:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:12 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:12 INFO  : Memory regions updated for context APU
00:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:12 INFO  : 'con' command is executed.
00:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

00:58:12 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:00:00 INFO  : Disconnected from the channel tcfchan#13.
01:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:01 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:00:01 INFO  : 'jtag frequency' command is executed.
01:00:01 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:01 INFO  : Context for 'APU' is selected.
01:00:01 INFO  : System reset is completed.
01:00:04 INFO  : 'after 3000' command is executed.
01:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:00:06 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:00:07 INFO  : Context for 'APU' is selected.
01:00:07 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:07 INFO  : Context for 'APU' is selected.
01:00:07 INFO  : 'ps7_init' command is executed.
01:00:07 INFO  : 'ps7_post_config' command is executed.
01:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:13 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:14 INFO  : Memory regions updated for context APU
01:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:14 INFO  : 'con' command is executed.
01:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:00:14 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:01:59 INFO  : Disconnected from the channel tcfchan#14.
01:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:01 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:02:01 INFO  : 'jtag frequency' command is executed.
01:02:01 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:01 INFO  : Context for 'APU' is selected.
01:02:01 INFO  : System reset is completed.
01:02:04 INFO  : 'after 3000' command is executed.
01:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:02:06 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:02:06 INFO  : Context for 'APU' is selected.
01:02:06 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:06 INFO  : Context for 'APU' is selected.
01:02:07 INFO  : 'ps7_init' command is executed.
01:02:07 INFO  : 'ps7_post_config' command is executed.
01:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:13 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:13 INFO  : Memory regions updated for context APU
01:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:13 INFO  : 'con' command is executed.
01:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:02:13 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:03:04 INFO  : Disconnected from the channel tcfchan#15.
01:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:05 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:03:05 INFO  : 'jtag frequency' command is executed.
01:03:05 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:03:05 INFO  : Context for 'APU' is selected.
01:03:05 INFO  : System reset is completed.
01:03:08 INFO  : 'after 3000' command is executed.
01:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:03:11 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:03:11 INFO  : Context for 'APU' is selected.
01:03:11 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:11 INFO  : Context for 'APU' is selected.
01:03:11 INFO  : 'ps7_init' command is executed.
01:03:11 INFO  : 'ps7_post_config' command is executed.
01:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:18 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:18 INFO  : Memory regions updated for context APU
01:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:18 INFO  : 'con' command is executed.
01:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:03:18 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:08:47 INFO  : Disconnected from the channel tcfchan#16.
01:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:48 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:08:48 INFO  : 'jtag frequency' command is executed.
01:08:48 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:48 INFO  : Context for 'APU' is selected.
01:08:48 INFO  : System reset is completed.
01:08:51 INFO  : 'after 3000' command is executed.
01:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:08:53 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:08:53 INFO  : Context for 'APU' is selected.
01:08:53 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:53 INFO  : Context for 'APU' is selected.
01:08:54 INFO  : 'ps7_init' command is executed.
01:08:54 INFO  : 'ps7_post_config' command is executed.
01:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:01 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:01 INFO  : Memory regions updated for context APU
01:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:01 INFO  : 'con' command is executed.
01:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:09:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:12:43 INFO  : Disconnected from the channel tcfchan#17.
01:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:44 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:12:44 INFO  : 'jtag frequency' command is executed.
01:12:44 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:44 INFO  : Context for 'APU' is selected.
01:12:45 INFO  : System reset is completed.
01:12:48 INFO  : 'after 3000' command is executed.
01:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:12:50 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:12:50 INFO  : Context for 'APU' is selected.
01:12:50 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:50 INFO  : Context for 'APU' is selected.
01:12:50 INFO  : 'ps7_init' command is executed.
01:12:50 INFO  : 'ps7_post_config' command is executed.
01:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:57 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:57 INFO  : Memory regions updated for context APU
01:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:57 INFO  : 'con' command is executed.
01:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:12:57 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:15:27 INFO  : Disconnected from the channel tcfchan#18.
01:15:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:29 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:15:29 INFO  : 'jtag frequency' command is executed.
01:15:29 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:29 INFO  : Context for 'APU' is selected.
01:15:29 INFO  : System reset is completed.
01:15:32 INFO  : 'after 3000' command is executed.
01:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:15:34 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:15:34 INFO  : Context for 'APU' is selected.
01:15:34 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:34 INFO  : Context for 'APU' is selected.
01:15:35 INFO  : 'ps7_init' command is executed.
01:15:35 INFO  : 'ps7_post_config' command is executed.
01:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:41 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:41 INFO  : Memory regions updated for context APU
01:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:41 INFO  : 'con' command is executed.
01:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:15:41 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:28:28 INFO  : Disconnected from the channel tcfchan#19.
01:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:29 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:28:29 INFO  : 'jtag frequency' command is executed.
01:28:29 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:29 INFO  : Context for 'APU' is selected.
01:28:30 INFO  : System reset is completed.
01:28:33 INFO  : 'after 3000' command is executed.
01:28:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:28:35 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:28:35 INFO  : Context for 'APU' is selected.
01:28:35 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:35 INFO  : Context for 'APU' is selected.
01:28:35 INFO  : 'ps7_init' command is executed.
01:28:35 INFO  : 'ps7_post_config' command is executed.
01:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:42 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:42 INFO  : Memory regions updated for context APU
01:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:42 INFO  : 'con' command is executed.
01:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:28:42 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:30:19 INFO  : Disconnected from the channel tcfchan#20.
01:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:20 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:30:20 INFO  : 'jtag frequency' command is executed.
01:30:20 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:20 INFO  : Context for 'APU' is selected.
01:30:20 INFO  : System reset is completed.
01:30:23 INFO  : 'after 3000' command is executed.
01:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:30:25 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:30:26 INFO  : Context for 'APU' is selected.
01:30:26 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:26 INFO  : Context for 'APU' is selected.
01:30:26 INFO  : 'ps7_init' command is executed.
01:30:26 INFO  : 'ps7_post_config' command is executed.
01:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:33 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:33 INFO  : Memory regions updated for context APU
01:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:33 INFO  : 'con' command is executed.
01:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:30:33 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:31:44 INFO  : Disconnected from the channel tcfchan#21.
01:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:45 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:31:45 INFO  : 'jtag frequency' command is executed.
01:31:45 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:45 INFO  : Context for 'APU' is selected.
01:31:45 INFO  : System reset is completed.
01:31:48 INFO  : 'after 3000' command is executed.
01:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:31:51 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:31:51 INFO  : Context for 'APU' is selected.
01:31:51 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:31:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:51 INFO  : Context for 'APU' is selected.
01:31:51 INFO  : 'ps7_init' command is executed.
01:31:51 INFO  : 'ps7_post_config' command is executed.
01:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:58 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:58 INFO  : Memory regions updated for context APU
01:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:58 INFO  : 'con' command is executed.
01:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:31:58 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:35:25 INFO  : Disconnected from the channel tcfchan#22.
01:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:26 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:35:26 INFO  : 'jtag frequency' command is executed.
01:35:26 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:26 INFO  : Context for 'APU' is selected.
01:35:26 INFO  : System reset is completed.
01:35:29 INFO  : 'after 3000' command is executed.
01:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:35:32 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:35:32 INFO  : Context for 'APU' is selected.
01:35:32 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:32 INFO  : Context for 'APU' is selected.
01:35:32 INFO  : 'ps7_init' command is executed.
01:35:32 INFO  : 'ps7_post_config' command is executed.
01:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:39 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:39 INFO  : Memory regions updated for context APU
01:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:39 INFO  : 'con' command is executed.
01:35:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:35:39 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:37:58 INFO  : Disconnected from the channel tcfchan#23.
01:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:59 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:37:59 INFO  : 'jtag frequency' command is executed.
01:37:59 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:59 INFO  : Context for 'APU' is selected.
01:37:59 INFO  : System reset is completed.
01:38:02 INFO  : 'after 3000' command is executed.
01:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:38:04 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:38:04 INFO  : Context for 'APU' is selected.
01:38:04 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:04 INFO  : Context for 'APU' is selected.
01:38:05 INFO  : 'ps7_init' command is executed.
01:38:05 INFO  : 'ps7_post_config' command is executed.
01:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:11 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:11 INFO  : Memory regions updated for context APU
01:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:12 INFO  : 'con' command is executed.
01:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:38:12 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:48:01 INFO  : Disconnected from the channel tcfchan#24.
01:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:02 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:48:02 INFO  : 'jtag frequency' command is executed.
01:48:02 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:02 INFO  : Context for 'APU' is selected.
01:48:02 INFO  : System reset is completed.
01:48:05 INFO  : 'after 3000' command is executed.
01:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:48:07 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:48:08 INFO  : Context for 'APU' is selected.
01:48:08 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:08 INFO  : Context for 'APU' is selected.
01:48:08 INFO  : 'ps7_init' command is executed.
01:48:08 INFO  : 'ps7_post_config' command is executed.
01:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:15 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:15 INFO  : Memory regions updated for context APU
01:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:15 INFO  : 'con' command is executed.
01:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:48:15 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:52:36 INFO  : Disconnected from the channel tcfchan#25.
01:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:38 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:52:38 INFO  : 'jtag frequency' command is executed.
01:52:38 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:52:38 INFO  : Context for 'APU' is selected.
01:52:38 INFO  : System reset is completed.
01:52:41 INFO  : 'after 3000' command is executed.
01:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:52:43 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:52:43 INFO  : Context for 'APU' is selected.
01:52:43 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:43 INFO  : Context for 'APU' is selected.
01:52:43 INFO  : 'ps7_init' command is executed.
01:52:43 INFO  : 'ps7_post_config' command is executed.
01:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:50 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:50 INFO  : Memory regions updated for context APU
01:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:50 INFO  : 'con' command is executed.
01:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:52:50 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:54:02 INFO  : Disconnected from the channel tcfchan#26.
01:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:03 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:54:03 INFO  : 'jtag frequency' command is executed.
01:54:03 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:54:03 INFO  : Context for 'APU' is selected.
01:54:03 INFO  : System reset is completed.
01:54:06 INFO  : 'after 3000' command is executed.
01:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:54:09 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:54:09 INFO  : Context for 'APU' is selected.
01:54:09 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:09 INFO  : Context for 'APU' is selected.
01:54:09 INFO  : 'ps7_init' command is executed.
01:54:09 INFO  : 'ps7_post_config' command is executed.
01:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:16 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:16 INFO  : Memory regions updated for context APU
01:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:16 INFO  : 'con' command is executed.
01:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:54:16 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
02:01:50 INFO  : Disconnected from the channel tcfchan#27.
02:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:51 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:01:51 INFO  : 'jtag frequency' command is executed.
02:01:51 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:01:51 INFO  : Context for 'APU' is selected.
02:01:52 INFO  : System reset is completed.
02:01:55 INFO  : 'after 3000' command is executed.
02:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:01:57 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:01:57 INFO  : Context for 'APU' is selected.
02:01:57 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:01:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:57 INFO  : Context for 'APU' is selected.
02:01:57 INFO  : 'ps7_init' command is executed.
02:01:57 INFO  : 'ps7_post_config' command is executed.
02:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:04 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:04 INFO  : Memory regions updated for context APU
02:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:04 INFO  : 'con' command is executed.
02:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

02:02:04 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
02:03:14 INFO  : Disconnected from the channel tcfchan#28.
02:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:15 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:03:15 INFO  : 'jtag frequency' command is executed.
02:03:15 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:15 INFO  : Context for 'APU' is selected.
02:03:15 INFO  : System reset is completed.
02:03:18 INFO  : 'after 3000' command is executed.
02:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:03:21 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:03:21 INFO  : Context for 'APU' is selected.
02:03:21 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:03:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:21 INFO  : Context for 'APU' is selected.
02:03:21 INFO  : 'ps7_init' command is executed.
02:03:21 INFO  : 'ps7_post_config' command is executed.
02:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:28 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:28 INFO  : Memory regions updated for context APU
02:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:28 INFO  : 'con' command is executed.
02:03:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

02:03:28 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
02:08:26 INFO  : Disconnected from the channel tcfchan#29.
02:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:27 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:08:27 INFO  : 'jtag frequency' command is executed.
02:08:27 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:08:27 INFO  : Context for 'APU' is selected.
02:08:27 INFO  : System reset is completed.
02:08:30 INFO  : 'after 3000' command is executed.
02:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:08:33 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:08:33 INFO  : Context for 'APU' is selected.
02:08:33 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:33 INFO  : Context for 'APU' is selected.
02:08:33 INFO  : 'ps7_init' command is executed.
02:08:33 INFO  : 'ps7_post_config' command is executed.
02:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:40 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:40 INFO  : Memory regions updated for context APU
02:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:40 INFO  : 'con' command is executed.
02:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

02:08:40 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
02:13:20 INFO  : Disconnected from the channel tcfchan#30.
02:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:21 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:13:21 INFO  : 'jtag frequency' command is executed.
02:13:21 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:21 INFO  : Context for 'APU' is selected.
02:13:21 INFO  : System reset is completed.
02:13:24 INFO  : 'after 3000' command is executed.
02:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:13:27 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:13:27 INFO  : Context for 'APU' is selected.
02:13:27 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:27 INFO  : Context for 'APU' is selected.
02:13:27 INFO  : 'ps7_init' command is executed.
02:13:27 INFO  : 'ps7_post_config' command is executed.
02:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:34 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:34 INFO  : Memory regions updated for context APU
02:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:34 INFO  : 'con' command is executed.
02:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

02:13:34 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
02:14:48 INFO  : Disconnected from the channel tcfchan#31.
20:16:00 INFO  : Registering command handlers for SDK TCF services
20:16:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
20:16:04 INFO  : XSCT server has started successfully.
20:16:04 INFO  : Successfully done setting XSCT server connection channel  
20:16:05 INFO  : Successfully done setting SDK workspace  
20:16:05 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
20:16:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:48 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:20:48 INFO  : 'jtag frequency' command is executed.
20:20:48 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:48 INFO  : Context for 'APU' is selected.
20:20:48 INFO  : System reset is completed.
20:20:51 INFO  : 'after 3000' command is executed.
20:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:20:53 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:20:53 INFO  : Context for 'APU' is selected.
20:20:53 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:54 INFO  : Context for 'APU' is selected.
20:20:54 INFO  : 'ps7_init' command is executed.
20:20:54 INFO  : 'ps7_post_config' command is executed.
20:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:00 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:01 INFO  : Memory regions updated for context APU
20:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:01 INFO  : 'con' command is executed.
20:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:21:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:22:47 INFO  : Disconnected from the channel tcfchan#1.
20:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:48 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:22:48 INFO  : 'jtag frequency' command is executed.
20:22:48 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:48 INFO  : Context for 'APU' is selected.
20:22:48 INFO  : System reset is completed.
20:22:51 INFO  : 'after 3000' command is executed.
20:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:22:54 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:54 INFO  : Context for 'APU' is selected.
20:22:55 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:56 INFO  : Context for 'APU' is selected.
20:22:56 INFO  : 'ps7_init' command is executed.
20:22:56 INFO  : 'ps7_post_config' command is executed.
20:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:03 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:03 INFO  : Memory regions updated for context APU
20:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:03 INFO  : 'con' command is executed.
20:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:23:03 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:23:50 INFO  : Disconnected from the channel tcfchan#2.
20:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:51 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:23:51 INFO  : 'jtag frequency' command is executed.
20:23:51 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:51 INFO  : Context for 'APU' is selected.
20:23:52 INFO  : System reset is completed.
20:23:55 INFO  : 'after 3000' command is executed.
20:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:23:57 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:23:57 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : 'ps7_init' command is executed.
20:23:58 INFO  : 'ps7_post_config' command is executed.
20:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:05 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:05 INFO  : Memory regions updated for context APU
20:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:05 INFO  : 'con' command is executed.
20:24:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:24:05 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:27:37 INFO  : Disconnected from the channel tcfchan#3.
20:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:38 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:27:38 INFO  : 'jtag frequency' command is executed.
20:27:38 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:38 INFO  : Context for 'APU' is selected.
20:27:39 INFO  : System reset is completed.
20:27:42 INFO  : 'after 3000' command is executed.
20:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:27:44 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:27:44 INFO  : Context for 'APU' is selected.
20:27:45 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:45 INFO  : Context for 'APU' is selected.
20:27:45 INFO  : 'ps7_init' command is executed.
20:27:46 INFO  : 'ps7_post_config' command is executed.
20:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:52 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:52 INFO  : Memory regions updated for context APU
20:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:52 INFO  : 'con' command is executed.
20:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:27:52 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:29:41 INFO  : Disconnected from the channel tcfchan#4.
20:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:42 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:29:42 INFO  : 'jtag frequency' command is executed.
20:29:42 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:42 INFO  : Context for 'APU' is selected.
20:29:42 INFO  : System reset is completed.
20:29:45 INFO  : 'after 3000' command is executed.
20:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:29:48 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:29:48 INFO  : Context for 'APU' is selected.
20:29:49 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:49 INFO  : Context for 'APU' is selected.
20:29:49 INFO  : 'ps7_init' command is executed.
20:29:49 INFO  : 'ps7_post_config' command is executed.
20:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:56 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:56 INFO  : Memory regions updated for context APU
20:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:56 INFO  : 'con' command is executed.
20:29:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:29:56 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:40:15 INFO  : Disconnected from the channel tcfchan#5.
20:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:17 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:40:17 INFO  : 'jtag frequency' command is executed.
20:40:17 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:17 INFO  : Context for 'APU' is selected.
20:40:17 INFO  : System reset is completed.
20:40:20 INFO  : 'after 3000' command is executed.
20:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:40:22 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:22 INFO  : Context for 'APU' is selected.
20:40:23 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:23 INFO  : Context for 'APU' is selected.
20:40:24 INFO  : 'ps7_init' command is executed.
20:40:24 INFO  : 'ps7_post_config' command is executed.
20:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:30 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:30 INFO  : Memory regions updated for context APU
20:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:30 INFO  : 'con' command is executed.
20:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:40:30 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:44:24 INFO  : Disconnected from the channel tcfchan#6.
20:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:25 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:44:25 INFO  : 'jtag frequency' command is executed.
20:44:25 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:26 INFO  : Context for 'APU' is selected.
20:44:26 INFO  : System reset is completed.
20:44:29 INFO  : 'after 3000' command is executed.
20:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:44:31 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:31 INFO  : Context for 'APU' is selected.
20:44:32 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:32 INFO  : Context for 'APU' is selected.
20:44:33 INFO  : 'ps7_init' command is executed.
20:44:33 INFO  : 'ps7_post_config' command is executed.
20:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:39 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:40 INFO  : Memory regions updated for context APU
20:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:40 INFO  : 'con' command is executed.
20:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:44:40 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:50:01 INFO  : Disconnected from the channel tcfchan#7.
20:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:02 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:50:02 INFO  : 'jtag frequency' command is executed.
20:50:02 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:02 INFO  : Context for 'APU' is selected.
20:50:03 INFO  : System reset is completed.
20:50:06 INFO  : 'after 3000' command is executed.
20:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:50:08 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:08 INFO  : Context for 'APU' is selected.
20:50:09 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:09 INFO  : Context for 'APU' is selected.
20:50:10 INFO  : 'ps7_init' command is executed.
20:50:10 INFO  : 'ps7_post_config' command is executed.
20:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:16 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:16 INFO  : Memory regions updated for context APU
20:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:17 INFO  : 'con' command is executed.
20:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:50:17 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:52:32 INFO  : Disconnected from the channel tcfchan#8.
20:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:33 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:52:33 INFO  : 'jtag frequency' command is executed.
20:52:33 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:33 INFO  : Context for 'APU' is selected.
20:52:33 INFO  : System reset is completed.
20:52:36 INFO  : 'after 3000' command is executed.
20:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:52:39 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:52:39 INFO  : Context for 'APU' is selected.
20:52:40 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:40 INFO  : Context for 'APU' is selected.
20:52:40 INFO  : 'ps7_init' command is executed.
20:52:40 INFO  : 'ps7_post_config' command is executed.
20:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:47 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:47 INFO  : Memory regions updated for context APU
20:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:47 INFO  : 'con' command is executed.
20:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:52:47 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:54:25 INFO  : Disconnected from the channel tcfchan#9.
20:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:26 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:54:26 INFO  : 'jtag frequency' command is executed.
20:54:26 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:26 INFO  : Context for 'APU' is selected.
20:54:26 INFO  : System reset is completed.
20:54:29 INFO  : 'after 3000' command is executed.
20:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:54:31 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:54:31 INFO  : Context for 'APU' is selected.
20:54:33 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:33 INFO  : Context for 'APU' is selected.
20:54:33 INFO  : 'ps7_init' command is executed.
20:54:33 INFO  : 'ps7_post_config' command is executed.
20:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:40 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:40 INFO  : Memory regions updated for context APU
20:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:40 INFO  : 'con' command is executed.
20:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:54:40 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:10:22 INFO  : Disconnected from the channel tcfchan#10.
21:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:24 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:10:24 INFO  : 'jtag frequency' command is executed.
21:10:24 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:24 INFO  : Context for 'APU' is selected.
21:10:24 INFO  : System reset is completed.
21:10:27 INFO  : 'after 3000' command is executed.
21:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:10:29 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:10:29 INFO  : Context for 'APU' is selected.
21:10:30 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:30 INFO  : Context for 'APU' is selected.
21:10:31 INFO  : 'ps7_init' command is executed.
21:10:31 INFO  : 'ps7_post_config' command is executed.
21:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:37 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:38 INFO  : Memory regions updated for context APU
21:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:38 INFO  : 'con' command is executed.
21:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:10:38 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:18:39 INFO  : Disconnected from the channel tcfchan#11.
21:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:40 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:18:40 INFO  : 'jtag frequency' command is executed.
21:18:40 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:40 INFO  : Context for 'APU' is selected.
21:18:41 INFO  : System reset is completed.
21:18:44 INFO  : 'after 3000' command is executed.
21:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:18:46 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:18:46 INFO  : Context for 'APU' is selected.
21:18:47 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:47 INFO  : Context for 'APU' is selected.
21:18:47 INFO  : 'ps7_init' command is executed.
21:18:47 INFO  : 'ps7_post_config' command is executed.
21:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:54 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:54 INFO  : Memory regions updated for context APU
21:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:54 INFO  : 'con' command is executed.
21:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:18:54 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:20:13 INFO  : Disconnected from the channel tcfchan#12.
21:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:14 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:20:14 INFO  : 'jtag frequency' command is executed.
21:20:14 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:14 INFO  : Context for 'APU' is selected.
21:20:14 INFO  : System reset is completed.
21:20:17 INFO  : 'after 3000' command is executed.
21:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:20:42 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:20:42 INFO  : Context for 'APU' is selected.
21:20:43 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:43 INFO  : Context for 'APU' is selected.
21:20:43 INFO  : 'ps7_init' command is executed.
21:20:43 INFO  : 'ps7_post_config' command is executed.
21:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:50 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:50 INFO  : Memory regions updated for context APU
21:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:50 INFO  : 'con' command is executed.
21:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:20:50 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:25:52 INFO  : Disconnected from the channel tcfchan#13.
21:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:54 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:25:54 INFO  : 'jtag frequency' command is executed.
21:25:54 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:54 INFO  : Context for 'APU' is selected.
21:25:54 INFO  : System reset is completed.
21:25:57 INFO  : 'after 3000' command is executed.
21:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:25:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:59 INFO  : Context for 'APU' is selected.
21:26:01 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:01 INFO  : Context for 'APU' is selected.
21:26:01 INFO  : 'ps7_init' command is executed.
21:26:01 INFO  : 'ps7_post_config' command is executed.
21:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:08 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:08 INFO  : Memory regions updated for context APU
21:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:08 INFO  : 'con' command is executed.
21:26:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:26:08 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:33:10 INFO  : Disconnected from the channel tcfchan#14.
21:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:11 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:33:11 INFO  : 'jtag frequency' command is executed.
21:33:11 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:11 INFO  : Context for 'APU' is selected.
21:33:11 INFO  : System reset is completed.
21:33:14 INFO  : 'after 3000' command is executed.
21:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:33:17 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:17 INFO  : Context for 'APU' is selected.
21:33:18 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:18 INFO  : Context for 'APU' is selected.
21:33:18 INFO  : 'ps7_init' command is executed.
21:33:18 INFO  : 'ps7_post_config' command is executed.
21:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:25 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:25 INFO  : Memory regions updated for context APU
21:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:25 INFO  : 'con' command is executed.
21:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:33:25 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:34:16 INFO  : Disconnected from the channel tcfchan#15.
21:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:17 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:34:17 INFO  : 'jtag frequency' command is executed.
21:34:17 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:17 INFO  : Context for 'APU' is selected.
21:34:17 INFO  : System reset is completed.
21:34:20 INFO  : 'after 3000' command is executed.
21:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:34:23 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:34:23 INFO  : Context for 'APU' is selected.
21:34:24 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:24 INFO  : Context for 'APU' is selected.
21:34:24 INFO  : 'ps7_init' command is executed.
21:34:24 INFO  : 'ps7_post_config' command is executed.
21:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:31 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:31 INFO  : Memory regions updated for context APU
21:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:31 INFO  : 'con' command is executed.
21:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:34:31 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:37:33 INFO  : Disconnected from the channel tcfchan#16.
21:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:34 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:37:34 INFO  : 'jtag frequency' command is executed.
21:37:34 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:34 INFO  : Context for 'APU' is selected.
21:37:34 INFO  : System reset is completed.
21:37:37 INFO  : 'after 3000' command is executed.
21:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:37:39 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:39 INFO  : Context for 'APU' is selected.
21:37:41 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:41 INFO  : Context for 'APU' is selected.
21:37:41 INFO  : 'ps7_init' command is executed.
21:37:41 INFO  : 'ps7_post_config' command is executed.
21:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:48 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:48 INFO  : Memory regions updated for context APU
21:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:48 INFO  : 'con' command is executed.
21:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:37:48 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:56:35 INFO  : Disconnected from the channel tcfchan#17.
21:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:36 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:56:36 INFO  : 'jtag frequency' command is executed.
21:56:36 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:36 INFO  : Context for 'APU' is selected.
21:56:36 INFO  : System reset is completed.
21:56:39 INFO  : 'after 3000' command is executed.
21:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:56:41 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:41 INFO  : Context for 'APU' is selected.
21:56:43 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:43 INFO  : Context for 'APU' is selected.
21:56:43 INFO  : 'ps7_init' command is executed.
21:56:43 INFO  : 'ps7_post_config' command is executed.
21:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:43 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:43 INFO  : Memory regions updated for context APU
21:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:43 INFO  : 'con' command is executed.
21:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:56:43 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:59:52 INFO  : Disconnected from the channel tcfchan#18.
21:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:53 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:59:53 INFO  : 'jtag frequency' command is executed.
21:59:53 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:53 INFO  : Context for 'APU' is selected.
21:59:53 INFO  : System reset is completed.
21:59:56 INFO  : 'after 3000' command is executed.
21:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:59:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:59 INFO  : Context for 'APU' is selected.
22:00:00 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:00 INFO  : Context for 'APU' is selected.
22:00:00 INFO  : 'ps7_init' command is executed.
22:00:00 INFO  : 'ps7_post_config' command is executed.
22:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:01 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:01 INFO  : Memory regions updated for context APU
22:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:01 INFO  : 'con' command is executed.
22:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:00:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:02:58 INFO  : Disconnected from the channel tcfchan#19.
22:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:00 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:03:00 INFO  : 'jtag frequency' command is executed.
22:03:00 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:00 INFO  : Context for 'APU' is selected.
22:03:00 INFO  : System reset is completed.
22:03:03 INFO  : 'after 3000' command is executed.
22:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:03:05 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:05 INFO  : Context for 'APU' is selected.
22:03:06 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:06 INFO  : Context for 'APU' is selected.
22:03:07 INFO  : 'ps7_init' command is executed.
22:03:07 INFO  : 'ps7_post_config' command is executed.
22:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:07 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:07 INFO  : Memory regions updated for context APU
22:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:07 INFO  : 'con' command is executed.
22:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:03:07 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:04:52 INFO  : Disconnected from the channel tcfchan#20.
22:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:53 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:04:53 INFO  : 'jtag frequency' command is executed.
22:04:53 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:53 INFO  : Context for 'APU' is selected.
22:04:53 INFO  : System reset is completed.
22:04:56 INFO  : 'after 3000' command is executed.
22:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:04:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:59 INFO  : Context for 'APU' is selected.
22:05:00 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:00 INFO  : Context for 'APU' is selected.
22:05:01 INFO  : 'ps7_init' command is executed.
22:05:01 INFO  : 'ps7_post_config' command is executed.
22:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:01 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:01 INFO  : Memory regions updated for context APU
22:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:01 INFO  : 'con' command is executed.
22:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:05:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:05:19 INFO  : Disconnected from the channel tcfchan#21.
22:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:20 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:05:20 INFO  : 'jtag frequency' command is executed.
22:05:20 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:20 INFO  : Context for 'APU' is selected.
22:05:20 INFO  : System reset is completed.
22:05:23 INFO  : 'after 3000' command is executed.
22:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:05:26 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:26 INFO  : Context for 'APU' is selected.
22:05:28 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:28 INFO  : Context for 'APU' is selected.
22:05:28 INFO  : 'ps7_init' command is executed.
22:05:28 INFO  : 'ps7_post_config' command is executed.
22:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:28 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:28 INFO  : Memory regions updated for context APU
22:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:28 INFO  : 'con' command is executed.
22:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:05:28 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:05:40 INFO  : Disconnected from the channel tcfchan#22.
22:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:42 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:05:42 INFO  : 'jtag frequency' command is executed.
22:05:42 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:42 INFO  : Context for 'APU' is selected.
22:05:42 INFO  : System reset is completed.
22:05:45 INFO  : 'after 3000' command is executed.
22:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:05:47 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:47 INFO  : Context for 'APU' is selected.
22:05:49 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:49 INFO  : Context for 'APU' is selected.
22:05:49 INFO  : 'ps7_init' command is executed.
22:05:49 INFO  : 'ps7_post_config' command is executed.
22:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:49 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:49 INFO  : Memory regions updated for context APU
22:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:49 INFO  : 'con' command is executed.
22:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:05:49 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:07:26 INFO  : Disconnected from the channel tcfchan#23.
22:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:27 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:07:27 INFO  : 'jtag frequency' command is executed.
22:07:27 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:27 INFO  : Context for 'APU' is selected.
22:07:27 INFO  : System reset is completed.
22:07:30 INFO  : 'after 3000' command is executed.
22:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:07:33 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:33 INFO  : Context for 'APU' is selected.
22:07:34 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:34 INFO  : Context for 'APU' is selected.
22:07:34 INFO  : 'ps7_init' command is executed.
22:07:34 INFO  : 'ps7_post_config' command is executed.
22:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:35 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:35 INFO  : Memory regions updated for context APU
22:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:35 INFO  : 'con' command is executed.
22:07:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:07:35 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:13:14 INFO  : Disconnected from the channel tcfchan#24.
22:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:15 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:13:15 INFO  : 'jtag frequency' command is executed.
22:13:15 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:15 INFO  : Context for 'APU' is selected.
22:13:15 INFO  : System reset is completed.
22:13:18 INFO  : 'after 3000' command is executed.
22:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:13:20 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:20 INFO  : Context for 'APU' is selected.
22:13:22 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:22 INFO  : Context for 'APU' is selected.
22:13:22 INFO  : 'ps7_init' command is executed.
22:13:22 INFO  : 'ps7_post_config' command is executed.
22:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:22 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:22 INFO  : Memory regions updated for context APU
22:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:22 INFO  : 'con' command is executed.
22:13:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:13:22 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:13:52 INFO  : Disconnected from the channel tcfchan#25.
22:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:53 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:13:53 INFO  : 'jtag frequency' command is executed.
22:13:53 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:53 INFO  : Context for 'APU' is selected.
22:13:53 INFO  : System reset is completed.
22:13:56 INFO  : 'after 3000' command is executed.
22:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:13:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:59 INFO  : Context for 'APU' is selected.
22:14:00 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:00 INFO  : Context for 'APU' is selected.
22:14:00 INFO  : 'ps7_init' command is executed.
22:14:00 INFO  : 'ps7_post_config' command is executed.
22:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:01 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:01 INFO  : Memory regions updated for context APU
22:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:01 INFO  : 'con' command is executed.
22:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:14:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:22:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749133354743,  Project:1749052616966
22:22:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:22:51 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:22:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:22:54 INFO  : 
22:22:55 INFO  : Updating hardware inferred compiler options for sw.
22:22:55 INFO  : Clearing existing target manager status.
22:24:52 INFO  : Disconnected from the channel tcfchan#26.
22:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:53 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:24:53 INFO  : 'jtag frequency' command is executed.
22:24:53 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:53 INFO  : Context for 'APU' is selected.
22:24:53 INFO  : System reset is completed.
22:24:56 INFO  : 'after 3000' command is executed.
22:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:24:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:59 INFO  : Context for 'APU' is selected.
22:24:59 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:59 INFO  : Context for 'APU' is selected.
22:24:59 INFO  : 'ps7_init' command is executed.
22:24:59 INFO  : 'ps7_post_config' command is executed.
22:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:59 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:59 INFO  : Memory regions updated for context APU
22:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:59 INFO  : 'con' command is executed.
22:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:24:59 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:26:18 INFO  : Disconnected from the channel tcfchan#27.
22:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:19 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:26:19 INFO  : 'jtag frequency' command is executed.
22:26:19 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:19 INFO  : Context for 'APU' is selected.
22:26:20 INFO  : System reset is completed.
22:26:23 INFO  : 'after 3000' command is executed.
22:26:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:26:25 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:25 INFO  : Context for 'APU' is selected.
22:26:26 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:26 INFO  : Context for 'APU' is selected.
22:26:26 INFO  : 'ps7_init' command is executed.
22:26:26 INFO  : 'ps7_post_config' command is executed.
22:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:33 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:33 INFO  : Memory regions updated for context APU
22:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:33 INFO  : 'con' command is executed.
22:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:26:33 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:28:58 INFO  : Disconnected from the channel tcfchan#28.
15:43:47 INFO  : Registering command handlers for SDK TCF services
15:43:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
15:43:50 INFO  : XSCT server has started successfully.
15:43:50 INFO  : Successfully done setting XSCT server connection channel  
15:43:50 INFO  : Successfully done setting SDK workspace  
15:43:50 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
15:43:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:23 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
15:45:23 INFO  : 'jtag frequency' command is executed.
15:45:23 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:23 INFO  : Context for 'APU' is selected.
15:45:23 INFO  : System reset is completed.
15:45:26 INFO  : 'after 3000' command is executed.
15:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
15:45:29 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:29 INFO  : Context for 'APU' is selected.
15:45:29 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:29 INFO  : Context for 'APU' is selected.
15:45:29 INFO  : 'ps7_init' command is executed.
15:45:29 INFO  : 'ps7_post_config' command is executed.
15:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:36 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:36 INFO  : Memory regions updated for context APU
15:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:36 INFO  : 'con' command is executed.
15:45:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

15:45:36 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
15:46:57 INFO  : Disconnected from the channel tcfchan#1.
15:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:58 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
15:46:58 INFO  : 'jtag frequency' command is executed.
15:46:58 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:58 INFO  : Context for 'APU' is selected.
15:46:58 INFO  : System reset is completed.
15:47:01 INFO  : 'after 3000' command is executed.
15:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
15:47:03 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:03 INFO  : Context for 'APU' is selected.
15:47:05 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:05 INFO  : Context for 'APU' is selected.
15:47:05 INFO  : 'ps7_init' command is executed.
15:47:05 INFO  : 'ps7_post_config' command is executed.
15:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:11 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:12 INFO  : Memory regions updated for context APU
15:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:12 INFO  : 'con' command is executed.
15:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

15:47:12 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
15:51:43 INFO  : Disconnected from the channel tcfchan#2.
15:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:45 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
15:51:45 INFO  : 'jtag frequency' command is executed.
15:51:45 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:45 INFO  : Context for 'APU' is selected.
15:51:45 INFO  : System reset is completed.
15:51:48 INFO  : 'after 3000' command is executed.
15:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
15:51:50 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:50 INFO  : Context for 'APU' is selected.
15:51:51 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:51:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:51 INFO  : Context for 'APU' is selected.
15:51:52 INFO  : 'ps7_init' command is executed.
15:51:52 INFO  : 'ps7_post_config' command is executed.
15:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:59 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:59 INFO  : Memory regions updated for context APU
15:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:59 INFO  : 'con' command is executed.
15:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

15:51:59 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
16:32:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749198684968,  Project:1749133354743
16:32:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:33:53 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:33:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:33:57 INFO  : 
16:33:58 INFO  : Updating hardware inferred compiler options for sw.
16:33:58 INFO  : Clearing existing target manager status.
16:54:48 INFO  : Disconnected from the channel tcfchan#3.
16:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:50 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
16:54:50 INFO  : 'jtag frequency' command is executed.
16:54:50 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:50 INFO  : Context for 'APU' is selected.
16:54:50 INFO  : System reset is completed.
16:54:53 INFO  : 'after 3000' command is executed.
16:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
16:54:55 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:54:55 INFO  : Context for 'APU' is selected.
16:54:55 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:55 INFO  : Context for 'APU' is selected.
16:54:55 INFO  : 'ps7_init' command is executed.
16:54:55 INFO  : 'ps7_post_config' command is executed.
16:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:02 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:02 INFO  : Memory regions updated for context APU
16:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:02 INFO  : 'con' command is executed.
16:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

16:55:02 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
17:00:42 INFO  : Disconnected from the channel tcfchan#4.
17:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:44 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
17:00:44 INFO  : 'jtag frequency' command is executed.
17:00:44 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:44 INFO  : Context for 'APU' is selected.
17:00:44 INFO  : System reset is completed.
17:00:47 INFO  : 'after 3000' command is executed.
17:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
17:00:49 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:49 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:51 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : 'ps7_init' command is executed.
17:00:51 INFO  : 'ps7_post_config' command is executed.
17:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:58 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:58 INFO  : Memory regions updated for context APU
17:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:58 INFO  : 'con' command is executed.
17:00:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

17:00:58 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
17:05:17 INFO  : Disconnected from the channel tcfchan#5.
17:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:18 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
17:05:18 INFO  : 'jtag frequency' command is executed.
17:05:18 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:18 INFO  : Context for 'APU' is selected.
17:05:18 INFO  : System reset is completed.
17:05:21 INFO  : 'after 3000' command is executed.
17:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
17:05:24 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:24 INFO  : Context for 'APU' is selected.
17:05:24 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:24 INFO  : Context for 'APU' is selected.
17:05:24 INFO  : 'ps7_init' command is executed.
17:05:24 INFO  : 'ps7_post_config' command is executed.
17:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:31 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:31 INFO  : Memory regions updated for context APU
17:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:31 INFO  : 'con' command is executed.
17:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

17:05:31 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
17:06:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749200640404,  Project:1749198684968
17:06:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:06:18 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:06:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:06:22 INFO  : 
17:06:23 INFO  : Updating hardware inferred compiler options for sw.
17:06:23 INFO  : Clearing existing target manager status.
17:08:29 INFO  : Disconnected from the channel tcfchan#6.
17:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
17:08:30 INFO  : 'jtag frequency' command is executed.
17:08:30 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:30 INFO  : Context for 'APU' is selected.
17:08:31 INFO  : System reset is completed.
17:08:34 INFO  : 'after 3000' command is executed.
17:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
17:08:36 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:36 INFO  : Context for 'APU' is selected.
17:08:36 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:36 INFO  : Context for 'APU' is selected.
17:08:36 INFO  : 'ps7_init' command is executed.
17:08:36 INFO  : 'ps7_post_config' command is executed.
17:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:43 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:43 INFO  : Memory regions updated for context APU
17:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:43 INFO  : 'con' command is executed.
17:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

17:08:43 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
17:21:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749201529998,  Project:1749200640404
17:21:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:21:51 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:21:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:21:54 INFO  : 
17:21:55 INFO  : Updating hardware inferred compiler options for sw.
17:21:55 INFO  : Clearing existing target manager status.
17:23:27 INFO  : Disconnected from the channel tcfchan#7.
17:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:28 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
17:23:28 INFO  : 'jtag frequency' command is executed.
17:23:28 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:28 INFO  : Context for 'APU' is selected.
17:23:28 INFO  : System reset is completed.
17:23:31 INFO  : 'after 3000' command is executed.
17:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
17:23:34 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:23:34 INFO  : Context for 'APU' is selected.
17:23:34 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:34 INFO  : Context for 'APU' is selected.
17:23:34 INFO  : 'ps7_init' command is executed.
17:23:34 INFO  : 'ps7_post_config' command is executed.
17:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:41 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:41 INFO  : Memory regions updated for context APU
17:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:41 INFO  : 'con' command is executed.
17:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

17:23:41 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
19:53:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749210746025,  Project:1749201529998
19:53:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:53:07 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:53:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:53:10 INFO  : 
19:53:11 INFO  : Updating hardware inferred compiler options for sw.
19:53:11 INFO  : Clearing existing target manager status.
19:54:55 INFO  : Disconnected from the channel tcfchan#8.
19:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:57 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
19:54:57 INFO  : 'jtag frequency' command is executed.
19:54:57 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:57 INFO  : Context for 'APU' is selected.
19:54:57 INFO  : System reset is completed.
19:55:00 INFO  : 'after 3000' command is executed.
19:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
19:55:02 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:55:02 INFO  : Context for 'APU' is selected.
19:55:02 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:02 INFO  : Context for 'APU' is selected.
19:55:02 INFO  : 'ps7_init' command is executed.
19:55:02 INFO  : 'ps7_post_config' command is executed.
19:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:09 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:09 INFO  : Memory regions updated for context APU
19:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:09 INFO  : 'con' command is executed.
19:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

19:55:09 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:01:47 INFO  : Disconnected from the channel tcfchan#9.
20:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:48 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:01:48 INFO  : 'jtag frequency' command is executed.
20:01:48 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:48 INFO  : Context for 'APU' is selected.
20:01:48 INFO  : System reset is completed.
20:01:51 INFO  : 'after 3000' command is executed.
20:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:01:54 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:01:54 INFO  : Context for 'APU' is selected.
20:01:54 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:54 INFO  : Context for 'APU' is selected.
20:01:54 INFO  : 'ps7_init' command is executed.
20:01:54 INFO  : 'ps7_post_config' command is executed.
20:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:01 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:01 INFO  : Memory regions updated for context APU
20:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:01 INFO  : 'con' command is executed.
20:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:02:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:16:29 INFO  : Example project sw_bsp_xgpiops_polled_example_1 has been created successfully.
20:43:32 INFO  : Disconnected from the channel tcfchan#10.
20:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:33 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:43:33 INFO  : 'jtag frequency' command is executed.
20:43:33 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:33 INFO  : Context for 'APU' is selected.
20:43:33 INFO  : System reset is completed.
20:43:36 INFO  : 'after 3000' command is executed.
20:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:43:38 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:38 INFO  : Context for 'APU' is selected.
20:43:38 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:38 INFO  : Context for 'APU' is selected.
20:43:39 INFO  : 'ps7_init' command is executed.
20:43:39 INFO  : 'ps7_post_config' command is executed.
20:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:45 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:45 INFO  : Memory regions updated for context APU
20:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:45 INFO  : 'con' command is executed.
20:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:43:45 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:37 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:45:37 INFO  : 'jtag frequency' command is executed.
20:45:37 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:37 INFO  : Context for 'APU' is selected.
20:45:37 INFO  : System reset is completed.
20:45:40 INFO  : 'after 3000' command is executed.
20:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:45:43 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:43 INFO  : Context for 'APU' is selected.
20:45:43 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:43 INFO  : Context for 'APU' is selected.
20:45:43 INFO  : 'ps7_init' command is executed.
20:45:43 INFO  : 'ps7_post_config' command is executed.
20:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:50 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:50 INFO  : Memory regions updated for context APU
20:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:50 INFO  : 'con' command is executed.
20:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:45:50 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:50:11 INFO  : Disconnected from the channel tcfchan#11.
20:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:12 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:50:12 INFO  : 'jtag frequency' command is executed.
20:50:12 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:12 INFO  : Context for 'APU' is selected.
20:50:12 INFO  : System reset is completed.
20:50:15 INFO  : 'after 3000' command is executed.
20:50:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:50:18 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:18 INFO  : Context for 'APU' is selected.
20:50:18 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:18 INFO  : Context for 'APU' is selected.
20:50:18 INFO  : 'ps7_init' command is executed.
20:50:18 INFO  : 'ps7_post_config' command is executed.
20:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:25 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:25 INFO  : Memory regions updated for context APU
20:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:25 INFO  : 'con' command is executed.
20:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:50:25 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:51:56 WARN  : channel "tcfchan#11" closed
20:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:57 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:51:57 INFO  : 'jtag frequency' command is executed.
20:51:57 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:57 INFO  : Context for 'APU' is selected.
20:51:57 INFO  : System reset is completed.
20:52:00 INFO  : 'after 3000' command is executed.
20:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:52:02 ERROR : 'fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
20:52:02 INFO  : Issued abort command to xsdb.
20:52:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
20:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:52:08 INFO  : Disconnected from the channel tcfchan#12.
20:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:09 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:52:09 INFO  : 'jtag frequency' command is executed.
20:52:09 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:09 INFO  : Context for 'APU' is selected.
20:52:09 INFO  : System reset is completed.
20:52:12 INFO  : 'after 3000' command is executed.
20:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:52:15 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:52:15 INFO  : Context for 'APU' is selected.
20:52:15 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:15 INFO  : Context for 'APU' is selected.
20:52:15 INFO  : 'ps7_init' command is executed.
20:52:15 INFO  : 'ps7_post_config' command is executed.
20:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:22 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:22 INFO  : Memory regions updated for context APU
20:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:22 INFO  : 'con' command is executed.
20:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:52:22 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:54:56 INFO  : Disconnected from the channel tcfchan#13.
20:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:44 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:44 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:57:44 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:57:44 INFO  : 'jtag frequency' command is executed.
20:57:44 INFO  : 'jtag frequency' command is executed.
20:57:44 INFO  : 'jtag frequency' command is executed.
20:57:44 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:44 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:44 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:44 INFO  : Context for 'APU' is selected.
20:57:44 INFO  : Context for 'APU' is selected.
20:57:45 INFO  : Context for 'APU' is selected.
20:57:45 INFO  : System reset is completed.
20:57:45 INFO  : System reset is completed.
20:57:45 INFO  : System reset is completed.
20:57:48 INFO  : 'after 3000' command is executed.
20:57:51 INFO  : 'after 3000' command is executed.
20:57:54 INFO  : 'after 3000' command is executed.
20:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:57:56 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:57:57 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:57:57 INFO  : 'jtag frequency' command is executed.
20:57:57 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:57 INFO  : Context for 'APU' is selected.
20:57:57 INFO  : System reset is completed.
20:58:00 INFO  : 'after 3000' command is executed.
20:58:00 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:58:00 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:58:00 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:58:00 INFO  : 'jtag frequency' command is executed.
20:58:00 INFO  : 'jtag frequency' command is executed.
20:58:00 INFO  : 'jtag frequency' command is executed.
20:58:00 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:00 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:00 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:00 INFO  : Context for 'APU' is selected.
20:58:00 INFO  : Context for 'APU' is selected.
20:58:00 INFO  : Context for 'APU' is selected.
20:58:00 INFO  : System reset is completed.
20:58:00 INFO  : System reset is completed.
20:58:01 INFO  : System reset is completed.
20:58:04 INFO  : 'after 3000' command is executed.
20:58:07 INFO  : 'after 3000' command is executed.
20:58:10 INFO  : 'after 3000' command is executed.
20:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:58:34 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:54 INFO  : Registering command handlers for SDK TCF services
21:19:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
21:19:57 INFO  : XSCT server has started successfully.
21:19:57 INFO  : Successfully done setting XSCT server connection channel  
21:20:03 INFO  : Successfully done setting SDK workspace  
21:20:03 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
21:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:52 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:27:52 INFO  : 'jtag frequency' command is executed.
21:27:52 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:52 INFO  : Context for 'APU' is selected.
21:27:52 INFO  : System reset is completed.
21:27:55 INFO  : 'after 3000' command is executed.
21:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:27:58 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:27:58 INFO  : Context for 'APU' is selected.
21:27:58 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:58 INFO  : Context for 'APU' is selected.
21:27:58 INFO  : 'ps7_init' command is executed.
21:27:58 INFO  : 'ps7_post_config' command is executed.
21:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:05 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:05 INFO  : Memory regions updated for context APU
21:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:05 INFO  : 'con' command is executed.
21:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:28:05 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:29:17 INFO  : Disconnected from the channel tcfchan#1.
21:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:18 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:29:18 INFO  : 'jtag frequency' command is executed.
21:29:18 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:18 INFO  : Context for 'APU' is selected.
21:29:18 INFO  : System reset is completed.
21:29:21 INFO  : 'after 3000' command is executed.
21:29:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:29:24 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:24 INFO  : Context for 'APU' is selected.
21:29:25 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:25 INFO  : Context for 'APU' is selected.
21:29:25 INFO  : 'ps7_init' command is executed.
21:29:25 INFO  : 'ps7_post_config' command is executed.
21:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:32 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:32 INFO  : Memory regions updated for context APU
21:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:32 INFO  : 'con' command is executed.
21:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:29:32 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:30:44 INFO  : Disconnected from the channel tcfchan#2.
21:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:46 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:30:46 INFO  : 'jtag frequency' command is executed.
21:30:46 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:46 INFO  : Context for 'APU' is selected.
21:30:46 INFO  : System reset is completed.
21:30:49 INFO  : 'after 3000' command is executed.
21:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:30:51 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:30:51 INFO  : Context for 'APU' is selected.
21:30:52 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:52 INFO  : Context for 'APU' is selected.
21:30:52 INFO  : 'ps7_init' command is executed.
21:30:52 INFO  : 'ps7_post_config' command is executed.
21:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:59 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:59 INFO  : Memory regions updated for context APU
21:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:59 INFO  : 'con' command is executed.
21:30:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:30:59 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:41:06 INFO  : Disconnected from the channel tcfchan#3.
21:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:08 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:41:08 INFO  : 'jtag frequency' command is executed.
21:41:08 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:08 INFO  : Context for 'APU' is selected.
21:41:08 INFO  : System reset is completed.
21:41:11 INFO  : 'after 3000' command is executed.
21:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:41:13 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:13 INFO  : Context for 'APU' is selected.
21:41:14 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:14 INFO  : Context for 'APU' is selected.
21:41:15 INFO  : 'ps7_init' command is executed.
21:41:15 INFO  : 'ps7_post_config' command is executed.
21:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:21 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:21 INFO  : Memory regions updated for context APU
21:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:21 INFO  : 'con' command is executed.
21:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:41:21 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:42:42 INFO  : Disconnected from the channel tcfchan#4.
21:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:43 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:42:43 INFO  : 'jtag frequency' command is executed.
21:42:43 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:43 INFO  : Context for 'APU' is selected.
21:42:43 INFO  : System reset is completed.
21:42:46 INFO  : 'after 3000' command is executed.
21:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:42:48 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:48 INFO  : Context for 'APU' is selected.
21:42:49 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:50 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : 'ps7_init' command is executed.
21:42:50 INFO  : 'ps7_post_config' command is executed.
21:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:57 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:57 INFO  : Memory regions updated for context APU
21:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:57 INFO  : 'con' command is executed.
21:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:42:57 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:44:06 INFO  : Disconnected from the channel tcfchan#5.
21:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:07 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:44:07 INFO  : 'jtag frequency' command is executed.
21:44:07 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:07 INFO  : Context for 'APU' is selected.
21:44:07 INFO  : System reset is completed.
21:44:10 INFO  : 'after 3000' command is executed.
21:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:44:12 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:12 INFO  : Context for 'APU' is selected.
21:44:14 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:14 INFO  : Context for 'APU' is selected.
21:44:14 INFO  : 'ps7_init' command is executed.
21:44:14 INFO  : 'ps7_post_config' command is executed.
21:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:21 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:21 INFO  : Memory regions updated for context APU
21:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:21 INFO  : 'con' command is executed.
21:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:44:21 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:54:19 INFO  : Disconnected from the channel tcfchan#6.
21:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:20 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:54:20 INFO  : 'jtag frequency' command is executed.
21:54:20 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:20 INFO  : Context for 'APU' is selected.
21:54:21 INFO  : System reset is completed.
21:54:24 INFO  : 'after 3000' command is executed.
21:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:54:26 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:26 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : 'ps7_init' command is executed.
21:54:27 INFO  : 'ps7_post_config' command is executed.
21:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:41 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:41 INFO  : Memory regions updated for context APU
21:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:41 INFO  : 'con' command is executed.
21:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:54:41 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:57:29 INFO  : Disconnected from the channel tcfchan#7.
21:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:57:30 INFO  : 'jtag frequency' command is executed.
21:57:30 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:30 INFO  : Context for 'APU' is selected.
21:57:30 INFO  : System reset is completed.
21:57:33 INFO  : 'after 3000' command is executed.
21:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:57:35 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:35 INFO  : Context for 'APU' is selected.
21:57:37 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:37 INFO  : Context for 'APU' is selected.
21:57:37 INFO  : 'ps7_init' command is executed.
21:57:37 INFO  : 'ps7_post_config' command is executed.
21:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:50 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:50 INFO  : Memory regions updated for context APU
21:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:50 INFO  : 'con' command is executed.
21:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:57:50 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:00:20 INFO  : Disconnected from the channel tcfchan#8.
22:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:21 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:00:21 INFO  : 'jtag frequency' command is executed.
22:00:21 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:21 INFO  : Context for 'APU' is selected.
22:00:21 INFO  : System reset is completed.
22:00:24 INFO  : 'after 3000' command is executed.
22:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:00:26 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:26 INFO  : Context for 'APU' is selected.
22:00:28 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:28 INFO  : Context for 'APU' is selected.
22:00:28 INFO  : 'ps7_init' command is executed.
22:00:28 INFO  : 'ps7_post_config' command is executed.
22:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:41 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:41 INFO  : Memory regions updated for context APU
22:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:41 INFO  : 'con' command is executed.
22:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:00:41 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:03:36 INFO  : Disconnected from the channel tcfchan#9.
22:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:38 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:03:38 INFO  : 'jtag frequency' command is executed.
22:03:38 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:38 INFO  : Context for 'APU' is selected.
22:03:38 INFO  : System reset is completed.
22:03:41 INFO  : 'after 3000' command is executed.
22:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:03:43 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:43 INFO  : Context for 'APU' is selected.
22:03:44 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:44 INFO  : Context for 'APU' is selected.
22:03:45 INFO  : 'ps7_init' command is executed.
22:03:45 INFO  : 'ps7_post_config' command is executed.
22:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:58 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:58 INFO  : Memory regions updated for context APU
22:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:58 INFO  : 'con' command is executed.
22:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:03:58 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:05:29 INFO  : Disconnected from the channel tcfchan#10.
22:05:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:05:30 INFO  : 'jtag frequency' command is executed.
22:05:30 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:30 INFO  : Context for 'APU' is selected.
22:05:30 INFO  : System reset is completed.
22:05:33 INFO  : 'after 3000' command is executed.
22:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:05:35 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:35 INFO  : Context for 'APU' is selected.
22:05:37 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:37 INFO  : Context for 'APU' is selected.
22:05:37 INFO  : 'ps7_init' command is executed.
22:05:37 INFO  : 'ps7_post_config' command is executed.
22:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:50 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:50 INFO  : Memory regions updated for context APU
22:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:51 INFO  : 'con' command is executed.
22:05:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:05:51 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:32:40 INFO  : Disconnected from the channel tcfchan#11.
22:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:41 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:32:41 INFO  : 'jtag frequency' command is executed.
22:32:41 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:41 INFO  : Context for 'APU' is selected.
22:32:41 INFO  : System reset is completed.
22:32:44 INFO  : 'after 3000' command is executed.
22:32:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:32:47 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:47 INFO  : Context for 'APU' is selected.
22:32:48 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:48 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : 'ps7_init' command is executed.
22:32:49 INFO  : 'ps7_post_config' command is executed.
22:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:02 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:02 INFO  : Memory regions updated for context APU
22:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:02 INFO  : 'con' command is executed.
22:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:33:02 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:43:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749220973957,  Project:1749210746025
22:43:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:43:23 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:43:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:43:28 INFO  : 
22:43:29 INFO  : Updating hardware inferred compiler options for sw.
22:43:29 INFO  : Clearing existing target manager status.
22:43:29 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
22:43:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:43:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:46:13 INFO  : Disconnected from the channel tcfchan#12.
22:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:14 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:46:14 INFO  : 'jtag frequency' command is executed.
22:46:14 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:14 INFO  : Context for 'APU' is selected.
22:46:14 INFO  : System reset is completed.
22:46:17 INFO  : 'after 3000' command is executed.
22:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:46:19 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:46:20 INFO  : Context for 'APU' is selected.
22:46:20 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:20 INFO  : Context for 'APU' is selected.
22:46:20 INFO  : 'ps7_init' command is executed.
22:46:20 INFO  : 'ps7_post_config' command is executed.
22:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:33 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:33 INFO  : Memory regions updated for context APU
22:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:33 INFO  : 'con' command is executed.
22:46:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:46:33 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:47:04 INFO  : Disconnected from the channel tcfchan#13.
02:13:43 INFO  : Registering command handlers for SDK TCF services
02:13:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
02:13:45 INFO  : XSCT server has started successfully.
02:13:46 INFO  : Successfully done setting XSCT server connection channel  
02:13:46 INFO  : Successfully done setting SDK workspace  
02:13:46 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
02:13:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:17 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:14:17 INFO  : 'jtag frequency' command is executed.
02:14:17 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:14:17 INFO  : Context for 'APU' is selected.
02:14:17 INFO  : System reset is completed.
02:14:20 INFO  : 'after 3000' command is executed.
02:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:14:22 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:14:23 INFO  : Context for 'APU' is selected.
02:14:23 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:23 INFO  : Context for 'APU' is selected.
02:14:23 INFO  : 'ps7_init' command is executed.
02:14:23 INFO  : 'ps7_post_config' command is executed.
02:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:36 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:36 INFO  : Memory regions updated for context APU
02:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:36 INFO  : 'con' command is executed.
02:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

02:14:36 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
02:14:49 INFO  : Disconnected from the channel tcfchan#1.
04:14:59 INFO  : Registering command handlers for SDK TCF services
04:15:00 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
04:15:02 INFO  : XSCT server has started successfully.
04:15:02 INFO  : Successfully done setting XSCT server connection channel  
04:15:03 INFO  : Successfully done setting SDK workspace  
04:15:03 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
04:15:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
04:15:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749327245724,  Project:1749220973957
04:15:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
04:15:05 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:15:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:15:09 INFO  : 
04:15:10 INFO  : Updating hardware inferred compiler options for sw.
04:15:10 INFO  : Clearing existing target manager status.
04:15:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:15:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:43:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749329018023,  Project:1749327245724
04:43:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:44:07 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:44:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:44:11 INFO  : 
04:44:12 INFO  : Updating hardware inferred compiler options for sw.
04:44:12 INFO  : Clearing existing target manager status.
04:44:12 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
04:44:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:44:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
04:54:23 INFO  : 'fpga -state' command is executed.
04:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:54:55 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
04:54:55 INFO  : 'jtag frequency' command is executed.
04:54:55 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:54:55 INFO  : Context for 'APU' is selected.
04:54:55 INFO  : System reset is completed.
04:54:58 INFO  : 'after 3000' command is executed.
04:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
04:55:01 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:55:01 INFO  : Context for 'APU' is selected.
04:55:01 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
04:55:01 INFO  : Context for 'APU' is selected.
04:55:01 INFO  : 'ps7_init' command is executed.
04:55:01 INFO  : 'ps7_post_config' command is executed.
04:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:55:15 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
04:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:03:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:03:13 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:03:13 INFO  : 'jtag frequency' command is executed.
05:03:13 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:03:13 INFO  : Context for 'APU' is selected.
05:03:14 INFO  : System reset is completed.
05:03:17 INFO  : 'after 3000' command is executed.
05:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:03:19 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:03:19 INFO  : Context for 'APU' is selected.
05:03:19 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
05:03:19 INFO  : Context for 'APU' is selected.
05:03:19 INFO  : 'ps7_init' command is executed.
05:03:19 INFO  : 'ps7_post_config' command is executed.
05:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:33 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
05:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:03:33 INFO  : Memory regions updated for context APU
05:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:33 INFO  : 'con' command is executed.
05:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:03:33 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:04:14 INFO  : Disconnected from the channel tcfchan#1.
05:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:04:15 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:04:15 INFO  : 'jtag frequency' command is executed.
05:04:15 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:04:15 INFO  : Context for 'APU' is selected.
05:04:15 INFO  : System reset is completed.
05:04:18 INFO  : 'after 3000' command is executed.
05:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:04:20 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:04:20 INFO  : Context for 'APU' is selected.
05:04:20 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
05:04:20 INFO  : Context for 'APU' is selected.
05:04:21 INFO  : 'ps7_init' command is executed.
05:04:21 INFO  : 'ps7_post_config' command is executed.
05:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:04:34 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
05:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:07:43 INFO  : Disconnected from the channel tcfchan#2.
05:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:44 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:07:44 INFO  : 'jtag frequency' command is executed.
05:07:44 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:07:44 INFO  : Context for 'APU' is selected.
05:07:44 INFO  : System reset is completed.
05:07:47 INFO  : 'after 3000' command is executed.
05:07:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:07:50 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:07:50 INFO  : Context for 'APU' is selected.
05:07:50 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:07:50 INFO  : 'configparams force-mem-access 1' command is executed.
05:07:50 INFO  : Context for 'APU' is selected.
05:07:50 INFO  : 'ps7_init' command is executed.
05:07:50 INFO  : 'ps7_post_config' command is executed.
05:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:57 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
05:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:08:47 INFO  : Disconnected from the channel tcfchan#3.
05:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:09:04 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:09:04 INFO  : 'jtag frequency' command is executed.
05:09:04 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:09:04 INFO  : Context for 'APU' is selected.
05:09:04 INFO  : System reset is completed.
05:09:07 INFO  : 'after 3000' command is executed.
05:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:09:10 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:09:10 INFO  : Context for 'APU' is selected.
05:09:10 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:09:10 INFO  : 'configparams force-mem-access 1' command is executed.
05:09:10 INFO  : Context for 'APU' is selected.
05:09:10 INFO  : 'ps7_init' command is executed.
05:09:10 INFO  : 'ps7_post_config' command is executed.
05:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:17 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
05:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:12:27 INFO  : Disconnected from the channel tcfchan#4.
05:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:12:28 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:12:28 INFO  : 'jtag frequency' command is executed.
05:12:28 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:12:28 INFO  : Context for 'APU' is selected.
05:12:28 INFO  : System reset is completed.
05:12:31 INFO  : 'after 3000' command is executed.
05:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:12:33 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:12:34 INFO  : Context for 'APU' is selected.
05:12:34 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
05:12:34 INFO  : Context for 'APU' is selected.
05:12:34 INFO  : 'ps7_init' command is executed.
05:12:34 INFO  : 'ps7_post_config' command is executed.
05:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:41 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
05:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:18:35 INFO  : Disconnected from the channel tcfchan#5.
05:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:18:36 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:18:36 INFO  : 'jtag frequency' command is executed.
05:18:36 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:18:36 INFO  : Context for 'APU' is selected.
05:18:36 INFO  : System reset is completed.
05:18:39 INFO  : 'after 3000' command is executed.
05:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:18:41 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:18:42 INFO  : Context for 'APU' is selected.
05:18:42 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:18:42 INFO  : 'configparams force-mem-access 1' command is executed.
05:18:42 INFO  : Context for 'APU' is selected.
05:18:42 INFO  : 'ps7_init' command is executed.
05:18:42 INFO  : 'ps7_post_config' command is executed.
05:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:18:49 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
05:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:20:24 INFO  : Disconnected from the channel tcfchan#6.
05:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:20:26 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:20:26 INFO  : 'jtag frequency' command is executed.
05:20:26 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:20:26 INFO  : Context for 'APU' is selected.
05:20:26 INFO  : System reset is completed.
05:20:29 INFO  : 'after 3000' command is executed.
05:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:20:31 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:20:31 INFO  : Context for 'APU' is selected.
05:20:31 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:20:31 INFO  : 'configparams force-mem-access 1' command is executed.
05:20:31 INFO  : Context for 'APU' is selected.
05:20:31 INFO  : 'ps7_init' command is executed.
05:20:31 INFO  : 'ps7_post_config' command is executed.
05:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:38 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
05:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:21:44 INFO  : Disconnected from the channel tcfchan#7.
05:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:21:45 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:21:45 INFO  : 'jtag frequency' command is executed.
05:21:45 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:21:45 INFO  : Context for 'APU' is selected.
05:21:45 INFO  : System reset is completed.
05:21:48 INFO  : 'after 3000' command is executed.
05:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:21:50 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:21:50 INFO  : Context for 'APU' is selected.
05:21:51 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
05:21:51 INFO  : Context for 'APU' is selected.
05:21:51 INFO  : 'ps7_init' command is executed.
05:21:51 INFO  : 'ps7_post_config' command is executed.
05:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:21:58 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
05:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:23:34 INFO  : Disconnected from the channel tcfchan#8.
05:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:23:35 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:23:35 INFO  : 'jtag frequency' command is executed.
05:23:35 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:23:35 INFO  : Context for 'APU' is selected.
05:23:35 INFO  : System reset is completed.
05:23:38 INFO  : 'after 3000' command is executed.
05:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:23:40 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:23:40 INFO  : Context for 'APU' is selected.
05:23:40 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
05:23:40 INFO  : Context for 'APU' is selected.
05:23:41 INFO  : 'ps7_init' command is executed.
05:23:41 INFO  : 'ps7_post_config' command is executed.
05:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:48 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:23:48 INFO  : 'configparams force-mem-access 0' command is executed.
05:23:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:24:54 WARN  : channel "tcfchan#1" closed
05:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:24:55 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:24:55 INFO  : 'jtag frequency' command is executed.
05:24:55 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:24:55 INFO  : Context for 'APU' is selected.
05:24:55 INFO  : System reset is completed.
05:24:58 INFO  : 'after 3000' command is executed.
05:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:25:01 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:25:01 INFO  : Context for 'APU' is selected.
05:25:01 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
05:25:01 INFO  : Context for 'APU' is selected.
05:25:01 INFO  : 'ps7_init' command is executed.
05:25:01 INFO  : 'ps7_post_config' command is executed.
05:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:25:08 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
05:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:25:08 INFO  : Memory regions updated for context APU
05:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:25:08 INFO  : 'con' command is executed.
05:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:25:08 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:25:44 INFO  : Disconnected from the channel tcfchan#9.
05:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:25:46 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:25:46 INFO  : 'jtag frequency' command is executed.
05:25:46 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:25:46 INFO  : Context for 'APU' is selected.
05:25:46 INFO  : System reset is completed.
05:25:49 INFO  : 'after 3000' command is executed.
05:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:25:51 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:25:51 INFO  : Context for 'APU' is selected.
05:25:51 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
05:25:51 INFO  : Context for 'APU' is selected.
05:25:52 INFO  : 'ps7_init' command is executed.
05:25:52 INFO  : 'ps7_post_config' command is executed.
05:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:25:58 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
05:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:25:58 INFO  : Memory regions updated for context APU
05:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:25:58 INFO  : 'con' command is executed.
05:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:25:58 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:26:46 INFO  : Disconnected from the channel tcfchan#10.
05:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:26:47 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:26:47 INFO  : 'jtag frequency' command is executed.
05:26:47 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:26:47 INFO  : Context for 'APU' is selected.
05:26:47 INFO  : System reset is completed.
05:26:50 INFO  : 'after 3000' command is executed.
05:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:26:53 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:26:53 INFO  : Context for 'APU' is selected.
05:26:53 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:26:53 INFO  : 'configparams force-mem-access 1' command is executed.
05:26:53 INFO  : Context for 'APU' is selected.
05:26:53 INFO  : 'ps7_init' command is executed.
05:26:53 INFO  : 'ps7_post_config' command is executed.
05:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:00 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
05:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:27:00 INFO  : Memory regions updated for context APU
05:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:00 INFO  : 'con' command is executed.
05:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:27:00 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:29:34 INFO  : Disconnected from the channel tcfchan#11.
05:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:29:35 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:29:35 INFO  : 'jtag frequency' command is executed.
05:29:35 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:29:35 INFO  : Context for 'APU' is selected.
05:29:35 INFO  : System reset is completed.
05:29:38 INFO  : 'after 3000' command is executed.
05:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:29:40 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:29:41 INFO  : Context for 'APU' is selected.
05:29:41 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
05:29:41 INFO  : Context for 'APU' is selected.
05:29:41 INFO  : 'ps7_init' command is executed.
05:29:41 INFO  : 'ps7_post_config' command is executed.
05:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:48 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
05:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:29:48 INFO  : Memory regions updated for context APU
05:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:48 INFO  : 'con' command is executed.
05:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:29:48 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:37:42 INFO  : Disconnected from the channel tcfchan#12.
05:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:37:43 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:37:43 INFO  : 'jtag frequency' command is executed.
05:37:43 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:37:43 INFO  : Context for 'APU' is selected.
05:37:43 INFO  : System reset is completed.
05:37:46 INFO  : 'after 3000' command is executed.
05:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:37:49 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:37:49 INFO  : Context for 'APU' is selected.
05:37:49 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
05:37:49 INFO  : Context for 'APU' is selected.
05:37:49 INFO  : 'ps7_init' command is executed.
05:37:49 INFO  : 'ps7_post_config' command is executed.
05:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:37:56 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
05:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:37:56 INFO  : Memory regions updated for context APU
05:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:37:56 INFO  : 'con' command is executed.
05:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:37:56 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:46:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749332766602,  Project:1749329018023
05:46:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:46:22 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:46:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:46:27 INFO  : 
05:46:28 INFO  : Updating hardware inferred compiler options for sw.
05:46:28 INFO  : Clearing existing target manager status.
05:46:28 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
05:46:28 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
05:46:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:46:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:49:04 INFO  : Disconnected from the channel tcfchan#13.
05:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:49:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:49:38 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:49:38 INFO  : 'jtag frequency' command is executed.
05:49:38 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:49:38 INFO  : Context for 'APU' is selected.
05:49:38 INFO  : System reset is completed.
05:49:41 INFO  : 'after 3000' command is executed.
05:49:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:49:43 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:49:44 INFO  : Context for 'APU' is selected.
05:49:44 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
05:49:44 INFO  : Context for 'APU' is selected.
05:49:44 INFO  : 'ps7_init' command is executed.
05:49:44 INFO  : 'ps7_post_config' command is executed.
05:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:49:51 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
05:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:49:51 INFO  : Memory regions updated for context APU
05:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:49:51 INFO  : 'con' command is executed.
05:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:49:51 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
06:25:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749335106755,  Project:1749332766602
06:25:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:25:26 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:25:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:25:30 INFO  : 
06:25:31 INFO  : Updating hardware inferred compiler options for sw.
06:25:31 INFO  : Clearing existing target manager status.
06:25:31 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
06:25:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:25:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:27:18 INFO  : Disconnected from the channel tcfchan#14.
06:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:27:20 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
06:27:20 INFO  : 'jtag frequency' command is executed.
06:27:20 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:27:20 INFO  : Context for 'APU' is selected.
06:27:20 INFO  : System reset is completed.
06:27:23 INFO  : 'after 3000' command is executed.
06:27:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
06:27:25 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:27:25 INFO  : Context for 'APU' is selected.
06:27:25 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
06:27:25 INFO  : Context for 'APU' is selected.
06:27:26 INFO  : 'ps7_init' command is executed.
06:27:26 INFO  : 'ps7_post_config' command is executed.
06:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:27:32 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
06:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

06:27:32 INFO  : Memory regions updated for context APU
06:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:27:33 INFO  : 'con' command is executed.
06:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

06:27:33 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
06:44:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749336275483,  Project:1749335106755
06:44:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:44:51 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:44:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:44:55 INFO  : 
06:44:56 INFO  : Updating hardware inferred compiler options for sw.
06:44:56 INFO  : Clearing existing target manager status.
06:44:56 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
06:44:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:44:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
06:47:32 INFO  : Disconnected from the channel tcfchan#15.
06:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:47:34 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
06:47:34 INFO  : 'jtag frequency' command is executed.
06:47:34 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:47:34 INFO  : Context for 'APU' is selected.
06:47:34 INFO  : System reset is completed.
06:47:37 INFO  : 'after 3000' command is executed.
06:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
06:47:39 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:47:39 INFO  : Context for 'APU' is selected.
06:47:39 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
06:47:39 INFO  : Context for 'APU' is selected.
06:47:40 INFO  : 'ps7_init' command is executed.
06:47:40 INFO  : 'ps7_post_config' command is executed.
06:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:47:47 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
06:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

06:47:47 INFO  : Memory regions updated for context APU
06:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:47:47 INFO  : 'con' command is executed.
06:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

06:47:47 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
06:58:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749337122509,  Project:1749336275483
06:58:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:58:54 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:58:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:58:58 INFO  : 
06:58:58 INFO  : Updating hardware inferred compiler options for sw.
06:58:58 INFO  : Clearing existing target manager status.
06:58:58 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
06:58:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:59:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:00:42 INFO  : Disconnected from the channel tcfchan#16.
07:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:00:44 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:00:44 INFO  : 'jtag frequency' command is executed.
07:00:44 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:00:44 INFO  : Context for 'APU' is selected.
07:00:44 INFO  : System reset is completed.
07:00:47 INFO  : 'after 3000' command is executed.
07:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:00:49 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:00:49 INFO  : Context for 'APU' is selected.
07:00:49 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:00:49 INFO  : 'configparams force-mem-access 1' command is executed.
07:00:49 INFO  : Context for 'APU' is selected.
07:00:50 INFO  : 'ps7_init' command is executed.
07:00:50 INFO  : 'ps7_post_config' command is executed.
07:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:00:56 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:00:56 INFO  : 'configparams force-mem-access 0' command is executed.
07:00:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:00:56 INFO  : Memory regions updated for context APU
07:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:00:57 INFO  : 'con' command is executed.
07:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:00:57 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:07:26 WARN  : channel "tcfchan#9" closed
07:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:07:27 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:07:27 INFO  : 'jtag frequency' command is executed.
07:07:27 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:07:27 INFO  : Context for 'APU' is selected.
07:07:27 INFO  : System reset is completed.
07:07:30 INFO  : 'after 3000' command is executed.
07:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:07:32 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:07:32 INFO  : Context for 'APU' is selected.
07:07:32 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
07:07:32 INFO  : Context for 'APU' is selected.
07:07:33 INFO  : 'ps7_init' command is executed.
07:07:33 INFO  : 'ps7_post_config' command is executed.
07:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:07:40 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:07:40 INFO  : 'configparams force-mem-access 0' command is executed.
07:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:07:40 INFO  : 'con' command is executed.
07:07:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:07:40 INFO  : Disconnected from the channel tcfchan#17.
07:07:55 WARN  : channel "tcfchan#17" closed
07:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:07:56 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:07:56 INFO  : 'jtag frequency' command is executed.
07:07:56 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:07:56 INFO  : Context for 'APU' is selected.
07:07:57 INFO  : System reset is completed.
07:08:00 INFO  : 'after 3000' command is executed.
07:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:08:02 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:08:02 INFO  : Context for 'APU' is selected.
07:08:02 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
07:08:02 INFO  : Context for 'APU' is selected.
07:08:02 INFO  : 'ps7_init' command is executed.
07:08:02 INFO  : 'ps7_post_config' command is executed.
07:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:08:09 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:08:09 INFO  : 'configparams force-mem-access 0' command is executed.
07:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:08:09 INFO  : Memory regions updated for context APU
07:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:08:10 INFO  : 'con' command is executed.
07:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:08:10 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:11:17 INFO  : Disconnected from the channel tcfchan#18.
07:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:11:19 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:11:19 INFO  : 'jtag frequency' command is executed.
07:11:19 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:11:19 INFO  : Context for 'APU' is selected.
07:11:19 INFO  : System reset is completed.
07:11:22 INFO  : 'after 3000' command is executed.
07:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:11:24 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:11:24 INFO  : Context for 'APU' is selected.
07:11:24 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
07:11:24 INFO  : Context for 'APU' is selected.
07:11:25 INFO  : 'ps7_init' command is executed.
07:11:25 INFO  : 'ps7_post_config' command is executed.
07:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:11:31 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
07:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:11:32 INFO  : Memory regions updated for context APU
07:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:11:32 INFO  : 'con' command is executed.
07:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:11:32 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:15:19 INFO  : Disconnected from the channel tcfchan#19.
07:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:15:20 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:15:21 INFO  : 'jtag frequency' command is executed.
07:15:21 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:15:21 INFO  : Context for 'APU' is selected.
07:15:21 INFO  : System reset is completed.
07:15:24 INFO  : 'after 3000' command is executed.
07:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:15:26 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:15:26 INFO  : Context for 'APU' is selected.
07:15:26 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
07:15:26 INFO  : Context for 'APU' is selected.
07:15:27 INFO  : 'ps7_init' command is executed.
07:15:27 INFO  : 'ps7_post_config' command is executed.
07:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:15:33 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
07:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:15:34 INFO  : Memory regions updated for context APU
07:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:15:34 INFO  : 'con' command is executed.
07:15:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:15:34 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:16:36 INFO  : Disconnected from the channel tcfchan#20.
07:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:16:37 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:16:37 INFO  : 'jtag frequency' command is executed.
07:16:37 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:16:37 INFO  : Context for 'APU' is selected.
07:16:37 INFO  : System reset is completed.
07:16:40 INFO  : 'after 3000' command is executed.
07:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:16:43 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:16:43 INFO  : Context for 'APU' is selected.
07:16:43 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
07:16:43 INFO  : Context for 'APU' is selected.
07:16:43 INFO  : 'ps7_init' command is executed.
07:16:43 INFO  : 'ps7_post_config' command is executed.
07:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:16:50 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:16:50 INFO  : 'configparams force-mem-access 0' command is executed.
07:16:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:16:50 INFO  : Memory regions updated for context APU
07:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:16:50 INFO  : 'con' command is executed.
07:16:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:16:50 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:19:18 INFO  : Disconnected from the channel tcfchan#21.
07:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:19:20 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:19:20 INFO  : 'jtag frequency' command is executed.
07:19:20 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:19:20 INFO  : Context for 'APU' is selected.
07:19:20 INFO  : System reset is completed.
07:19:23 INFO  : 'after 3000' command is executed.
07:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:19:25 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:19:25 INFO  : Context for 'APU' is selected.
07:19:25 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
07:19:25 INFO  : Context for 'APU' is selected.
07:19:26 INFO  : 'ps7_init' command is executed.
07:19:26 INFO  : 'ps7_post_config' command is executed.
07:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:19:33 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
07:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:19:33 INFO  : Memory regions updated for context APU
07:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:19:33 INFO  : 'con' command is executed.
07:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:19:33 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:22:33 INFO  : Disconnected from the channel tcfchan#22.
07:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:22:34 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:22:34 INFO  : 'jtag frequency' command is executed.
07:22:34 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:22:34 INFO  : Context for 'APU' is selected.
07:22:34 INFO  : System reset is completed.
07:22:37 INFO  : 'after 3000' command is executed.
07:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:22:40 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:22:40 INFO  : Context for 'APU' is selected.
07:22:40 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
07:22:40 INFO  : Context for 'APU' is selected.
07:22:40 INFO  : 'ps7_init' command is executed.
07:22:40 INFO  : 'ps7_post_config' command is executed.
07:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:22:47 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
07:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:22:47 INFO  : Memory regions updated for context APU
07:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:22:47 INFO  : 'con' command is executed.
07:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:22:47 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:28:36 INFO  : Disconnected from the channel tcfchan#23.
07:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:28:37 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:28:37 INFO  : 'jtag frequency' command is executed.
07:28:37 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:28:37 INFO  : Context for 'APU' is selected.
07:28:37 INFO  : System reset is completed.
07:28:40 INFO  : 'after 3000' command is executed.
07:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:28:43 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:28:43 INFO  : Context for 'APU' is selected.
07:28:43 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
07:28:43 INFO  : Context for 'APU' is selected.
07:28:43 INFO  : 'ps7_init' command is executed.
07:28:43 INFO  : 'ps7_post_config' command is executed.
07:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:28:50 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
07:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:28:50 INFO  : Memory regions updated for context APU
07:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:28:50 INFO  : 'con' command is executed.
07:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:28:50 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:52:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749340330665,  Project:1749337122509
07:52:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:52:25 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:52:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:52:30 INFO  : 
07:52:30 INFO  : Updating hardware inferred compiler options for sw.
07:52:30 INFO  : Clearing existing target manager status.
07:52:30 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
07:52:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:52:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:54:53 INFO  : Disconnected from the channel tcfchan#24.
07:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:54:55 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:54:55 INFO  : 'jtag frequency' command is executed.
07:54:55 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:54:55 INFO  : Context for 'APU' is selected.
07:54:55 INFO  : System reset is completed.
07:54:58 INFO  : 'after 3000' command is executed.
07:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:55:00 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:55:00 INFO  : Context for 'APU' is selected.
07:55:00 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:55:00 INFO  : 'configparams force-mem-access 1' command is executed.
07:55:00 INFO  : Context for 'APU' is selected.
07:55:01 INFO  : 'ps7_init' command is executed.
07:55:01 INFO  : 'ps7_post_config' command is executed.
07:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:08 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
07:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:55:08 INFO  : Memory regions updated for context APU
07:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:08 INFO  : 'con' command is executed.
07:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:55:08 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:59:55 INFO  : Disconnected from the channel tcfchan#25.
07:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:59:56 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:59:56 INFO  : 'jtag frequency' command is executed.
07:59:56 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:59:56 INFO  : Context for 'APU' is selected.
07:59:56 INFO  : System reset is completed.
07:59:59 INFO  : 'after 3000' command is executed.
08:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
08:00:02 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:00:02 INFO  : Context for 'APU' is selected.
08:00:02 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
08:00:02 INFO  : Context for 'APU' is selected.
08:00:02 INFO  : 'ps7_init' command is executed.
08:00:02 INFO  : 'ps7_post_config' command is executed.
08:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:09 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
08:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

08:00:10 INFO  : Memory regions updated for context APU
08:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:10 INFO  : 'con' command is executed.
08:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

08:00:10 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
08:00:31 INFO  : Disconnected from the channel tcfchan#26.
08:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:00:32 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
08:00:32 INFO  : 'jtag frequency' command is executed.
08:00:32 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:00:32 INFO  : Context for 'APU' is selected.
08:00:32 INFO  : System reset is completed.
08:00:35 INFO  : 'after 3000' command is executed.
08:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
08:00:38 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:00:38 INFO  : Context for 'APU' is selected.
08:00:38 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:00:38 INFO  : 'configparams force-mem-access 1' command is executed.
08:00:38 INFO  : Context for 'APU' is selected.
08:00:38 INFO  : 'ps7_init' command is executed.
08:00:38 INFO  : 'ps7_post_config' command is executed.
08:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:45 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:00:45 INFO  : 'configparams force-mem-access 0' command is executed.
08:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

08:00:45 INFO  : Memory regions updated for context APU
08:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:45 INFO  : 'con' command is executed.
08:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

08:00:45 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:45:51 INFO  : Disconnected from the channel tcfchan#27.
21:22:05 INFO  : Registering command handlers for SDK TCF services
21:22:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
21:22:08 INFO  : XSCT server has started successfully.
21:22:08 INFO  : Successfully done setting XSCT server connection channel  
21:22:08 INFO  : Successfully done setting SDK workspace  
21:22:08 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
21:22:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:22:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749388545583,  Project:1749340330665
21:22:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
21:22:11 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:22:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:22:15 INFO  : 
21:22:15 INFO  : Updating hardware inferred compiler options for sw.
21:22:15 INFO  : Clearing existing target manager status.
21:38:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749389896824,  Project:1749388545583
21:38:30 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:38:32 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:38:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:38:36 INFO  : 
21:38:37 INFO  : Updating hardware inferred compiler options for sw.
21:38:37 INFO  : Clearing existing target manager status.
21:49:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749390532878,  Project:1749389896824
21:49:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:49:15 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:49:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:49:18 INFO  : 
21:49:19 INFO  : Updating hardware inferred compiler options for sw.
21:49:19 INFO  : Clearing existing target manager status.
21:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:28 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:55:28 INFO  : 'jtag frequency' command is executed.
21:55:28 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:28 INFO  : Context for 'APU' is selected.
21:55:28 INFO  : System reset is completed.
21:55:31 INFO  : 'after 3000' command is executed.
21:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:55:34 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:34 INFO  : Context for 'APU' is selected.
21:55:34 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:34 INFO  : Context for 'APU' is selected.
21:55:34 INFO  : 'ps7_init' command is executed.
21:55:34 INFO  : 'ps7_post_config' command is executed.
21:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:41 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:41 INFO  : Memory regions updated for context APU
21:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:41 INFO  : 'con' command is executed.
21:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:55:41 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:18:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749392140206,  Project:1749390532878
22:18:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:18:21 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:18:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:18:25 INFO  : 
22:18:26 INFO  : Updating hardware inferred compiler options for sw.
22:18:26 INFO  : Clearing existing target manager status.
22:18:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:18:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:20:16 INFO  : Disconnected from the channel tcfchan#1.
22:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:17 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:20:17 INFO  : 'jtag frequency' command is executed.
22:20:17 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:17 INFO  : Context for 'APU' is selected.
22:20:18 INFO  : System reset is completed.
22:20:21 INFO  : 'after 3000' command is executed.
22:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:20:23 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:20:23 INFO  : Context for 'APU' is selected.
22:20:23 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:23 INFO  : Context for 'APU' is selected.
22:20:23 INFO  : 'ps7_init' command is executed.
22:20:23 INFO  : 'ps7_post_config' command is executed.
22:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:30 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:30 INFO  : Memory regions updated for context APU
22:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:30 INFO  : 'con' command is executed.
22:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:20:30 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:28:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749392815949,  Project:1749392140206
22:28:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:28:46 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:28:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:28:51 INFO  : 
22:28:51 INFO  : Updating hardware inferred compiler options for sw.
22:28:51 INFO  : Clearing existing target manager status.
22:28:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:28:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:31:11 INFO  : Disconnected from the channel tcfchan#2.
22:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:12 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:31:12 INFO  : 'jtag frequency' command is executed.
22:31:12 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:13 INFO  : Context for 'APU' is selected.
22:31:13 INFO  : System reset is completed.
22:31:16 INFO  : 'after 3000' command is executed.
22:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:31:18 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:31:18 INFO  : Context for 'APU' is selected.
22:31:18 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:18 INFO  : Context for 'APU' is selected.
22:31:18 INFO  : 'ps7_init' command is executed.
22:31:18 INFO  : 'ps7_post_config' command is executed.
22:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:25 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:25 INFO  : Memory regions updated for context APU
22:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:25 INFO  : 'con' command is executed.
22:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:31:25 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:34:57 INFO  : Disconnected from the channel tcfchan#3.
22:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:58 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:34:58 INFO  : 'jtag frequency' command is executed.
22:34:58 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:58 INFO  : Context for 'APU' is selected.
22:34:58 INFO  : System reset is completed.
22:35:01 INFO  : 'after 3000' command is executed.
22:35:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:35:04 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:35:04 INFO  : Context for 'APU' is selected.
22:35:04 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:04 INFO  : Context for 'APU' is selected.
22:35:04 INFO  : 'ps7_init' command is executed.
22:35:04 INFO  : 'ps7_post_config' command is executed.
22:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:11 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:11 INFO  : Memory regions updated for context APU
22:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:11 INFO  : 'con' command is executed.
22:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:35:11 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:51:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749394283680,  Project:1749392815949
22:51:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:51:43 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:51:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:51:47 INFO  : 
22:51:48 INFO  : Updating hardware inferred compiler options for sw.
22:51:48 INFO  : Clearing existing target manager status.
22:51:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:51:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:53:28 INFO  : Disconnected from the channel tcfchan#4.
22:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:29 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:53:29 INFO  : 'jtag frequency' command is executed.
22:53:29 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:29 INFO  : Context for 'APU' is selected.
22:53:29 INFO  : System reset is completed.
22:53:32 INFO  : 'after 3000' command is executed.
22:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:53:35 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:35 INFO  : Context for 'APU' is selected.
22:53:35 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:35 INFO  : Context for 'APU' is selected.
22:53:35 INFO  : 'ps7_init' command is executed.
22:53:35 INFO  : 'ps7_post_config' command is executed.
22:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:42 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:42 INFO  : Memory regions updated for context APU
22:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:42 INFO  : 'con' command is executed.
22:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:53:42 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
03:56:00 INFO  : Registering command handlers for SDK TCF services
03:56:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
03:56:03 INFO  : XSCT server has started successfully.
03:56:03 INFO  : Successfully done setting XSCT server connection channel  
03:56:03 INFO  : Successfully done setting SDK workspace  
03:56:03 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
03:56:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:56:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749412483349,  Project:1749394283680
03:56:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
03:56:06 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:57:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:57:17 INFO  : 
03:57:18 INFO  : Updating hardware inferred compiler options for sw.
03:57:18 INFO  : Clearing existing target manager status.
03:57:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:57:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:59:04 INFO  : Example project sw_bsp_xaxidma_example_simple_intr_1 has been created successfully.
05:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:17:26 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:17:26 INFO  : 'jtag frequency' command is executed.
05:17:26 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:17:26 INFO  : Context for 'APU' is selected.
05:17:26 INFO  : System reset is completed.
05:17:29 INFO  : 'after 3000' command is executed.
05:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:17:31 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:17:31 INFO  : Context for 'APU' is selected.
05:17:31 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:17:31 INFO  : 'configparams force-mem-access 1' command is executed.
05:17:31 INFO  : Context for 'APU' is selected.
05:17:32 INFO  : 'ps7_init' command is executed.
05:17:32 INFO  : 'ps7_post_config' command is executed.
05:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:17:38 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
05:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:17:39 INFO  : Memory regions updated for context APU
05:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:17:39 INFO  : 'con' command is executed.
05:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:17:39 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:22:13 INFO  : Disconnected from the channel tcfchan#1.
05:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:22:14 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:22:14 INFO  : 'jtag frequency' command is executed.
05:22:14 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:22:14 INFO  : Context for 'APU' is selected.
05:22:14 INFO  : System reset is completed.
05:22:17 INFO  : 'after 3000' command is executed.
05:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:22:20 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:22:20 INFO  : Context for 'APU' is selected.
05:22:21 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
05:22:21 INFO  : Context for 'APU' is selected.
05:22:21 INFO  : 'ps7_init' command is executed.
05:22:21 INFO  : 'ps7_post_config' command is executed.
05:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:28 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:22:28 INFO  : 'configparams force-mem-access 0' command is executed.
05:22:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:22:28 INFO  : Memory regions updated for context APU
05:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:28 INFO  : 'con' command is executed.
05:22:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:22:28 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:24:08 INFO  : Disconnected from the channel tcfchan#2.
05:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:24:09 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:24:09 INFO  : 'jtag frequency' command is executed.
05:24:09 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:24:09 INFO  : Context for 'APU' is selected.
05:24:09 INFO  : System reset is completed.
05:24:12 INFO  : 'after 3000' command is executed.
05:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:24:14 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:24:14 INFO  : Context for 'APU' is selected.
05:24:15 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
05:24:15 INFO  : Context for 'APU' is selected.
05:24:15 INFO  : 'ps7_init' command is executed.
05:24:15 INFO  : 'ps7_post_config' command is executed.
05:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:24:22 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
05:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:24:22 INFO  : Memory regions updated for context APU
05:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:24:22 INFO  : 'con' command is executed.
05:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:24:22 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:36:02 INFO  : Disconnected from the channel tcfchan#3.
05:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:36:03 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:36:03 INFO  : 'jtag frequency' command is executed.
05:36:03 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:36:03 INFO  : Context for 'APU' is selected.
05:36:04 INFO  : System reset is completed.
05:36:07 INFO  : 'after 3000' command is executed.
05:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:36:09 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:36:09 INFO  : Context for 'APU' is selected.
05:36:09 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:36:09 INFO  : 'configparams force-mem-access 1' command is executed.
05:36:09 INFO  : Context for 'APU' is selected.
05:36:09 INFO  : 'ps7_init' command is executed.
05:36:09 INFO  : 'ps7_post_config' command is executed.
05:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:16 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
05:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:36:16 INFO  : Memory regions updated for context APU
05:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:16 INFO  : 'con' command is executed.
05:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:36:16 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
06:42:36 INFO  : Disconnected from the channel tcfchan#4.
19:53:03 INFO  : Registering command handlers for SDK TCF services
19:53:04 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
19:53:06 INFO  : XSCT server has started successfully.
19:53:06 INFO  : Successfully done setting XSCT server connection channel  
19:53:06 INFO  : Successfully done setting SDK workspace  
19:53:06 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
19:53:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:52:32 INFO  : Example project sw_bsp_xaxidma_example_simple_intr_1 has been created successfully.
20:53:25 INFO  : Example project sw_bsp_xaxidma_example_simple_poll_1 has been created successfully.
21:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:55 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:05:55 INFO  : 'jtag frequency' command is executed.
21:05:55 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:55 INFO  : Context for 'APU' is selected.
21:05:55 INFO  : System reset is completed.
21:05:58 INFO  : 'after 3000' command is executed.
21:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:06:01 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:01 INFO  : Context for 'APU' is selected.
21:06:01 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:01 INFO  : Context for 'APU' is selected.
21:06:01 INFO  : 'ps7_init' command is executed.
21:06:01 INFO  : 'ps7_post_config' command is executed.
21:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:08 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:08 INFO  : Memory regions updated for context APU
21:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:08 INFO  : 'con' command is executed.
21:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:06:08 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:20:02 INFO  : Disconnected from the channel tcfchan#1.
21:20:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:03 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:20:03 INFO  : 'jtag frequency' command is executed.
21:20:03 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:03 INFO  : Context for 'APU' is selected.
21:20:03 INFO  : System reset is completed.
21:20:06 INFO  : 'after 3000' command is executed.
21:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:20:09 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:20:09 INFO  : Context for 'APU' is selected.
21:20:10 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:10 INFO  : Context for 'APU' is selected.
21:20:10 INFO  : 'ps7_init' command is executed.
21:20:10 INFO  : 'ps7_post_config' command is executed.
21:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:17 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:17 INFO  : Memory regions updated for context APU
21:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:17 INFO  : 'con' command is executed.
21:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:20:17 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:28:34 INFO  : Disconnected from the channel tcfchan#2.
21:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:35 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:28:35 INFO  : 'jtag frequency' command is executed.
21:28:35 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:35 INFO  : Context for 'APU' is selected.
21:28:35 INFO  : System reset is completed.
21:28:38 INFO  : 'after 3000' command is executed.
21:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:28:40 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:28:40 INFO  : Context for 'APU' is selected.
21:28:42 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:28:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:42 INFO  : Context for 'APU' is selected.
21:28:42 INFO  : 'ps7_init' command is executed.
21:28:42 INFO  : 'ps7_post_config' command is executed.
21:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:49 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:49 INFO  : Memory regions updated for context APU
21:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:49 INFO  : 'con' command is executed.
21:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:28:49 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:29:06 INFO  : Disconnected from the channel tcfchan#3.
21:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:07 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:29:07 INFO  : 'jtag frequency' command is executed.
21:29:07 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:07 INFO  : Context for 'APU' is selected.
21:29:07 INFO  : System reset is completed.
21:29:10 INFO  : 'after 3000' command is executed.
21:29:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:29:12 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:12 INFO  : Context for 'APU' is selected.
21:29:14 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:14 INFO  : Context for 'APU' is selected.
21:29:14 INFO  : 'ps7_init' command is executed.
21:29:14 INFO  : 'ps7_post_config' command is executed.
21:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:21 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:21 INFO  : Memory regions updated for context APU
21:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:21 INFO  : 'con' command is executed.
21:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:29:21 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:42:48 INFO  : Disconnected from the channel tcfchan#4.
21:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:49 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:42:49 INFO  : 'jtag frequency' command is executed.
21:42:49 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:49 INFO  : Context for 'APU' is selected.
21:42:49 INFO  : System reset is completed.
21:42:52 INFO  : 'after 3000' command is executed.
21:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:42:55 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:55 INFO  : Context for 'APU' is selected.
21:42:56 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:56 INFO  : Context for 'APU' is selected.
21:42:57 INFO  : 'ps7_init' command is executed.
21:42:57 INFO  : 'ps7_post_config' command is executed.
21:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:03 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:04 INFO  : Memory regions updated for context APU
21:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:04 INFO  : 'con' command is executed.
21:43:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:43:04 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:51:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749477044667,  Project:1749412483349
21:51:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:51:11 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:51:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:51:17 INFO  : 
21:51:17 INFO  : Updating hardware inferred compiler options for sw.
21:51:18 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
21:51:19 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
21:51:19 INFO  : Clearing existing target manager status.
21:51:19 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
21:51:20 INFO  : Closing and re-opening the MSS file of ther project sw_bsp
21:53:03 INFO  : Disconnected from the channel tcfchan#5.
21:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:04 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:53:04 INFO  : 'jtag frequency' command is executed.
21:53:04 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:04 INFO  : Context for 'APU' is selected.
21:53:04 INFO  : System reset is completed.
21:53:07 INFO  : 'after 3000' command is executed.
21:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:53:09 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:09 INFO  : Context for 'APU' is selected.
21:53:10 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:10 INFO  : Context for 'APU' is selected.
21:53:10 INFO  : 'ps7_init' command is executed.
21:53:10 INFO  : 'ps7_post_config' command is executed.
21:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:17 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:17 INFO  : Memory regions updated for context APU
21:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:17 INFO  : 'con' command is executed.
21:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:53:17 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:07 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:55:07 INFO  : 'jtag frequency' command is executed.
21:55:07 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:07 INFO  : Context for 'APU' is selected.
21:55:07 INFO  : System reset is completed.
21:55:11 INFO  : 'after 3000' command is executed.
21:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:55:13 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:13 INFO  : Context for 'APU' is selected.
21:55:13 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:13 INFO  : Context for 'APU' is selected.
21:55:13 INFO  : 'ps7_init' command is executed.
21:55:13 INFO  : 'ps7_post_config' command is executed.
21:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:20 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:06 INFO  : Disconnected from the channel tcfchan#6.
21:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:08 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:58:08 INFO  : 'jtag frequency' command is executed.
21:58:08 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:08 INFO  : Context for 'APU' is selected.
21:58:08 INFO  : System reset is completed.
21:58:11 INFO  : 'after 3000' command is executed.
21:58:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:58:14 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:14 INFO  : Context for 'APU' is selected.
21:58:15 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:15 INFO  : Context for 'APU' is selected.
21:58:16 INFO  : 'ps7_init' command is executed.
21:58:16 INFO  : 'ps7_post_config' command is executed.
21:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : 'con' command is executed.
21:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:58:23 INFO  : Disconnected from the channel tcfchan#7.
21:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:28 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:59:28 INFO  : 'jtag frequency' command is executed.
21:59:28 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:28 INFO  : Context for 'APU' is selected.
21:59:29 INFO  : System reset is completed.
21:59:32 INFO  : 'after 3000' command is executed.
21:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:59:34 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:34 INFO  : Context for 'APU' is selected.
21:59:34 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:34 INFO  : Context for 'APU' is selected.
21:59:34 INFO  : 'ps7_init' command is executed.
21:59:34 INFO  : 'ps7_post_config' command is executed.
21:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:41 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:41 INFO  : 'con' command is executed.
21:59:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:59:41 INFO  : Disconnected from the channel tcfchan#8.
22:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:10 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:00:10 INFO  : 'jtag frequency' command is executed.
22:00:10 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:10 INFO  : Context for 'APU' is selected.
22:00:10 INFO  : System reset is completed.
22:00:13 INFO  : 'after 3000' command is executed.
22:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:00:15 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:15 INFO  : Context for 'APU' is selected.
22:00:15 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:15 INFO  : Context for 'APU' is selected.
22:00:16 INFO  : 'ps7_init' command is executed.
22:00:16 INFO  : 'ps7_post_config' command is executed.
22:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:22 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:41 INFO  : Disconnected from the channel tcfchan#9.
22:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:42 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:01:42 INFO  : 'jtag frequency' command is executed.
22:01:42 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:42 INFO  : Context for 'APU' is selected.
22:01:43 INFO  : System reset is completed.
22:01:46 INFO  : 'after 3000' command is executed.
22:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:01:48 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:48 INFO  : Context for 'APU' is selected.
22:01:48 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:48 INFO  : Context for 'APU' is selected.
22:01:49 INFO  : 'ps7_init' command is executed.
22:01:49 INFO  : 'ps7_post_config' command is executed.
22:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:56 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:02 WARN  : channel "tcfchan#6" closed
16:08:49 INFO  : Registering command handlers for SDK TCF services
16:08:49 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
16:08:51 INFO  : XSCT server has started successfully.
16:08:52 INFO  : Successfully done setting XSCT server connection channel  
16:08:52 INFO  : Successfully done setting SDK workspace  
16:08:52 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
16:08:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:14:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749550477557,  Project:1749477044667
18:14:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:14:49 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:14:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:14:54 INFO  : 
18:14:55 INFO  : Updating hardware inferred compiler options for sw.
18:14:55 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
18:14:56 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
18:14:56 INFO  : Clearing existing target manager status.
18:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:55 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:16:55 INFO  : 'jtag frequency' command is executed.
18:16:55 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:55 INFO  : Context for 'APU' is selected.
18:16:55 INFO  : System reset is completed.
18:16:58 INFO  : 'after 3000' command is executed.
18:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:17:01 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:01 INFO  : Context for 'APU' is selected.
18:17:01 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:01 INFO  : Context for 'APU' is selected.
18:17:01 INFO  : 'ps7_init' command is executed.
18:17:01 INFO  : 'ps7_post_config' command is executed.
18:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:08 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:08 INFO  : Memory regions updated for context APU
18:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:08 INFO  : 'con' command is executed.
18:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:17:08 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:14 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:18:14 INFO  : 'jtag frequency' command is executed.
18:18:14 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:14 INFO  : Context for 'APU' is selected.
18:18:14 INFO  : System reset is completed.
18:18:17 INFO  : 'after 3000' command is executed.
18:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:18:19 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:19 INFO  : Context for 'APU' is selected.
18:18:19 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:19 INFO  : Context for 'APU' is selected.
18:18:20 INFO  : 'ps7_init' command is executed.
18:18:20 INFO  : 'ps7_post_config' command is executed.
18:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:27 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:52 INFO  : Disconnected from the channel tcfchan#1.
18:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:54 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:38:54 INFO  : 'jtag frequency' command is executed.
18:38:54 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:54 INFO  : Context for 'APU' is selected.
18:38:54 INFO  : System reset is completed.
18:38:57 INFO  : 'after 3000' command is executed.
18:38:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:38:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:59 INFO  : Context for 'APU' is selected.
18:39:01 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:01 INFO  : Context for 'APU' is selected.
18:39:01 INFO  : 'ps7_init' command is executed.
18:39:01 INFO  : 'ps7_post_config' command is executed.
18:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:08 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:08 INFO  : Memory regions updated for context APU
18:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:08 INFO  : 'con' command is executed.
18:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:39:08 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:39:25 INFO  : Disconnected from the channel tcfchan#2.
18:39:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:26 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:39:26 INFO  : 'jtag frequency' command is executed.
18:39:26 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:26 INFO  : Context for 'APU' is selected.
18:39:26 INFO  : System reset is completed.
18:39:29 INFO  : 'after 3000' command is executed.
18:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:39:32 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:39:32 INFO  : Context for 'APU' is selected.
18:39:32 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:32 INFO  : Context for 'APU' is selected.
18:39:32 INFO  : 'ps7_init' command is executed.
18:39:32 INFO  : 'ps7_post_config' command is executed.
18:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:39 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:39 INFO  : Memory regions updated for context APU
18:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:39 INFO  : 'con' command is executed.
18:39:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:39:39 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
03:48:34 INFO  : Disconnected from the channel tcfchan#3.
15:20:25 INFO  : Registering command handlers for SDK TCF services
15:20:26 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
15:20:28 INFO  : XSCT server has started successfully.
15:20:28 INFO  : Successfully done setting XSCT server connection channel  
15:20:28 INFO  : Successfully done setting SDK workspace  
15:20:28 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
15:20:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:55:22 INFO  : Registering command handlers for SDK TCF services
15:55:23 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
15:55:25 INFO  : XSCT server has started successfully.
15:55:25 INFO  : Successfully done setting XSCT server connection channel  
15:55:25 INFO  : Successfully done setting SDK workspace  
15:55:25 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
15:55:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:55:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749628429552,  Project:1749550477557
15:55:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
15:55:28 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:56:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:56:51 INFO  : 
15:56:52 INFO  : Updating hardware inferred compiler options for sw.
15:56:53 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
15:56:54 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
15:56:54 INFO  : Clearing existing target manager status.
15:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:42 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
15:57:42 INFO  : 'jtag frequency' command is executed.
15:57:42 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:42 INFO  : Context for 'APU' is selected.
15:57:42 INFO  : System reset is completed.
15:57:45 INFO  : 'after 3000' command is executed.
15:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
15:57:47 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:47 INFO  : Context for 'APU' is selected.
15:57:47 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:47 INFO  : Context for 'APU' is selected.
15:57:48 INFO  : 'ps7_init' command is executed.
15:57:48 INFO  : 'ps7_post_config' command is executed.
15:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:54 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:55 INFO  : Memory regions updated for context APU
15:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:55 INFO  : 'con' command is executed.
15:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

15:57:55 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
17:35:12 INFO  : Disconnected from the channel tcfchan#1.
17:35:27 INFO  : Registering command handlers for SDK TCF services
17:35:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
17:35:29 INFO  : XSCT server has started successfully.
17:35:29 INFO  : Successfully done setting XSCT server connection channel  
17:35:29 INFO  : Successfully done setting SDK workspace  
17:35:29 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
17:35:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:35:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749634504493,  Project:1749628429552
17:35:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
17:35:32 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:36:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:36:56 INFO  : 
17:36:57 INFO  : Updating hardware inferred compiler options for sw.
17:36:58 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
17:36:59 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
17:36:59 INFO  : Clearing existing target manager status.
17:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:18 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
17:37:18 INFO  : 'jtag frequency' command is executed.
17:37:18 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:18 INFO  : Context for 'APU' is selected.
17:37:18 INFO  : System reset is completed.
17:37:21 INFO  : 'after 3000' command is executed.
17:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
17:37:23 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:23 INFO  : Context for 'APU' is selected.
17:37:23 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:23 INFO  : Context for 'APU' is selected.
17:37:23 INFO  : 'ps7_init' command is executed.
17:37:23 INFO  : 'ps7_post_config' command is executed.
17:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:30 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:30 INFO  : Memory regions updated for context APU
17:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:30 INFO  : 'con' command is executed.
17:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

17:37:30 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
17:55:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749635742124,  Project:1749634504493
17:55:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:56:06 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:56:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:56:11 INFO  : 
17:56:12 INFO  : Updating hardware inferred compiler options for sw.
17:56:13 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
17:56:14 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
17:56:14 INFO  : Clearing existing target manager status.
17:58:05 INFO  : Disconnected from the channel tcfchan#1.
17:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:06 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
17:58:06 INFO  : 'jtag frequency' command is executed.
17:58:06 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:06 INFO  : Context for 'APU' is selected.
17:58:07 INFO  : System reset is completed.
17:58:10 INFO  : 'after 3000' command is executed.
17:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
17:58:12 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:58:12 INFO  : Context for 'APU' is selected.
17:58:12 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:12 INFO  : Context for 'APU' is selected.
17:58:12 INFO  : 'ps7_init' command is executed.
17:58:12 INFO  : 'ps7_post_config' command is executed.
17:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:19 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:19 INFO  : Memory regions updated for context APU
17:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:19 INFO  : 'con' command is executed.
17:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

17:58:19 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:02:28 INFO  : Disconnected from the channel tcfchan#2.
18:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:02:30 INFO  : 'jtag frequency' command is executed.
18:02:30 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:30 INFO  : Context for 'APU' is selected.
18:02:30 INFO  : System reset is completed.
18:02:33 INFO  : 'after 3000' command is executed.
18:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:02:35 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:02:35 INFO  : Context for 'APU' is selected.
18:02:35 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:35 INFO  : Context for 'APU' is selected.
18:02:35 INFO  : 'ps7_init' command is executed.
18:02:35 INFO  : 'ps7_post_config' command is executed.
18:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:42 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:42 INFO  : Memory regions updated for context APU
18:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:42 INFO  : 'con' command is executed.
18:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:02:42 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:33 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:03:33 INFO  : 'jtag frequency' command is executed.
18:03:33 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:33 INFO  : Context for 'APU' is selected.
18:03:34 INFO  : System reset is completed.
18:03:37 INFO  : 'after 3000' command is executed.
18:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:03:39 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:03:39 INFO  : Context for 'APU' is selected.
18:03:39 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:39 INFO  : Context for 'APU' is selected.
18:03:39 INFO  : 'ps7_init' command is executed.
18:03:39 INFO  : 'ps7_post_config' command is executed.
18:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:46 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749637032370,  Project:1749635742124
18:17:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:17:57 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:18:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:18:01 INFO  : 
18:18:02 INFO  : Updating hardware inferred compiler options for sw.
18:18:02 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
18:18:03 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
18:18:03 INFO  : Clearing existing target manager status.
18:19:10 INFO  : Disconnected from the channel tcfchan#3.
18:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:11 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:19:11 INFO  : 'jtag frequency' command is executed.
18:19:11 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:11 INFO  : Context for 'APU' is selected.
18:19:11 INFO  : System reset is completed.
18:19:14 INFO  : 'after 3000' command is executed.
18:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:19:16 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:19:16 INFO  : Context for 'APU' is selected.
18:19:16 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:16 INFO  : Context for 'APU' is selected.
18:19:17 INFO  : 'ps7_init' command is executed.
18:19:17 INFO  : 'ps7_post_config' command is executed.
18:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:24 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:24 INFO  : Memory regions updated for context APU
18:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:24 INFO  : 'con' command is executed.
18:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:19:24 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:21:09 INFO  : Disconnected from the channel tcfchan#4.
18:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:10 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:21:10 INFO  : 'jtag frequency' command is executed.
18:21:10 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:10 INFO  : Context for 'APU' is selected.
18:21:10 INFO  : System reset is completed.
18:21:13 INFO  : 'after 3000' command is executed.
18:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:21:15 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:15 INFO  : Context for 'APU' is selected.
18:21:15 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:15 INFO  : Context for 'APU' is selected.
18:21:15 INFO  : 'ps7_init' command is executed.
18:21:15 INFO  : 'ps7_post_config' command is executed.
18:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:22 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:22 INFO  : Memory regions updated for context APU
18:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:22 INFO  : 'con' command is executed.
18:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:21:22 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:21:53 INFO  : Disconnected from the channel tcfchan#5.
18:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:54 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:21:54 INFO  : 'jtag frequency' command is executed.
18:21:54 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:54 INFO  : Context for 'APU' is selected.
18:21:54 INFO  : System reset is completed.
18:21:57 INFO  : 'after 3000' command is executed.
18:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:21:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:00 INFO  : Context for 'APU' is selected.
18:22:00 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:00 INFO  : Context for 'APU' is selected.
18:22:00 INFO  : 'ps7_init' command is executed.
18:22:00 INFO  : 'ps7_post_config' command is executed.
18:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:07 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:07 INFO  : Memory regions updated for context APU
18:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:07 INFO  : 'con' command is executed.
18:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:22:07 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:22:37 INFO  : Disconnected from the channel tcfchan#6.
18:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:38 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:22:38 INFO  : 'jtag frequency' command is executed.
18:22:38 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:38 INFO  : Context for 'APU' is selected.
18:22:38 INFO  : System reset is completed.
18:22:41 INFO  : 'after 3000' command is executed.
18:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:22:44 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:44 INFO  : Context for 'APU' is selected.
18:22:44 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:44 INFO  : Context for 'APU' is selected.
18:22:44 INFO  : 'ps7_init' command is executed.
18:22:44 INFO  : 'ps7_post_config' command is executed.
18:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:51 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:51 INFO  : Memory regions updated for context APU
18:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:51 INFO  : 'con' command is executed.
18:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:22:51 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:27:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749637603404,  Project:1749637032370
18:27:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:27:08 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:27:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:27:13 INFO  : 
18:27:13 INFO  : Updating hardware inferred compiler options for sw.
18:27:14 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
18:27:15 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
18:27:15 INFO  : Clearing existing target manager status.
18:30:06 INFO  : Disconnected from the channel tcfchan#7.
18:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:07 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:30:07 INFO  : 'jtag frequency' command is executed.
18:30:07 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:07 INFO  : Context for 'APU' is selected.
18:30:07 INFO  : System reset is completed.
18:30:10 INFO  : 'after 3000' command is executed.
18:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:30:13 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:13 INFO  : Context for 'APU' is selected.
18:30:13 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:13 INFO  : Context for 'APU' is selected.
18:30:13 INFO  : 'ps7_init' command is executed.
18:30:13 INFO  : 'ps7_post_config' command is executed.
18:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:20 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:20 INFO  : Memory regions updated for context APU
18:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:20 INFO  : 'con' command is executed.
18:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

18:30:20 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
18:30:46 WARN  : channel "tcfchan#3" closed
18:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:47 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
18:30:47 INFO  : 'jtag frequency' command is executed.
18:30:47 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:47 INFO  : Context for 'APU' is selected.
18:30:47 INFO  : System reset is completed.
18:30:50 INFO  : 'after 3000' command is executed.
18:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
18:30:52 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:52 INFO  : Context for 'APU' is selected.
18:30:52 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:52 INFO  : Context for 'APU' is selected.
18:30:53 INFO  : 'ps7_init' command is executed.
18:30:53 INFO  : 'ps7_post_config' command is executed.
18:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:00 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749644581564,  Project:1749637603404
20:23:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:23:18 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:23:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:23:22 INFO  : 
20:23:23 INFO  : Updating hardware inferred compiler options for sw.
20:23:24 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
20:23:24 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
20:23:24 INFO  : Clearing existing target manager status.
20:26:57 INFO  : Disconnected from the channel tcfchan#8.
20:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:58 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:26:58 INFO  : 'jtag frequency' command is executed.
20:26:58 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:58 INFO  : Context for 'APU' is selected.
20:26:59 INFO  : System reset is completed.
20:27:02 INFO  : 'after 3000' command is executed.
20:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:27:04 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:27:04 INFO  : Context for 'APU' is selected.
20:27:04 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:04 INFO  : Context for 'APU' is selected.
20:27:04 INFO  : 'ps7_init' command is executed.
20:27:04 INFO  : 'ps7_post_config' command is executed.
20:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:11 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:11 INFO  : Memory regions updated for context APU
20:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:11 INFO  : 'con' command is executed.
20:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:27:11 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:27:29 INFO  : Disconnected from the channel tcfchan#9.
20:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:27:30 INFO  : 'jtag frequency' command is executed.
20:27:30 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:30 INFO  : Context for 'APU' is selected.
20:27:30 INFO  : System reset is completed.
20:27:34 INFO  : 'after 3000' command is executed.
20:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:27:36 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:27:36 INFO  : Context for 'APU' is selected.
20:27:36 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:36 INFO  : Context for 'APU' is selected.
20:27:36 INFO  : 'ps7_init' command is executed.
20:27:36 INFO  : 'ps7_post_config' command is executed.
20:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:43 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:43 INFO  : Memory regions updated for context APU
20:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:43 INFO  : 'con' command is executed.
20:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:27:43 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:28:32 INFO  : Disconnected from the channel tcfchan#10.
20:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:33 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:28:33 INFO  : 'jtag frequency' command is executed.
20:28:33 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:33 INFO  : Context for 'APU' is selected.
20:28:33 INFO  : System reset is completed.
20:28:36 INFO  : 'after 3000' command is executed.
20:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:28:39 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:39 INFO  : Context for 'APU' is selected.
20:28:39 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:39 INFO  : Context for 'APU' is selected.
20:28:39 INFO  : 'ps7_init' command is executed.
20:28:39 INFO  : 'ps7_post_config' command is executed.
20:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:46 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:46 INFO  : Memory regions updated for context APU
20:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:46 INFO  : 'con' command is executed.
20:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:28:46 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:46:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749645935388,  Project:1749644581564
20:46:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:46:34 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:46:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:46:39 INFO  : 
20:46:40 INFO  : Updating hardware inferred compiler options for sw.
20:46:40 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
20:46:41 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
20:46:41 INFO  : Clearing existing target manager status.
20:49:18 INFO  : Disconnected from the channel tcfchan#11.
20:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:20 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:49:20 INFO  : 'jtag frequency' command is executed.
20:49:20 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:20 INFO  : Context for 'APU' is selected.
20:49:20 INFO  : System reset is completed.
20:49:23 INFO  : 'after 3000' command is executed.
20:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:49:25 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:49:26 INFO  : Context for 'APU' is selected.
20:49:26 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:26 INFO  : Context for 'APU' is selected.
20:49:26 INFO  : 'ps7_init' command is executed.
20:49:26 INFO  : 'ps7_post_config' command is executed.
20:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:33 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:33 INFO  : Memory regions updated for context APU
20:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:33 INFO  : 'con' command is executed.
20:49:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:49:33 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:49:59 WARN  : channel "tcfchan#8" closed
20:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:01 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:50:01 INFO  : 'jtag frequency' command is executed.
20:50:01 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:01 INFO  : Context for 'APU' is selected.
20:50:01 INFO  : System reset is completed.
20:50:04 INFO  : 'after 3000' command is executed.
20:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:50:06 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:06 INFO  : Context for 'APU' is selected.
20:50:06 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:06 INFO  : Context for 'APU' is selected.
20:50:07 INFO  : 'ps7_init' command is executed.
20:50:07 INFO  : 'ps7_post_config' command is executed.
20:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:14 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:53 INFO  : Disconnected from the channel tcfchan#12.
20:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:54 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
20:50:54 INFO  : 'jtag frequency' command is executed.
20:50:54 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:54 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : System reset is completed.
20:50:57 INFO  : 'after 3000' command is executed.
20:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
20:50:59 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:59 INFO  : Context for 'APU' is selected.
20:50:59 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:59 INFO  : Context for 'APU' is selected.
20:51:00 INFO  : 'ps7_init' command is executed.
20:51:00 INFO  : 'ps7_post_config' command is executed.
20:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:07 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:07 INFO  : Memory regions updated for context APU
20:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:07 INFO  : 'con' command is executed.
20:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

20:51:07 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
20:58:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749646688074,  Project:1749645935388
20:58:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:26 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:58:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:32 INFO  : 
20:58:33 INFO  : Updating hardware inferred compiler options for sw.
20:58:34 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
20:58:35 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
20:58:35 INFO  : Clearing existing target manager status.
21:02:01 INFO  : Disconnected from the channel tcfchan#13.
21:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:02 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:02:02 INFO  : 'jtag frequency' command is executed.
21:02:02 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:02 INFO  : Context for 'APU' is selected.
21:02:03 INFO  : System reset is completed.
21:02:06 INFO  : 'after 3000' command is executed.
21:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:02:08 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:02:08 INFO  : Context for 'APU' is selected.
21:02:08 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:08 INFO  : Context for 'APU' is selected.
21:02:08 INFO  : 'ps7_init' command is executed.
21:02:08 INFO  : 'ps7_post_config' command is executed.
21:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:15 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:16 INFO  : Memory regions updated for context APU
21:02:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:16 INFO  : 'con' command is executed.
21:02:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:02:16 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:02:46 INFO  : Disconnected from the channel tcfchan#14.
21:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:47 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:02:47 INFO  : 'jtag frequency' command is executed.
21:02:47 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:47 INFO  : Context for 'APU' is selected.
21:02:47 INFO  : System reset is completed.
21:02:50 INFO  : 'after 3000' command is executed.
21:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:02:53 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:02:53 INFO  : Context for 'APU' is selected.
21:02:53 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:53 INFO  : Context for 'APU' is selected.
21:02:53 INFO  : 'ps7_init' command is executed.
21:02:53 INFO  : 'ps7_post_config' command is executed.
21:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:01 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:01 INFO  : Memory regions updated for context APU
21:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:01 INFO  : 'con' command is executed.
21:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:03:01 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:20:11 INFO  : Disconnected from the channel tcfchan#15.
21:19:42 INFO  : Registering command handlers for SDK TCF services
21:19:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
21:19:46 INFO  : XSCT server has started successfully.
21:19:46 INFO  : Successfully done setting XSCT server connection channel  
21:19:46 INFO  : Successfully done setting SDK workspace  
21:19:46 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
21:19:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:19:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749820742407,  Project:1749646688074
21:19:49 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
21:19:49 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:19:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:19:53 INFO  : 
21:19:54 INFO  : Updating hardware inferred compiler options for sw.
21:19:55 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
21:19:55 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
21:19:55 INFO  : Clearing existing target manager status.
21:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:21 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:23:21 INFO  : 'jtag frequency' command is executed.
21:23:21 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:21 INFO  : Context for 'APU' is selected.
21:23:21 INFO  : System reset is completed.
21:23:24 INFO  : 'after 3000' command is executed.
21:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:23:27 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:23:27 INFO  : Context for 'APU' is selected.
21:23:27 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:27 INFO  : Context for 'APU' is selected.
21:23:27 INFO  : 'ps7_init' command is executed.
21:23:27 INFO  : 'ps7_post_config' command is executed.
21:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:34 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:34 INFO  : Memory regions updated for context APU
21:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:34 INFO  : 'con' command is executed.
21:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:23:34 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
21:43:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749822206325,  Project:1749820742407
21:43:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:43:51 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:43:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:43:55 INFO  : 
21:43:55 INFO  : Updating hardware inferred compiler options for sw.
21:43:56 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
21:43:57 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
21:43:57 INFO  : Clearing existing target manager status.
21:46:17 INFO  : Disconnected from the channel tcfchan#1.
21:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:18 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
21:46:18 INFO  : 'jtag frequency' command is executed.
21:46:18 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:18 INFO  : Context for 'APU' is selected.
21:46:18 INFO  : System reset is completed.
21:46:21 INFO  : 'after 3000' command is executed.
21:46:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
21:46:23 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:23 INFO  : Context for 'APU' is selected.
21:46:23 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:23 INFO  : Context for 'APU' is selected.
21:46:24 INFO  : 'ps7_init' command is executed.
21:46:24 INFO  : 'ps7_post_config' command is executed.
21:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:31 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:31 INFO  : Memory regions updated for context APU
21:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:31 INFO  : 'con' command is executed.
21:46:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

21:46:31 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:00:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749823186810,  Project:1749822206325
22:00:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:01:00 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:01:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:01:06 INFO  : 
22:01:07 INFO  : Updating hardware inferred compiler options for sw.
22:01:08 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
22:01:08 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
22:01:08 INFO  : Clearing existing target manager status.
22:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:35 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:02:35 INFO  : 'jtag frequency' command is executed.
22:02:35 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:35 INFO  : Context for 'APU' is selected.
22:02:35 INFO  : System reset is completed.
22:02:38 INFO  : 'after 3000' command is executed.
22:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:02:41 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:41 INFO  : Context for 'APU' is selected.
22:02:41 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:41 INFO  : Context for 'APU' is selected.
22:02:42 INFO  : 'ps7_init' command is executed.
22:02:42 INFO  : 'ps7_post_config' command is executed.
22:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:48 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:08 INFO  : Disconnected from the channel tcfchan#2.
22:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:09 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:05:09 INFO  : 'jtag frequency' command is executed.
22:05:09 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:09 INFO  : Context for 'APU' is selected.
22:05:09 INFO  : System reset is completed.
22:05:12 INFO  : 'after 3000' command is executed.
22:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:05:15 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:15 INFO  : Context for 'APU' is selected.
22:05:15 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:15 INFO  : Context for 'APU' is selected.
22:05:15 INFO  : 'ps7_init' command is executed.
22:05:15 INFO  : 'ps7_post_config' command is executed.
22:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:22 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:11 INFO  : Disconnected from the channel tcfchan#3.
22:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:51 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:09:51 INFO  : 'jtag frequency' command is executed.
22:09:51 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:51 INFO  : Context for 'APU' is selected.
22:09:51 INFO  : System reset is completed.
22:09:54 INFO  : 'after 3000' command is executed.
22:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:09:56 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:56 INFO  : Context for 'APU' is selected.
22:09:56 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:56 INFO  : Context for 'APU' is selected.
22:09:57 INFO  : 'ps7_init' command is executed.
22:09:57 INFO  : 'ps7_post_config' command is executed.
22:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:03 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:38 INFO  : Disconnected from the channel tcfchan#4.
22:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:39 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:10:39 INFO  : 'jtag frequency' command is executed.
22:10:39 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:39 INFO  : Context for 'APU' is selected.
22:10:39 INFO  : System reset is completed.
22:10:42 INFO  : 'after 3000' command is executed.
22:10:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:10:45 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:45 INFO  : Context for 'APU' is selected.
22:10:45 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:45 INFO  : Context for 'APU' is selected.
22:10:45 INFO  : 'ps7_init' command is executed.
22:10:45 INFO  : 'ps7_post_config' command is executed.
22:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:52 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:57 INFO  : Disconnected from the channel tcfchan#5.
22:24:21 WARN  : channel "tcfchan#2" closed
22:41:31 INFO  : Registering command handlers for SDK TCF services
22:41:32 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
22:41:34 INFO  : XSCT server has started successfully.
22:41:35 INFO  : Successfully done setting XSCT server connection channel  
22:41:35 INFO  : Successfully done setting SDK workspace  
22:41:35 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
22:41:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:41:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749912068181,  Project:1749823186810
22:41:38 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
22:41:38 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:41:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:41:43 INFO  : 
22:41:44 INFO  : Updating hardware inferred compiler options for sw.
22:41:45 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
22:41:45 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
22:41:45 INFO  : Clearing existing target manager status.
22:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:40 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:43:40 INFO  : 'jtag frequency' command is executed.
22:43:40 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:40 INFO  : Context for 'APU' is selected.
22:43:40 INFO  : System reset is completed.
22:43:43 INFO  : 'after 3000' command is executed.
22:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:43:45 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:45 INFO  : Context for 'APU' is selected.
22:43:45 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:45 INFO  : Context for 'APU' is selected.
22:43:46 INFO  : 'ps7_init' command is executed.
22:43:46 INFO  : 'ps7_post_config' command is executed.
22:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:52 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:53 INFO  : Memory regions updated for context APU
22:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:53 INFO  : 'con' command is executed.
22:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:43:53 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
22:47:13 INFO  : Disconnected from the channel tcfchan#1.
22:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:14 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
22:47:14 INFO  : 'jtag frequency' command is executed.
22:47:14 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:14 INFO  : Context for 'APU' is selected.
22:47:15 INFO  : System reset is completed.
22:47:18 INFO  : 'after 3000' command is executed.
22:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
22:47:20 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:20 INFO  : Context for 'APU' is selected.
22:47:22 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:22 INFO  : Context for 'APU' is selected.
22:47:22 INFO  : 'ps7_init' command is executed.
22:47:22 INFO  : 'ps7_post_config' command is executed.
22:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:29 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:29 INFO  : Memory regions updated for context APU
22:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:29 INFO  : 'con' command is executed.
22:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

22:47:29 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:12:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749921128706,  Project:1749912068181
01:12:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:12:23 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:12:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:12:29 INFO  : 
01:12:29 INFO  : Updating hardware inferred compiler options for sw.
01:12:30 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
01:12:31 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
01:12:31 INFO  : Clearing existing target manager status.
01:15:19 INFO  : Disconnected from the channel tcfchan#2.
01:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:26 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:15:26 INFO  : 'jtag frequency' command is executed.
01:15:26 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:26 INFO  : Context for 'APU' is selected.
01:15:26 INFO  : System reset is completed.
01:15:29 INFO  : 'after 3000' command is executed.
01:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:15:32 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:15:32 INFO  : Context for 'APU' is selected.
01:15:32 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:32 INFO  : Context for 'APU' is selected.
01:15:32 INFO  : 'ps7_init' command is executed.
01:15:32 INFO  : 'ps7_post_config' command is executed.
01:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:39 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:39 INFO  : Memory regions updated for context APU
01:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:39 INFO  : 'con' command is executed.
01:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

01:15:39 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
01:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:05 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:16:05 INFO  : 'jtag frequency' command is executed.
01:16:05 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:05 INFO  : Context for 'APU' is selected.
01:16:05 INFO  : System reset is completed.
01:16:08 INFO  : 'after 3000' command is executed.
01:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:16:11 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:16:11 INFO  : Context for 'APU' is selected.
01:16:11 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:11 INFO  : Context for 'APU' is selected.
01:16:11 INFO  : 'ps7_init' command is executed.
01:16:11 INFO  : 'ps7_post_config' command is executed.
01:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:18 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:15 INFO  : Disconnected from the channel tcfchan#3.
01:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:16 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
01:18:16 INFO  : 'jtag frequency' command is executed.
01:18:16 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:16 INFO  : Context for 'APU' is selected.
01:18:17 INFO  : System reset is completed.
01:18:20 INFO  : 'after 3000' command is executed.
01:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
01:18:22 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:18:22 INFO  : Context for 'APU' is selected.
01:18:22 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:18:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:22 INFO  : Context for 'APU' is selected.
01:18:22 INFO  : 'ps7_init' command is executed.
01:18:22 INFO  : 'ps7_post_config' command is executed.
01:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:29 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749925218789,  Project:1749921128706
02:20:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:20:37 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:20:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:20:43 INFO  : 
02:20:44 INFO  : Updating hardware inferred compiler options for sw.
02:20:45 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
02:20:46 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
02:20:46 INFO  : Clearing existing target manager status.
02:25:28 INFO  : Disconnected from the channel tcfchan#4.
02:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:25:30 INFO  : 'jtag frequency' command is executed.
02:25:30 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:25:30 INFO  : Context for 'APU' is selected.
02:25:30 INFO  : System reset is completed.
02:25:33 INFO  : 'after 3000' command is executed.
02:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:25:35 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:25:35 INFO  : Context for 'APU' is selected.
02:25:35 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:25:35 INFO  : Context for 'APU' is selected.
02:25:36 INFO  : 'ps7_init' command is executed.
02:25:36 INFO  : 'ps7_post_config' command is executed.
02:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:43 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:25:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:25:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:51 INFO  : Disconnected from the channel tcfchan#5.
02:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:04 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:28:04 INFO  : 'jtag frequency' command is executed.
02:28:04 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:28:04 INFO  : Context for 'APU' is selected.
02:28:04 INFO  : System reset is completed.
02:28:07 INFO  : 'after 3000' command is executed.
02:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:28:09 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:28:09 INFO  : Context for 'APU' is selected.
02:28:09 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:10 INFO  : Context for 'APU' is selected.
02:28:10 INFO  : 'ps7_init' command is executed.
02:28:10 INFO  : 'ps7_post_config' command is executed.
02:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:17 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:38 INFO  : Disconnected from the channel tcfchan#6.
02:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:39 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:36:39 INFO  : 'jtag frequency' command is executed.
02:36:39 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:39 INFO  : Context for 'APU' is selected.
02:36:39 INFO  : System reset is completed.
02:36:42 INFO  : 'after 3000' command is executed.
02:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:36:45 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:36:45 INFO  : Context for 'APU' is selected.
02:36:45 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:45 INFO  : Context for 'APU' is selected.
02:36:45 INFO  : 'ps7_init' command is executed.
02:36:45 INFO  : 'ps7_post_config' command is executed.
02:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:52 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:38:44 INFO  : Disconnected from the channel tcfchan#7.
02:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:38:45 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:38:45 INFO  : 'jtag frequency' command is executed.
02:38:45 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:38:45 INFO  : Context for 'APU' is selected.
02:38:45 INFO  : System reset is completed.
02:38:48 INFO  : 'after 3000' command is executed.
02:38:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:38:51 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:38:51 INFO  : Context for 'APU' is selected.
02:38:51 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:38:51 INFO  : Context for 'APU' is selected.
02:38:51 INFO  : 'ps7_init' command is executed.
02:38:51 INFO  : 'ps7_post_config' command is executed.
02:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:58 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:44 INFO  : Disconnected from the channel tcfchan#8.
02:48:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749926900923,  Project:1749925218789
02:48:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:48:53 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:48:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:48:59 INFO  : 
02:48:59 INFO  : Updating hardware inferred compiler options for sw.
02:49:00 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
02:49:01 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
02:49:01 INFO  : Clearing existing target manager status.
02:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:46 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
02:59:46 INFO  : 'jtag frequency' command is executed.
02:59:46 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:46 INFO  : Context for 'APU' is selected.
02:59:46 INFO  : System reset is completed.
02:59:49 INFO  : 'after 3000' command is executed.
02:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
02:59:52 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:59:52 INFO  : Context for 'APU' is selected.
02:59:52 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:52 INFO  : Context for 'APU' is selected.
02:59:52 INFO  : 'ps7_init' command is executed.
02:59:52 INFO  : 'ps7_post_config' command is executed.
02:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:59 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:17:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749928649161,  Project:1749926900923
03:17:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:17:42 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:17:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:17:47 INFO  : 
03:17:48 INFO  : Updating hardware inferred compiler options for sw.
03:17:49 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
03:17:50 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
03:17:50 INFO  : Clearing existing target manager status.
03:20:08 WARN  : channel "tcfchan#3" closed
03:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:09 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:20:09 INFO  : 'jtag frequency' command is executed.
03:20:09 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:20:09 INFO  : Context for 'APU' is selected.
03:20:09 INFO  : System reset is completed.
03:20:12 INFO  : 'after 3000' command is executed.
03:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:20:15 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:20:15 INFO  : Context for 'APU' is selected.
03:20:15 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:15 INFO  : Context for 'APU' is selected.
03:20:15 INFO  : 'ps7_init' command is executed.
03:20:15 INFO  : 'ps7_post_config' command is executed.
03:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:22 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:22 INFO  : Memory regions updated for context APU
03:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:22 INFO  : 'con' command is executed.
03:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

03:20:22 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
03:20:39 INFO  : Disconnected from the channel tcfchan#9.
03:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:40 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:20:40 INFO  : 'jtag frequency' command is executed.
03:20:40 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:20:40 INFO  : Context for 'APU' is selected.
03:20:40 INFO  : System reset is completed.
03:20:43 INFO  : 'after 3000' command is executed.
03:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:20:45 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:20:45 INFO  : Context for 'APU' is selected.
03:20:45 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:46 INFO  : Context for 'APU' is selected.
03:20:46 INFO  : 'ps7_init' command is executed.
03:20:46 INFO  : 'ps7_post_config' command is executed.
03:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:53 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:53 INFO  : Memory regions updated for context APU
03:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:53 INFO  : 'con' command is executed.
03:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

03:20:53 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
03:21:14 INFO  : Disconnected from the channel tcfchan#10.
03:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:15 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:21:15 INFO  : 'jtag frequency' command is executed.
03:21:15 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:21:15 INFO  : Context for 'APU' is selected.
03:21:15 INFO  : System reset is completed.
03:21:18 INFO  : 'after 3000' command is executed.
03:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:21:20 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:21:20 INFO  : Context for 'APU' is selected.
03:21:20 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:21:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:20 INFO  : Context for 'APU' is selected.
03:21:21 INFO  : 'ps7_init' command is executed.
03:21:21 INFO  : 'ps7_post_config' command is executed.
03:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:28 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:21:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:21:28 INFO  : Memory regions updated for context APU
03:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:28 INFO  : 'con' command is executed.
03:21:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

03:21:28 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
03:21:45 WARN  : channel "tcfchan#9" closed
03:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:47 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:21:47 INFO  : 'jtag frequency' command is executed.
03:21:47 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:21:47 INFO  : Context for 'APU' is selected.
03:21:47 INFO  : System reset is completed.
03:21:50 INFO  : 'after 3000' command is executed.
03:21:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:21:52 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:21:52 INFO  : Context for 'APU' is selected.
03:21:52 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:52 INFO  : Context for 'APU' is selected.
03:21:52 INFO  : 'ps7_init' command is executed.
03:21:52 INFO  : 'ps7_post_config' command is executed.
03:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:59 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:21:59 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:39 INFO  : Disconnected from the channel tcfchan#11.
03:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:40 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:27:40 INFO  : 'jtag frequency' command is executed.
03:27:40 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:27:40 INFO  : Context for 'APU' is selected.
03:27:40 INFO  : System reset is completed.
03:27:43 INFO  : 'after 3000' command is executed.
03:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:27:46 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:27:46 INFO  : Context for 'APU' is selected.
03:27:46 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:46 INFO  : Context for 'APU' is selected.
03:27:46 INFO  : 'ps7_init' command is executed.
03:27:46 INFO  : 'ps7_post_config' command is executed.
03:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:53 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:28:20 INFO  : Disconnected from the channel tcfchan#12.
03:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:28:21 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:28:21 INFO  : 'jtag frequency' command is executed.
03:28:21 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:28:21 INFO  : Context for 'APU' is selected.
03:28:21 INFO  : System reset is completed.
03:28:24 INFO  : 'after 3000' command is executed.
03:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:28:26 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:28:26 INFO  : Context for 'APU' is selected.
03:28:26 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
03:28:26 INFO  : Context for 'APU' is selected.
03:28:27 INFO  : 'ps7_init' command is executed.
03:28:27 INFO  : 'ps7_post_config' command is executed.
03:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:28:34 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
03:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:28:42 INFO  : Disconnected from the channel tcfchan#13.
03:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:28:47 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:28:47 INFO  : 'jtag frequency' command is executed.
03:28:47 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:28:47 INFO  : Context for 'APU' is selected.
03:28:47 INFO  : System reset is completed.
03:28:50 INFO  : 'after 3000' command is executed.
03:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:28:52 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:28:52 INFO  : Context for 'APU' is selected.
03:28:52 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:28:52 INFO  : Context for 'APU' is selected.
03:28:53 INFO  : 'ps7_init' command is executed.
03:28:53 INFO  : 'ps7_post_config' command is executed.
03:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:00 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:48:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749930482511,  Project:1749928649161
03:48:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:48:23 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:48:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:48:29 INFO  : 
03:48:30 INFO  : Updating hardware inferred compiler options for sw.
03:48:30 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
03:48:31 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
03:48:31 INFO  : Clearing existing target manager status.
03:52:40 INFO  : Disconnected from the channel tcfchan#14.
03:52:48 WARN  : channel "tcfchan#11" closed
03:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:52:49 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
03:52:49 INFO  : 'jtag frequency' command is executed.
03:52:49 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:52:49 INFO  : Context for 'APU' is selected.
03:52:49 INFO  : System reset is completed.
03:52:52 INFO  : 'after 3000' command is executed.
03:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
03:52:55 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:52:55 INFO  : Context for 'APU' is selected.
03:52:55 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:52:55 INFO  : Context for 'APU' is selected.
03:52:55 INFO  : 'ps7_init' command is executed.
03:52:55 INFO  : 'ps7_post_config' command is executed.
03:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:53:02 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:53:02 INFO  : Memory regions updated for context APU
03:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:53:02 INFO  : 'con' command is executed.
03:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

03:53:02 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:39:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749937156399,  Project:1749930482511
05:39:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:39:30 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:39:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:39:36 INFO  : 
05:39:37 INFO  : Updating hardware inferred compiler options for sw.
05:39:38 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
05:39:38 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
05:39:38 INFO  : Clearing existing target manager status.
05:41:40 INFO  : Disconnected from the channel tcfchan#15.
05:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:41:41 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:41:41 INFO  : 'jtag frequency' command is executed.
05:41:41 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:41:41 INFO  : Context for 'APU' is selected.
05:41:41 INFO  : System reset is completed.
05:41:44 INFO  : 'after 3000' command is executed.
05:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:41:47 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:41:47 INFO  : Context for 'APU' is selected.
05:41:47 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
05:41:47 INFO  : Context for 'APU' is selected.
05:41:47 INFO  : 'ps7_init' command is executed.
05:41:47 INFO  : 'ps7_post_config' command is executed.
05:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:41:54 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:41:54 INFO  : 'configparams force-mem-access 0' command is executed.
05:41:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:41:54 INFO  : Memory regions updated for context APU
05:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:41:54 INFO  : 'con' command is executed.
05:41:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:41:54 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
05:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:42:27 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:42:27 INFO  : 'jtag frequency' command is executed.
05:42:27 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:42:27 INFO  : Context for 'APU' is selected.
05:42:27 INFO  : System reset is completed.
05:42:30 INFO  : 'after 3000' command is executed.
05:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:42:32 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:42:32 INFO  : Context for 'APU' is selected.
05:42:32 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:42:32 INFO  : 'configparams force-mem-access 1' command is executed.
05:42:32 INFO  : Context for 'APU' is selected.
05:42:33 INFO  : 'ps7_init' command is executed.
05:42:33 INFO  : 'ps7_post_config' command is executed.
05:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:39 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
05:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:58:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749938232787,  Project:1749937156399
05:58:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:58:26 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
05:58:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:58:33 INFO  : 
05:58:34 INFO  : Updating hardware inferred compiler options for sw.
05:58:34 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
05:58:35 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
05:58:35 INFO  : Clearing existing target manager status.
05:59:04 INFO  : Disconnected from the channel tcfchan#16.
05:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:06 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
05:59:06 INFO  : 'jtag frequency' command is executed.
05:59:06 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:59:06 INFO  : Context for 'APU' is selected.
05:59:06 INFO  : System reset is completed.
05:59:09 INFO  : 'after 3000' command is executed.
05:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
05:59:11 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:59:11 INFO  : Context for 'APU' is selected.
05:59:11 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
05:59:11 INFO  : Context for 'APU' is selected.
05:59:12 INFO  : 'ps7_init' command is executed.
05:59:12 INFO  : 'ps7_post_config' command is executed.
05:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:19 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
05:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

05:59:19 INFO  : Memory regions updated for context APU
05:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:19 INFO  : 'con' command is executed.
05:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

05:59:19 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
06:02:11 INFO  : Disconnected from the channel tcfchan#17.
06:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:02:12 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
06:02:12 INFO  : 'jtag frequency' command is executed.
06:02:12 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:02:12 INFO  : Context for 'APU' is selected.
06:02:12 INFO  : System reset is completed.
06:02:15 INFO  : 'after 3000' command is executed.
06:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
06:02:17 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:02:17 INFO  : Context for 'APU' is selected.
06:02:17 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:02:17 INFO  : 'configparams force-mem-access 1' command is executed.
06:02:18 INFO  : Context for 'APU' is selected.
06:02:18 INFO  : 'ps7_init' command is executed.
06:02:18 INFO  : 'ps7_post_config' command is executed.
06:02:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:02:25 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:02:25 INFO  : 'configparams force-mem-access 0' command is executed.
06:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

06:02:25 INFO  : Memory regions updated for context APU
06:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:02:25 INFO  : 'con' command is executed.
06:02:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

06:02:25 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
06:03:04 INFO  : Disconnected from the channel tcfchan#18.
06:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:03:05 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
06:03:05 INFO  : 'jtag frequency' command is executed.
06:03:05 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:03:06 INFO  : Context for 'APU' is selected.
06:03:06 INFO  : System reset is completed.
06:03:09 INFO  : 'after 3000' command is executed.
06:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
06:03:11 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:03:11 INFO  : Context for 'APU' is selected.
06:03:11 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
06:03:11 INFO  : Context for 'APU' is selected.
06:03:12 INFO  : 'ps7_init' command is executed.
06:03:12 INFO  : 'ps7_post_config' command is executed.
06:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:03:19 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:03:19 INFO  : 'configparams force-mem-access 0' command is executed.
06:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

06:03:19 INFO  : Memory regions updated for context APU
06:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:03:19 INFO  : 'con' command is executed.
06:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

06:03:19 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:21:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749943259269,  Project:1749938232787
07:21:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:21:17 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:21:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:21:25 INFO  : 
07:21:25 INFO  : Updating hardware inferred compiler options for sw.
07:21:26 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
07:21:27 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
07:21:27 INFO  : Clearing existing target manager status.
07:23:56 INFO  : Disconnected from the channel tcfchan#19.
07:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:23:57 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:23:57 INFO  : 'jtag frequency' command is executed.
07:23:57 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:23:57 INFO  : Context for 'APU' is selected.
07:23:58 INFO  : System reset is completed.
07:24:01 INFO  : 'after 3000' command is executed.
07:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:24:03 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:24:03 INFO  : Context for 'APU' is selected.
07:24:03 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
07:24:03 INFO  : Context for 'APU' is selected.
07:24:04 INFO  : 'ps7_init' command is executed.
07:24:04 INFO  : 'ps7_post_config' command is executed.
07:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:11 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
07:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:24:11 INFO  : Memory regions updated for context APU
07:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:24:11 INFO  : 'con' command is executed.
07:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:24:11 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:30:23 INFO  : Disconnected from the channel tcfchan#20.
07:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:24 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:30:24 INFO  : 'jtag frequency' command is executed.
07:30:24 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:30:24 INFO  : Context for 'APU' is selected.
07:30:24 INFO  : System reset is completed.
07:30:27 INFO  : 'after 3000' command is executed.
07:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:30:30 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:30:30 INFO  : Context for 'APU' is selected.
07:30:30 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
07:30:30 INFO  : Context for 'APU' is selected.
07:30:30 INFO  : 'ps7_init' command is executed.
07:30:30 INFO  : 'ps7_post_config' command is executed.
07:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:39 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:30:39 INFO  : 'configparams force-mem-access 0' command is executed.
07:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:30:39 INFO  : Memory regions updated for context APU
07:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:39 INFO  : 'con' command is executed.
07:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:30:39 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:34:04 INFO  : Disconnected from the channel tcfchan#21.
07:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:34:06 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:34:06 INFO  : 'jtag frequency' command is executed.
07:34:06 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:34:06 INFO  : Context for 'APU' is selected.
07:34:06 INFO  : System reset is completed.
07:34:09 INFO  : 'after 3000' command is executed.
07:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:34:11 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:34:11 INFO  : Context for 'APU' is selected.
07:34:11 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:34:11 INFO  : 'configparams force-mem-access 1' command is executed.
07:34:11 INFO  : Context for 'APU' is selected.
07:34:12 INFO  : 'ps7_init' command is executed.
07:34:12 INFO  : 'ps7_post_config' command is executed.
07:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:34:21 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
07:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:34:22 INFO  : Memory regions updated for context APU
07:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:34:22 INFO  : 'con' command is executed.
07:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:34:22 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
07:52:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749945159157,  Project:1749943259269
07:52:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:52:54 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:53:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:53:02 INFO  : 
07:53:03 INFO  : Updating hardware inferred compiler options for sw.
07:53:04 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
07:53:04 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
07:53:04 INFO  : Clearing existing target manager status.
07:56:39 INFO  : Disconnected from the channel tcfchan#22.
07:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:40 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
07:56:40 INFO  : 'jtag frequency' command is executed.
07:56:40 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:56:40 INFO  : Context for 'APU' is selected.
07:56:40 INFO  : System reset is completed.
07:56:43 INFO  : 'after 3000' command is executed.
07:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
07:56:46 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:56:46 INFO  : Context for 'APU' is selected.
07:56:46 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
07:56:46 INFO  : Context for 'APU' is selected.
07:56:47 INFO  : 'ps7_init' command is executed.
07:56:47 INFO  : 'ps7_post_config' command is executed.
07:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:55 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
07:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

07:56:55 INFO  : Memory regions updated for context APU
07:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:56:55 INFO  : 'con' command is executed.
07:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

07:56:55 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
08:26:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749947151708,  Project:1749945159157
08:26:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:26:05 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:26:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:26:13 INFO  : 
08:26:14 INFO  : Updating hardware inferred compiler options for sw.
08:26:15 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
08:26:16 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
08:26:16 INFO  : Clearing existing target manager status.
08:29:58 INFO  : Disconnected from the channel tcfchan#23.
08:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:00 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
08:30:00 INFO  : 'jtag frequency' command is executed.
08:30:00 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:30:00 INFO  : Context for 'APU' is selected.
08:30:00 INFO  : System reset is completed.
08:30:03 INFO  : 'after 3000' command is executed.
08:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
08:30:06 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:30:06 INFO  : Context for 'APU' is selected.
08:30:06 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:30:06 INFO  : 'configparams force-mem-access 1' command is executed.
08:30:07 INFO  : Context for 'APU' is selected.
08:30:07 INFO  : 'ps7_init' command is executed.
08:30:07 INFO  : 'ps7_post_config' command is executed.
08:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:15 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
08:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

08:30:15 INFO  : Memory regions updated for context APU
08:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:15 INFO  : 'con' command is executed.
08:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

08:30:15 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
09:12:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749949879297,  Project:1749947151708
09:12:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:12:47 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:12:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:12:54 INFO  : 
09:12:55 INFO  : Updating hardware inferred compiler options for sw.
09:12:56 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
09:12:56 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
09:12:57 INFO  : Clearing existing target manager status.
09:15:25 INFO  : Disconnected from the channel tcfchan#24.
09:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:27 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
09:15:27 INFO  : 'jtag frequency' command is executed.
09:15:27 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:15:27 INFO  : Context for 'APU' is selected.
09:15:28 INFO  : System reset is completed.
09:15:31 INFO  : 'after 3000' command is executed.
09:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
09:15:33 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:15:33 INFO  : Context for 'APU' is selected.
09:15:34 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:15:34 INFO  : Context for 'APU' is selected.
09:15:34 INFO  : 'ps7_init' command is executed.
09:15:34 INFO  : 'ps7_post_config' command is executed.
09:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:42 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

09:15:42 INFO  : Memory regions updated for context APU
09:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:42 INFO  : 'con' command is executed.
09:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

09:15:42 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
09:55:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1749952538331,  Project:1749949879297
09:55:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:55:48 INFO  : Copied contents of D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:55:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:55:56 INFO  : 
09:55:57 INFO  : Updating hardware inferred compiler options for sw.
09:55:58 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_intr_1.
09:55:59 INFO  : Updating hardware inferred compiler options for sw_bsp_xaxidma_example_simple_poll_1.
09:55:59 INFO  : Clearing existing target manager status.
10:00:55 INFO  : Disconnected from the channel tcfchan#25.
10:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:57 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
10:00:57 INFO  : 'jtag frequency' command is executed.
10:00:57 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:00:57 INFO  : Context for 'APU' is selected.
10:00:57 INFO  : System reset is completed.
10:01:00 INFO  : 'after 3000' command is executed.
10:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
10:01:03 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:03 INFO  : Context for 'APU' is selected.
10:01:03 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:03 INFO  : Context for 'APU' is selected.
10:01:04 INFO  : 'ps7_init' command is executed.
10:01:04 INFO  : 'ps7_post_config' command is executed.
10:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:11 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:11 INFO  : Memory regions updated for context APU
10:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:12 INFO  : 'con' command is executed.
10:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

10:01:12 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
10:02:38 INFO  : Disconnected from the channel tcfchan#26.
10:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:39 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
10:02:39 INFO  : 'jtag frequency' command is executed.
10:02:39 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:39 INFO  : Context for 'APU' is selected.
10:02:40 INFO  : System reset is completed.
10:02:43 INFO  : 'after 3000' command is executed.
10:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
10:02:45 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:02:45 INFO  : Context for 'APU' is selected.
10:02:45 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:45 INFO  : Context for 'APU' is selected.
10:02:46 INFO  : 'ps7_init' command is executed.
10:02:46 INFO  : 'ps7_post_config' command is executed.
10:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:54 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:54 INFO  : Memory regions updated for context APU
10:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:54 INFO  : 'con' command is executed.
10:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

10:02:54 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
10:05:49 INFO  : Disconnected from the channel tcfchan#27.
13:20:02 INFO  : Registering command handlers for SDK TCF services
13:20:02 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC_lab\vdma_vga\vdma_vga.sdk\temp_xsdb_launch_script.tcl
13:20:04 INFO  : XSCT server has started successfully.
13:20:05 INFO  : Successfully done setting XSCT server connection channel  
13:20:05 INFO  : Successfully done setting SDK workspace  
13:20:05 INFO  : Processing command line option -hwspec D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper.hdf.
13:20:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:12 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
13:21:12 INFO  : 'jtag frequency' command is executed.
13:21:12 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:12 INFO  : Context for 'APU' is selected.
13:21:12 INFO  : System reset is completed.
13:21:15 INFO  : 'after 3000' command is executed.
13:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
13:21:18 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:21:18 INFO  : Context for 'APU' is selected.
13:21:18 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:18 INFO  : Context for 'APU' is selected.
13:21:18 INFO  : 'ps7_init' command is executed.
13:21:18 INFO  : 'ps7_post_config' command is executed.
13:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:26 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:26 INFO  : Memory regions updated for context APU
13:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:26 INFO  : 'con' command is executed.
13:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

13:21:26 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
13:23:15 INFO  : Disconnected from the channel tcfchan#1.
13:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:16 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
13:23:16 INFO  : 'jtag frequency' command is executed.
13:23:16 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:16 INFO  : Context for 'APU' is selected.
13:23:17 INFO  : System reset is completed.
13:23:20 INFO  : 'after 3000' command is executed.
13:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
13:23:22 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:22 INFO  : Context for 'APU' is selected.
13:23:24 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:24 INFO  : Context for 'APU' is selected.
13:23:24 INFO  : 'ps7_init' command is executed.
13:23:24 INFO  : 'ps7_post_config' command is executed.
13:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:32 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:32 INFO  : Memory regions updated for context APU
13:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:32 INFO  : 'con' command is executed.
13:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

13:23:32 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
13:24:04 INFO  : Disconnected from the channel tcfchan#2.
13:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:06 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
13:24:06 INFO  : 'jtag frequency' command is executed.
13:24:06 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:06 INFO  : Context for 'APU' is selected.
13:24:06 INFO  : System reset is completed.
13:24:09 INFO  : 'after 3000' command is executed.
13:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
13:24:11 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:24:11 INFO  : Context for 'APU' is selected.
13:24:13 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:13 INFO  : Context for 'APU' is selected.
13:24:14 INFO  : 'ps7_init' command is executed.
13:24:14 INFO  : 'ps7_post_config' command is executed.
13:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:21 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:21 INFO  : Memory regions updated for context APU
13:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:21 INFO  : 'con' command is executed.
13:24:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

13:24:21 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
13:43:47 INFO  : Disconnected from the channel tcfchan#3.
13:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:48 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
13:43:48 INFO  : 'jtag frequency' command is executed.
13:43:48 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:48 INFO  : Context for 'APU' is selected.
13:43:49 INFO  : System reset is completed.
13:43:52 INFO  : 'after 3000' command is executed.
13:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
13:43:54 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:54 INFO  : Context for 'APU' is selected.
13:43:56 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:56 INFO  : Context for 'APU' is selected.
13:43:56 INFO  : 'ps7_init' command is executed.
13:43:56 INFO  : 'ps7_post_config' command is executed.
13:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:03 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:04 INFO  : Memory regions updated for context APU
13:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:04 INFO  : 'con' command is executed.
13:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

13:44:04 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
13:45:29 INFO  : Disconnected from the channel tcfchan#4.
13:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:30 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
13:45:30 INFO  : 'jtag frequency' command is executed.
13:45:31 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:31 INFO  : Context for 'APU' is selected.
13:45:31 INFO  : System reset is completed.
13:45:34 INFO  : 'after 3000' command is executed.
13:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
13:45:36 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:36 INFO  : Context for 'APU' is selected.
13:45:38 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:38 INFO  : Context for 'APU' is selected.
13:45:39 INFO  : 'ps7_init' command is executed.
13:45:39 INFO  : 'ps7_post_config' command is executed.
13:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:46 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:46 INFO  : Memory regions updated for context APU
13:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:46 INFO  : 'con' command is executed.
13:45:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

13:45:46 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
13:48:23 INFO  : Disconnected from the channel tcfchan#5.
13:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:24 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
13:48:24 INFO  : 'jtag frequency' command is executed.
13:48:24 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:24 INFO  : Context for 'APU' is selected.
13:48:24 INFO  : System reset is completed.
13:48:27 INFO  : 'after 3000' command is executed.
13:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
13:48:30 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:48:30 INFO  : Context for 'APU' is selected.
13:48:32 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:32 INFO  : Context for 'APU' is selected.
13:48:32 INFO  : 'ps7_init' command is executed.
13:48:32 INFO  : 'ps7_post_config' command is executed.
13:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:39 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:39 INFO  : Memory regions updated for context APU
13:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:39 INFO  : 'con' command is executed.
13:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

13:48:39 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
15:05:55 INFO  : Disconnected from the channel tcfchan#6.
15:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:56 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
15:05:56 INFO  : 'jtag frequency' command is executed.
15:05:56 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:56 INFO  : Context for 'APU' is selected.
15:05:57 INFO  : System reset is completed.
15:06:00 INFO  : 'after 3000' command is executed.
15:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
15:06:02 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:02 INFO  : Context for 'APU' is selected.
15:06:04 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:04 INFO  : Context for 'APU' is selected.
15:06:04 INFO  : 'ps7_init' command is executed.
15:06:04 INFO  : 'ps7_post_config' command is executed.
15:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:12 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:12 INFO  : Memory regions updated for context APU
15:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:12 INFO  : 'con' command is executed.
15:06:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

15:06:12 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
15:07:41 INFO  : Disconnected from the channel tcfchan#7.
15:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:42 INFO  : Jtag cable 'Digilent Zed 210248584667' is selected.
15:07:42 INFO  : 'jtag frequency' command is executed.
15:07:42 INFO  : Sourcing of 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:42 INFO  : Context for 'APU' is selected.
15:07:42 INFO  : System reset is completed.
15:07:45 INFO  : 'after 3000' command is executed.
15:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1' command is executed.
15:07:47 INFO  : FPGA configured successfully with bitstream "D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:47 INFO  : Context for 'APU' is selected.
15:07:49 INFO  : Hardware design information is loaded from 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:50 INFO  : Context for 'APU' is selected.
15:07:50 INFO  : 'ps7_init' command is executed.
15:07:50 INFO  : 'ps7_post_config' command is executed.
15:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:57 INFO  : The application 'D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248584667" && level==0} -index 1
fpga -file D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
loadhw -hw D:/SoC_lab/vdma_vga/vdma_vga.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
dow D:/SoC_lab/vdma_vga/vdma_vga.sdk/sw/Debug/sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:57 INFO  : Memory regions updated for context APU
15:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:57 INFO  : 'con' command is executed.
15:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248584667"} -index 0
con
----------------End of Script----------------

15:07:57 INFO  : Launch script is exported to file 'D:\SoC_lab\vdma_vga\vdma_vga.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sw.elf_on_local.tcl'
17:26:19 INFO  : Disconnected from the channel tcfchan#8.
