Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May  8 00:47:07 2021
| Host         : FloresToWin running 64-bit major release  (build 9200)
| Command      : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+---------------------------------+------------+
| Rule   | Severity | Description                     | Violations |
+--------+----------+---------------------------------+------------+
| RPBF-3 | Warning  | IO port buffering is incomplete | 3          |
+--------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
RPBF-3#1 Warning
IO port buffering is incomplete  
Device port LCD[10] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port LCD[8] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port LCD[9] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


