# Reading pref.tcl
# do Porta_And_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/clayt/OneDrive/Documents/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/clayt/Desktop/Aula de Sistemas Digitais/Porta_And.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:37 on Apr 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/clayt/Desktop/Aula de Sistemas Digitais/Porta_And.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Porta_And
# -- Compiling architecture comportamento_Porta_And of Porta_And
# End time: 21:23:37 on Apr 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/clayt/Desktop/Aula de Sistemas Digitais/test_bench_Porta_And.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:42 on Apr 26,2021
# vcom -reportprogress 300 -work work C:/Users/clayt/Desktop/Aula de Sistemas Digitais/test_bench_Porta_And.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_bench_Porta_And
# -- Compiling architecture funcionamento_test_bench of test_bench_Porta_And
# End time: 21:24:42 on Apr 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.test_bench_porta_and
# vsim -gui -l msim_transcript work.test_bench_porta_and 
# Start time: 21:25:09 on Apr 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_bench_porta_and(funcionamento_test_bench)
# Loading work.porta_and(comportamento_porta_and)
add wave -position insertpoint  \
sim:/test_bench_porta_and/a_tb \
sim:/test_bench_porta_and/b_tb \
sim:/test_bench_porta_and/x_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: clayt  Hostname: DESKTOP-J44ISJM  ProcessID: 16432
#           Attempting to use alternate WLF file "./wlft4gyb1q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4gyb1q
run -all
quit -sim
# End time: 21:27:36 on Apr 26,2021, Elapsed time: 0:02:27
# Errors: 0, Warnings: 2
vsim -gui -l msim_transcript work.test_bench_porta_and
# vsim -gui -l msim_transcript work.test_bench_porta_and 
# Start time: 21:27:44 on Apr 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_bench_porta_and(funcionamento_test_bench)
# Loading work.porta_and(comportamento_porta_and)
add wave -position insertpoint  \
sim:/test_bench_porta_and/a_tb \
sim:/test_bench_porta_and/b_tb \
sim:/test_bench_porta_and/x_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: clayt  Hostname: DESKTOP-J44ISJM  ProcessID: 16432
#           Attempting to use alternate WLF file "./wlftsgzrbk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsgzrbk
run -next
run
run
run
run
run
run
run
run
run
# Break key hit
quit -sim
# End time: 21:29:21 on Apr 26,2021, Elapsed time: 0:01:37
# Errors: 0, Warnings: 2
vsim -gui -l msim_transcript work.test_bench_porta_and
# vsim -gui -l msim_transcript work.test_bench_porta_and 
# Start time: 21:29:28 on Apr 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_bench_porta_and(funcionamento_test_bench)
# Loading work.porta_and(comportamento_porta_and)
add wave -position insertpoint  \
sim:/test_bench_porta_and/a_tb \
sim:/test_bench_porta_and/b_tb \
sim:/test_bench_porta_and/x_tb
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: clayt  Hostname: DESKTOP-J44ISJM  ProcessID: 16432
#           Attempting to use alternate WLF file "./wlftg4te8c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg4te8c
run
run
run
run
step -current
# ** UI-Msg: (vsim-12081) The specified scope, sim:/test_bench_porta_and, is not a process or thread.
# 
step -over -current
# ** UI-Msg: (vsim-12081) The specified scope, sim:/test_bench_porta_and, is not a process or thread.
# 
# End time: 21:56:14 on Apr 26,2021, Elapsed time: 0:26:46
# Errors: 0, Warnings: 2
