Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:38:35
gem5 executing on mnemosyne.ecn.purdue.edu, pid 14365
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0f7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0fbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b108ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b112ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b11aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0a3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0acef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0b6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0bfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0c7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0d1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b0d9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b063ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b06bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b075ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b07eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b087ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b090ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b098ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b023ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b02bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b035ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b03def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b048ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b050ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b05aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afe2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afeaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77aff4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77affdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b007ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b010ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77b01aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afa2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afabef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afb4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afbdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afc6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afd8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afe0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af6aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af72ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af7def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af86ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af8fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af98ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77afa1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af2bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af33ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af3def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af45ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af4eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af58ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af61ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77aeebef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77aef4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77aefeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af07ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af0fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af18ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77af20ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77aea9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe77aeb2ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77aebbbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77aec3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77aecd0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77aecdb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77aed65c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77aedf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77aedfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae67518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae67f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae709e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae79470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae79eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae81940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae8b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae8be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae94898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae9d320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae9dd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae267f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae2f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae2fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae39748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae421d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae42c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae4a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae54128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae54b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae5c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ade6080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ade6ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adef550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adeff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adf7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae014a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae01ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae0a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae11400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae11e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ae1b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ada3358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ada3da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adad828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adb82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adb8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adbf780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adc9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adc9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77add16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77adda160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77addaba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad63630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad6b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad6bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad74588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad74fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad7ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad864e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad86f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad909b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad99438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad99e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad22908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad2b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe77ad2bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad33748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad33978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad33ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad33dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad3ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad49208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad49438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad49668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad49898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad49ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad49cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad49f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad55198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad553c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad555f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad55828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad55a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad55c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad55eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad61128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad61358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad61588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad617b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad619e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe77ad61c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fe77acc45f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fe77acc4c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_blackscholes
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Real time: 195.09s
Total real time: 195.09s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764562461500.  Starting simulation...
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563083729.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 641764563083729 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.764563083729  simulated seconds
Real time: 0.72s
Total real time: 195.82s
Dumping and resetting stats...
Switched CPUS @ tick 641764563083729
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563113185.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641764565697160 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.76456569716  simulated seconds
Real time: 2.71s
Total real time: 204.87s
Dumping and resetting stats...
Done with simulation! Completely exiting...
