vendor_name = ModelSim
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/mux.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/multi2.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_subtractor.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_adder.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/div2.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/adder_4bits.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/subtractor_4bits.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bsf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/register.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/rom.qip
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.qip
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.vhd
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/uc.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.qip
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/db/CPU.cbx.xml
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/db/altsyncram_qf91.tdf
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/Memoria01.mif
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/ana/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/ana/Documents/CollegeProjects/CPU/CPU/db/mux_l7e.tdf
design_name = fpga
instance = comp, \cpu|inst1|counter[14]\, cpu|inst1|counter[14], fpga, 1
instance = comp, \cpu|inst1|counter[15]\, cpu|inst1|counter[15], fpga, 1
instance = comp, \cpu|inst1|counter[13]\, cpu|inst1|counter[13], fpga, 1
instance = comp, \cpu|inst1|counter[12]~40\, cpu|inst1|counter[12]~40, fpga, 1
instance = comp, \cpu|inst1|counter[13]~42\, cpu|inst1|counter[13]~42, fpga, 1
instance = comp, \cpu|inst1|counter[14]~44\, cpu|inst1|counter[14]~44, fpga, 1
instance = comp, \cpu|inst1|counter[15]~46\, cpu|inst1|counter[15]~46, fpga, 1
instance = comp, \cpu|inst6|LPM_MUX_component|auto_generated|result_node[2]~1\, cpu|inst6|LPM_MUX_component|auto_generated|result_node[2]~1, fpga, 1
instance = comp, \cpu|inst5|inst6|inst1|inst5~0\, cpu|inst5|inst6|inst1|inst5~0, fpga, 1
instance = comp, \cpu|inst1|out_key~0\, cpu|inst1|out_key~0, fpga, 1
instance = comp, \cpu|inst2|inst9\, cpu|inst2|inst9, fpga, 1
instance = comp, \fpga_clk~input\, fpga_clk~input, fpga, 1
instance = comp, \fpga_clk~inputclkctrl\, fpga_clk~inputclkctrl, fpga, 1
instance = comp, \cpu|inst89|altsyncram_component|auto_generated|q_a[14]~clkctrl\, cpu|inst89|altsyncram_component|auto_generated|q_a[14]~clkctrl, fpga, 1
instance = comp, \cpu|inst2|inst9~clkctrl\, cpu|inst2|inst9~clkctrl, fpga, 1
instance = comp, \cpu|inst89|altsyncram_component|auto_generated|q_a[15]~clkctrl\, cpu|inst89|altsyncram_component|auto_generated|q_a[15]~clkctrl, fpga, 1
instance = comp, \H0[0]~output\, H0[0]~output, fpga, 1
instance = comp, \H0[1]~output\, H0[1]~output, fpga, 1
instance = comp, \H0[2]~output\, H0[2]~output, fpga, 1
instance = comp, \H0[3]~output\, H0[3]~output, fpga, 1
instance = comp, \H0[4]~output\, H0[4]~output, fpga, 1
instance = comp, \H0[5]~output\, H0[5]~output, fpga, 1
instance = comp, \H0[6]~output\, H0[6]~output, fpga, 1
instance = comp, \H1[0]~output\, H1[0]~output, fpga, 1
instance = comp, \H1[1]~output\, H1[1]~output, fpga, 1
instance = comp, \H1[2]~output\, H1[2]~output, fpga, 1
instance = comp, \H1[3]~output\, H1[3]~output, fpga, 1
instance = comp, \H1[4]~output\, H1[4]~output, fpga, 1
instance = comp, \H1[5]~output\, H1[5]~output, fpga, 1
instance = comp, \H1[6]~output\, H1[6]~output, fpga, 1
instance = comp, \H2[0]~output\, H2[0]~output, fpga, 1
instance = comp, \H2[1]~output\, H2[1]~output, fpga, 1
instance = comp, \H2[2]~output\, H2[2]~output, fpga, 1
instance = comp, \H2[3]~output\, H2[3]~output, fpga, 1
instance = comp, \H2[4]~output\, H2[4]~output, fpga, 1
instance = comp, \H2[5]~output\, H2[5]~output, fpga, 1
instance = comp, \H2[6]~output\, H2[6]~output, fpga, 1
instance = comp, \H3[0]~output\, H3[0]~output, fpga, 1
instance = comp, \H3[1]~output\, H3[1]~output, fpga, 1
instance = comp, \H3[2]~output\, H3[2]~output, fpga, 1
instance = comp, \H3[3]~output\, H3[3]~output, fpga, 1
instance = comp, \H3[4]~output\, H3[4]~output, fpga, 1
instance = comp, \H3[5]~output\, H3[5]~output, fpga, 1
instance = comp, \H3[6]~output\, H3[6]~output, fpga, 1
instance = comp, \H4[0]~output\, H4[0]~output, fpga, 1
instance = comp, \H4[1]~output\, H4[1]~output, fpga, 1
instance = comp, \H4[2]~output\, H4[2]~output, fpga, 1
instance = comp, \H4[3]~output\, H4[3]~output, fpga, 1
instance = comp, \H4[4]~output\, H4[4]~output, fpga, 1
instance = comp, \H4[5]~output\, H4[5]~output, fpga, 1
instance = comp, \H4[6]~output\, H4[6]~output, fpga, 1
instance = comp, \H6[0]~output\, H6[0]~output, fpga, 1
instance = comp, \H6[1]~output\, H6[1]~output, fpga, 1
instance = comp, \H6[2]~output\, H6[2]~output, fpga, 1
instance = comp, \H6[3]~output\, H6[3]~output, fpga, 1
instance = comp, \H6[4]~output\, H6[4]~output, fpga, 1
instance = comp, \H6[5]~output\, H6[5]~output, fpga, 1
instance = comp, \H6[6]~output\, H6[6]~output, fpga, 1
instance = comp, \led[0]~output\, led[0]~output, fpga, 1
instance = comp, \led[1]~output\, led[1]~output, fpga, 1
instance = comp, \led[2]~output\, led[2]~output, fpga, 1
instance = comp, \led[3]~output\, led[3]~output, fpga, 1
instance = comp, \led[4]~output\, led[4]~output, fpga, 1
instance = comp, \led[5]~output\, led[5]~output, fpga, 1
instance = comp, \led[6]~output\, led[6]~output, fpga, 1
instance = comp, \led[7]~output\, led[7]~output, fpga, 1
instance = comp, \cpu|inst1|counter[0]~16\, cpu|inst1|counter[0]~16, fpga, 1
instance = comp, \clk~input\, clk~input, fpga, 1
instance = comp, \cpu|inst1|intermediate~feeder\, cpu|inst1|intermediate~feeder, fpga, 1
instance = comp, \cpu|inst1|intermediate\, cpu|inst1|intermediate, fpga, 1
instance = comp, \cpu|inst1|always0~0\, cpu|inst1|always0~0, fpga, 1
instance = comp, \cpu|inst1|counter[0]\, cpu|inst1|counter[0], fpga, 1
instance = comp, \cpu|inst1|counter[1]~18\, cpu|inst1|counter[1]~18, fpga, 1
instance = comp, \cpu|inst1|counter[1]\, cpu|inst1|counter[1], fpga, 1
instance = comp, \cpu|inst1|counter[2]~20\, cpu|inst1|counter[2]~20, fpga, 1
instance = comp, \cpu|inst1|counter[2]\, cpu|inst1|counter[2], fpga, 1
instance = comp, \cpu|inst1|counter[3]~22\, cpu|inst1|counter[3]~22, fpga, 1
instance = comp, \cpu|inst1|counter[4]~24\, cpu|inst1|counter[4]~24, fpga, 1
instance = comp, \cpu|inst1|counter[4]\, cpu|inst1|counter[4], fpga, 1
instance = comp, \cpu|inst1|counter[5]~26\, cpu|inst1|counter[5]~26, fpga, 1
instance = comp, \cpu|inst1|counter[6]~28\, cpu|inst1|counter[6]~28, fpga, 1
instance = comp, \cpu|inst1|counter[7]~30\, cpu|inst1|counter[7]~30, fpga, 1
instance = comp, \cpu|inst1|counter[7]\, cpu|inst1|counter[7], fpga, 1
instance = comp, \cpu|inst1|counter[8]~32\, cpu|inst1|counter[8]~32, fpga, 1
instance = comp, \cpu|inst1|counter[8]\, cpu|inst1|counter[8], fpga, 1
instance = comp, \cpu|inst1|counter[9]~34\, cpu|inst1|counter[9]~34, fpga, 1
instance = comp, \cpu|inst1|counter[9]\, cpu|inst1|counter[9], fpga, 1
instance = comp, \cpu|inst1|counter[10]~36\, cpu|inst1|counter[10]~36, fpga, 1
instance = comp, \cpu|inst1|counter[10]\, cpu|inst1|counter[10], fpga, 1
instance = comp, \cpu|inst1|counter[11]~38\, cpu|inst1|counter[11]~38, fpga, 1
instance = comp, \cpu|inst1|counter[11]\, cpu|inst1|counter[11], fpga, 1
instance = comp, \cpu|inst1|counter[12]\, cpu|inst1|counter[12], fpga, 1
instance = comp, \cpu|inst1|out_key~4\, cpu|inst1|out_key~4, fpga, 1
instance = comp, \cpu|inst1|counter[6]\, cpu|inst1|counter[6], fpga, 1
instance = comp, \cpu|inst1|out_key~3\, cpu|inst1|out_key~3, fpga, 1
instance = comp, \cpu|inst1|counter[3]\, cpu|inst1|counter[3], fpga, 1
instance = comp, \cpu|inst1|counter[5]\, cpu|inst1|counter[5], fpga, 1
instance = comp, \cpu|inst1|out_key~1\, cpu|inst1|out_key~1, fpga, 1
instance = comp, \cpu|inst1|out_key~2\, cpu|inst1|out_key~2, fpga, 1
instance = comp, \cpu|inst1|out_key~5\, cpu|inst1|out_key~5, fpga, 1
instance = comp, \cpu|inst1|out_key~6\, cpu|inst1|out_key~6, fpga, 1
instance = comp, \cpu|inst1|out_key\, cpu|inst1|out_key, fpga, 1
instance = comp, \cpu|inst1|out_key~clkctrl\, cpu|inst1|out_key~clkctrl, fpga, 1
instance = comp, \reset~input\, reset~input, fpga, 1
instance = comp, \cpu|inst2|inst19\, cpu|inst2|inst19, fpga, 1
instance = comp, \cpu|inst2|inst5~0\, cpu|inst2|inst5~0, fpga, 1
instance = comp, \cpu|inst2|inst14~0\, cpu|inst2|inst14~0, fpga, 1
instance = comp, \cpu|inst2|inst5\, cpu|inst2|inst5, fpga, 1
instance = comp, \cpu|inst2|inst22~0\, cpu|inst2|inst22~0, fpga, 1
instance = comp, \cpu|inst2|inst22\, cpu|inst2|inst22, fpga, 1
instance = comp, \cpu|inst2|inst6~0\, cpu|inst2|inst6~0, fpga, 1
instance = comp, \cpu|inst2|inst6\, cpu|inst2|inst6, fpga, 1
instance = comp, \cpu|inst2|inst7~0\, cpu|inst2|inst7~0, fpga, 1
instance = comp, \cpu|inst2|inst7\, cpu|inst2|inst7, fpga, 1
instance = comp, \cpu|inst2|inst8~0\, cpu|inst2|inst8~0, fpga, 1
instance = comp, \cpu|inst2|inst8\, cpu|inst2|inst8, fpga, 1
instance = comp, \cpu|inst89|altsyncram_component|auto_generated|ram_block1a0\, cpu|inst89|altsyncram_component|auto_generated|ram_block1a0, fpga, 1
instance = comp, \cpu|control_unit|inst15\, cpu|control_unit|inst15, fpga, 1
instance = comp, \cpu|inst2|inst4~1\, cpu|inst2|inst4~1, fpga, 1
instance = comp, \cpu|inst2|inst13\, cpu|inst2|inst13, fpga, 1
instance = comp, \cpu|inst2|inst4~3\, cpu|inst2|inst4~3, fpga, 1
instance = comp, \cpu|inst2|inst4~0\, cpu|inst2|inst4~0, fpga, 1
instance = comp, \cpu|inst2|inst4~_emulated\, cpu|inst2|inst4~_emulated, fpga, 1
instance = comp, \cpu|inst2|inst4~2\, cpu|inst2|inst4~2, fpga, 1
instance = comp, \cpu|inst89|altsyncram_component|auto_generated|ram_block1a10\, cpu|inst89|altsyncram_component|auto_generated|ram_block1a10, fpga, 1
instance = comp, \cpu|inst2|inst12\, cpu|inst2|inst12, fpga, 1
instance = comp, \cpu|control_unit|inst14\, cpu|control_unit|inst14, fpga, 1
instance = comp, \cpu|inst2|inst3~1\, cpu|inst2|inst3~1, fpga, 1
instance = comp, \cpu|inst2|inst3~3\, cpu|inst2|inst3~3, fpga, 1
instance = comp, \cpu|inst2|inst3~0\, cpu|inst2|inst3~0, fpga, 1
instance = comp, \cpu|inst2|inst3~_emulated\, cpu|inst2|inst3~_emulated, fpga, 1
instance = comp, \cpu|inst2|inst3~2\, cpu|inst2|inst3~2, fpga, 1
instance = comp, \cpu|inst2|inst11\, cpu|inst2|inst11, fpga, 1
instance = comp, \cpu|control_unit|inst13\, cpu|control_unit|inst13, fpga, 1
instance = comp, \cpu|inst2|inst1~1\, cpu|inst2|inst1~1, fpga, 1
instance = comp, \cpu|inst2|inst1~3\, cpu|inst2|inst1~3, fpga, 1
instance = comp, \cpu|inst2|inst1~0\, cpu|inst2|inst1~0, fpga, 1
instance = comp, \cpu|inst2|inst1~_emulated\, cpu|inst2|inst1~_emulated, fpga, 1
instance = comp, \cpu|inst2|inst1~2\, cpu|inst2|inst1~2, fpga, 1
instance = comp, \cpu|control_unit|inst12\, cpu|control_unit|inst12, fpga, 1
instance = comp, \cpu|inst2|inst10\, cpu|inst2|inst10, fpga, 1
instance = comp, \cpu|inst2|inst~1\, cpu|inst2|inst~1, fpga, 1
instance = comp, \cpu|inst2|inst~3\, cpu|inst2|inst~3, fpga, 1
instance = comp, \cpu|inst2|inst~0\, cpu|inst2|inst~0, fpga, 1
instance = comp, \cpu|inst2|inst~_emulated\, cpu|inst2|inst~_emulated, fpga, 1
instance = comp, \cpu|inst2|inst~2\, cpu|inst2|inst~2, fpga, 1
instance = comp, \HEX0|inst56~0\, HEX0|inst56~0, fpga, 1
instance = comp, \HEX0|inst41~0\, HEX0|inst41~0, fpga, 1
instance = comp, \HEX0|inst42~0\, HEX0|inst42~0, fpga, 1
instance = comp, \HEX0|inst43~0\, HEX0|inst43~0, fpga, 1
instance = comp, \HEX0|inst44~0\, HEX0|inst44~0, fpga, 1
instance = comp, \HEX0|inst45~0\, HEX0|inst45~0, fpga, 1
instance = comp, \HEX0|inst55~0\, HEX0|inst55~0, fpga, 1
instance = comp, \HEX1|inst56~0\, HEX1|inst56~0, fpga, 1
instance = comp, \HEX1|inst41~0\, HEX1|inst41~0, fpga, 1
instance = comp, \HEX1|inst42~0\, HEX1|inst42~0, fpga, 1
instance = comp, \HEX1|inst43~0\, HEX1|inst43~0, fpga, 1
instance = comp, \HEX1|inst44~0\, HEX1|inst44~0, fpga, 1
instance = comp, \HEX1|inst45~0\, HEX1|inst45~0, fpga, 1
instance = comp, \HEX1|inst55~0\, HEX1|inst55~0, fpga, 1
instance = comp, \HEX2|inst56~0\, HEX2|inst56~0, fpga, 1
instance = comp, \HEX2|inst41~0\, HEX2|inst41~0, fpga, 1
instance = comp, \HEX2|inst42~0\, HEX2|inst42~0, fpga, 1
instance = comp, \HEX2|inst43~0\, HEX2|inst43~0, fpga, 1
instance = comp, \HEX2|inst44~0\, HEX2|inst44~0, fpga, 1
instance = comp, \HEX2|inst45~0\, HEX2|inst45~0, fpga, 1
instance = comp, \HEX2|inst55~0\, HEX2|inst55~0, fpga, 1
instance = comp, \HEX3|inst56~0\, HEX3|inst56~0, fpga, 1
instance = comp, \HEX3|inst41~0\, HEX3|inst41~0, fpga, 1
instance = comp, \HEX3|inst42~0\, HEX3|inst42~0, fpga, 1
instance = comp, \HEX3|inst43~0\, HEX3|inst43~0, fpga, 1
instance = comp, \HEX3|inst44~0\, HEX3|inst44~0, fpga, 1
instance = comp, \HEX3|inst45~0\, HEX3|inst45~0, fpga, 1
instance = comp, \HEX3|inst55~0\, HEX3|inst55~0, fpga, 1
instance = comp, \cpu|inst5|inst2|inst14~8\, cpu|inst5|inst2|inst14~8, fpga, 1
instance = comp, \cpu|control_unit|inst21111\, cpu|control_unit|inst21111, fpga, 1
instance = comp, \cpu|Rg1|inst1\, cpu|Rg1|inst1, fpga, 1
instance = comp, \cpu|inst5|inst2|inst14~11\, cpu|inst5|inst2|inst14~11, fpga, 1
instance = comp, \cpu|Rg1|inst3\, cpu|Rg1|inst3, fpga, 1
instance = comp, \cpu|inst5|inst4|inst14~0\, cpu|inst5|inst4|inst14~0, fpga, 1
instance = comp, \cpu|inst5|inst4|inst14~1\, cpu|inst5|inst4|inst14~1, fpga, 1
instance = comp, \cpu|Rg1|inst\, cpu|Rg1|inst, fpga, 1
instance = comp, \cpu|Rg2|inst\, cpu|Rg2|inst, fpga, 1
instance = comp, \cpu|inst5|inst7|inst4|inst3~0\, cpu|inst5|inst7|inst4|inst3~0, fpga, 1
instance = comp, \cpu|inst5|inst6|inst3|inst5~0\, cpu|inst5|inst6|inst3|inst5~0, fpga, 1
instance = comp, \cpu|inst5|inst6|inst3|inst5~1\, cpu|inst5|inst6|inst3|inst5~1, fpga, 1
instance = comp, \cpu|inst6|LPM_MUX_component|auto_generated|result_node[1]~2\, cpu|inst6|LPM_MUX_component|auto_generated|result_node[1]~2, fpga, 1
instance = comp, \cpu|inst5|inst444|inst14~0\, cpu|inst5|inst444|inst14~0, fpga, 1
instance = comp, \cpu|inst5|inst444|inst14~1\, cpu|inst5|inst444|inst14~1, fpga, 1
instance = comp, \cpu|inst5|inst444|inst14~2\, cpu|inst5|inst444|inst14~2, fpga, 1
instance = comp, \cpu|Rg2|inst3\, cpu|Rg2|inst3, fpga, 1
instance = comp, \cpu|inst5|inst7|inst|inst\, cpu|inst5|inst7|inst|inst, fpga, 1
instance = comp, \cpu|inst5|inst7|inst1|inst6\, cpu|inst5|inst7|inst1|inst6, fpga, 1
instance = comp, \cpu|inst5|inst2|inst14~9\, cpu|inst5|inst2|inst14~9, fpga, 1
instance = comp, \cpu|inst5|inst2|inst14~10\, cpu|inst5|inst2|inst14~10, fpga, 1
instance = comp, \cpu|Rg1|inst2\, cpu|Rg1|inst2, fpga, 1
instance = comp, \cpu|inst6|LPM_MUX_component|auto_generated|result_node[2]~0\, cpu|inst6|LPM_MUX_component|auto_generated|result_node[2]~0, fpga, 1
instance = comp, \cpu|inst5|inst6|inst|inst3\, cpu|inst5|inst6|inst|inst3, fpga, 1
instance = comp, \cpu|inst5|inst6|inst1|inst2\, cpu|inst5|inst6|inst1|inst2, fpga, 1
instance = comp, \cpu|inst5|inst3|inst14~0\, cpu|inst5|inst3|inst14~0, fpga, 1
instance = comp, \cpu|inst5|inst7|inst1|inst3\, cpu|inst5|inst7|inst1|inst3, fpga, 1
instance = comp, \cpu|inst5|inst3|inst14~1\, cpu|inst5|inst3|inst14~1, fpga, 1
instance = comp, \cpu|Rg2|inst1\, cpu|Rg2|inst1, fpga, 1
instance = comp, \cpu|Rg2|inst2\, cpu|Rg2|inst2, fpga, 1
instance = comp, \HEX4|inst56~0\, HEX4|inst56~0, fpga, 1
instance = comp, \HEX4|inst41~0\, HEX4|inst41~0, fpga, 1
instance = comp, \HEX4|inst42~0\, HEX4|inst42~0, fpga, 1
instance = comp, \HEX4|inst43~0\, HEX4|inst43~0, fpga, 1
instance = comp, \HEX4|inst44~0\, HEX4|inst44~0, fpga, 1
instance = comp, \HEX4|inst45~0\, HEX4|inst45~0, fpga, 1
instance = comp, \HEX4|inst55~0\, HEX4|inst55~0, fpga, 1
instance = comp, \HEX6|inst56~0\, HEX6|inst56~0, fpga, 1
instance = comp, \HEX6|inst41~0\, HEX6|inst41~0, fpga, 1
instance = comp, \HEX6|inst42~0\, HEX6|inst42~0, fpga, 1
instance = comp, \HEX6|inst43~0\, HEX6|inst43~0, fpga, 1
instance = comp, \HEX6|inst44~0\, HEX6|inst44~0, fpga, 1
instance = comp, \HEX6|inst45~0\, HEX6|inst45~0, fpga, 1
instance = comp, \HEX6|inst55~0\, HEX6|inst55~0, fpga, 1
