0.7
2020.2
May 22 2025
00:13:55
C:/work/github/FPGA_study/traffic_light/traffic_light.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/work/github/FPGA_study/traffic_light/traffic_light.srcs/sources_1/new/traffic_light_fsm.v,1761624795,verilog,,,,traffic_light_fsm,,,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
