<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/LiveRegMatrix.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">LiveRegMatrix.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="LiveRegMatrix_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- LiveRegMatrix.h - Track register interference ----------*- C++ -*---===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// The LiveRegMatrix analysis pass keeps track of virtual register interference</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// along two dimensions: Slot indexes and register units. The matrix is used by</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// register allocators to ensure that no interfering virtual registers get</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// assigned to overlapping physical registers.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// Register units are defined in MCRegisterInfo.h, they represent the smallest</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// unit of interference when dealing with overlapping physical registers. The</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// LiveRegMatrix is represented as a LiveIntervalUnion per register unit. When</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// a virtual register is assigned to a physical register, the live range for</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// the virtual register is inserted into the LiveIntervalUnion for each regunit</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// in the physreg.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_LIVEREGMATRIX_H</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_LIVEREGMATRIX_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervalUnion_8h.html">llvm/CodeGen/LiveIntervalUnion.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>AnalysisUsage;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>LiveInterval;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>LiveIntervals;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>VirtRegMap;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html">   40</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="comment">// UserTag changes whenever virtual registers have been modified.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordtype">unsigned</span> UserTag = 0;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">// The matrix is represented as a LiveIntervalUnion per register unit.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classllvm_1_1LiveIntervalUnion.html#aec9428cfe59ce0851615cef7e5527a01">LiveIntervalUnion::Allocator</a> LIUAlloc;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Array.html">LiveIntervalUnion::Array</a> Matrix;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// Cached queries per register unit.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  std::unique_ptr&lt;LiveIntervalUnion::Query[]&gt; Queries;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// Cached register mask interference info.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">unsigned</span> RegMaskTag = 0;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">unsigned</span> RegMaskVirtReg = 0;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> RegMaskUsable;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// MachineFunctionPass boilerplate.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;) <span class="keyword">const override</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;) <span class="keyword">override</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">void</span> releaseMemory() <span class="keyword">override</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a4faba75101ec4a9db76a6c367bf4d785">   66</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a4faba75101ec4a9db76a6c367bf4d785">ID</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="classllvm_1_1LiveRegMatrix.html#a6e6614275220982769298d97ad57c581">LiveRegMatrix</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// High-level interface.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// Check for interference before assigning virtual registers to physical</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// registers.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// Invalidate cached interference queries after modifying virtual register</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// live ranges. Interference checks may return stale information unless</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// caches are invalidated.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">   81</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">invalidateVirtRegs</a>() { ++UserTag; }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635a">   83</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635a">InterferenceKind</a> {<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">    /// No interference, go ahead and assign.</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413">   85</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413">IK_Free</a> = 0,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    /// Virtual register interference. There are interfering virtual registers</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    /// assigned to PhysReg or its aliases. This interference could be resolved</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    /// by unassigning those other virtual registers.</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">   90</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">IK_VirtReg</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    /// Register unit interference. A fixed live range is in the way, typically</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    /// argument registers for a call. This can&#39;t be resolved by unassigning</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    /// other virtual registers.</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa471b00a6595e7f400ef576512ccbcc31">   95</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa471b00a6595e7f400ef576512ccbcc31">IK_RegUnit</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    /// RegMask interference. The live range is crossing an instruction with a</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    /// regmask operand that doesn&#39;t preserve PhysReg. This typically means</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    /// VirtReg is live across a call, and PhysReg isn&#39;t call-preserved.</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aaa3c968c8898b0110e68e4933485c9042">  100</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aaa3c968c8898b0110e68e4933485c9042">IK_RegMask</a></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  };</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// Check for interference before assigning VirtReg to PhysReg.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// If this function returns IK_Free, it is legal to assign(VirtReg, PhysReg).</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// When there is more than one kind of interference, the InterferenceKind</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// with the highest enum value is returned.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635a">InterferenceKind</a> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a06ab50ff49415848ac27394c5062b94f">checkInterference</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// Check for interference in the segment [Start, End) that may prevent</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// assignment to PhysReg. If this function returns true, there is</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// interference in the segment [Start, End) of some other interval already</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// assigned to PhysReg. If this function returns false, PhysReg is free at</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// the segment [Start, End).</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a06ab50ff49415848ac27394c5062b94f">checkInterference</a>(<a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Start, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> End, <span class="keywordtype">unsigned</span> PhysReg);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// Assign VirtReg to PhysReg.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// This will mark VirtReg&#39;s live range as occupied in the LiveRegMatrix and</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  /// update VirtRegMap. The live range is expected to be available in PhysReg.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">assign</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// Unassign VirtReg from its PhysReg.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// Assuming that VirtReg was previously assigned to a PhysReg, this undoes</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// the assignment and updates VirtRegMap accordingly.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#ae5af6a82c1bd6d32cf764a2687b481a8">unassign</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// Returns true if the given \p PhysReg has any live intervals assigned.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a306d006db6282888f0819dcd5a7ee835">isPhysRegUsed</a>(<span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// Low-level interface.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// Provide access to the underlying LiveIntervalUnions.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// Check for regmask interference only.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// Return true if VirtReg crosses a regmask operand that clobbers PhysReg.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// If PhysReg is null, check if VirtReg crosses any regmask operands.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a3316f6636caf288ca84905d77afa4ab1">checkRegMaskInterference</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg = 0);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// Check for regunit interference only.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// Return true if VirtReg overlaps a fixed assignment of one of PhysRegs&#39;s</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// register units.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html#a9a5299d65d44a594d5dc2676785ebb83">checkRegUnitInterference</a>(<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <span class="keywordtype">unsigned</span> PhysReg);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// Query a line of the assigned virtual register matrix directly.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// Use MCRegUnitIterator to enumerate all regunits in the desired PhysReg.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// This returns a reference to an internal Query data structure that is only</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// valid until the next query() call.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1LiveIntervalUnion_1_1Query.html">LiveIntervalUnion::Query</a> &amp;<a class="code" href="classllvm_1_1LiveRegMatrix.html#a5e043d84850e2b2055a6de9c755801d5">query</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> RegUnit);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// Directly access the live interval unions per regunit.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// This returns an array indexed by the regunit number.</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegMatrix.html#a28ba3af1566bc6f8409a4be1ea30e08d">  154</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1LiveIntervalUnion.html">LiveIntervalUnion</a> *<a class="code" href="classllvm_1_1LiveRegMatrix.html#a28ba3af1566bc6f8409a4be1ea30e08d">getLiveUnions</a>() { <span class="keywordflow">return</span> &amp;Matrix[0]; }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;};</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_LIVEREGMATRIX_H</span></div><div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa58056f4f8345af4ca8bd6e27f0ff8413">llvm::LiveRegMatrix::IK_Free</a></div><div class="ttdoc">No interference, go ahead and assign. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00085">LiveRegMatrix.h:85</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a4faba75101ec4a9db76a6c367bf4d785"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a4faba75101ec4a9db76a6c367bf4d785">llvm::LiveRegMatrix::ID</a></div><div class="ttdeci">static char ID</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00066">LiveRegMatrix.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a06ab50ff49415848ac27394c5062b94f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a06ab50ff49415848ac27394c5062b94f">llvm::LiveRegMatrix::checkInterference</a></div><div class="ttdeci">InterferenceKind checkInterference(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdoc">Check for interference before assigning VirtReg to PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00186">LiveRegMatrix.cpp:186</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a28ba3af1566bc6f8409a4be1ea30e08d"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a28ba3af1566bc6f8409a4be1ea30e08d">llvm::LiveRegMatrix::getLiveUnions</a></div><div class="ttdeci">LiveIntervalUnion * getLiveUnions()</div><div class="ttdoc">Directly access the live interval unions per regunit. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00154">LiveRegMatrix.h:154</a></div></div>
<div class="ttc" id="LiveIntervalUnion_8h_html"><div class="ttname"><a href="LiveIntervalUnion_8h.html">LiveIntervalUnion.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Query_html"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Query.html">llvm::LiveIntervalUnion::Query</a></div><div class="ttdoc">Query interferences between a single live virtual register and a live interval union. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00109">LiveIntervalUnion.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a5e043d84850e2b2055a6de9c755801d5"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a5e043d84850e2b2055a6de9c755801d5">llvm::LiveRegMatrix::query</a></div><div class="ttdeci">LiveIntervalUnion::Query &amp; query(const LiveRange &amp;LR, unsigned RegUnit)</div><div class="ttdoc">Query a line of the assigned virtual register matrix directly. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00178">LiveRegMatrix.cpp:178</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aa471b00a6595e7f400ef576512ccbcc31"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa471b00a6595e7f400ef576512ccbcc31">llvm::LiveRegMatrix::IK_RegUnit</a></div><div class="ttdoc">Register unit interference. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00095">LiveRegMatrix.h:95</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a306d006db6282888f0819dcd5a7ee835"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a306d006db6282888f0819dcd5a7ee835">llvm::LiveRegMatrix::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Returns true if the given PhysReg has any live intervals assigned. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00138">LiveRegMatrix.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_aec0ad3166f3e212b6712183709410d42"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">llvm::LiveRegMatrix::assign</a></div><div class="ttdeci">void assign(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdoc">Assign VirtReg to PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00104">LiveRegMatrix.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aaa3c968c8898b0110e68e4933485c9042"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aaa3c968c8898b0110e68e4933485c9042">llvm::LiveRegMatrix::IK_RegMask</a></div><div class="ttdoc">RegMask interference. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00100">LiveRegMatrix.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a448841a51094959c1ca24de1ae55435f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">llvm::LiveRegMatrix::invalidateVirtRegs</a></div><div class="ttdeci">void invalidateVirtRegs()</div><div class="ttdoc">Invalidate cached interference queries after modifying virtual register live ranges. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00081">LiveRegMatrix.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_html"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion.html">llvm::LiveIntervalUnion</a></div><div class="ttdoc">Union of live intervals that are strong candidates for coalescing into a single register (either phys...</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00042">LiveIntervalUnion.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a6e6614275220982769298d97ad57c581"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a6e6614275220982769298d97ad57c581">llvm::LiveRegMatrix::LiveRegMatrix</a></div><div class="ttdeci">LiveRegMatrix()</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00046">LiveRegMatrix.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_html_aec9428cfe59ce0851615cef7e5527a01"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion.html#aec9428cfe59ce0851615cef7e5527a01">llvm::LiveIntervalUnion::Allocator</a></div><div class="ttdeci">LiveSegments::Allocator Allocator</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00058">LiveIntervalUnion.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ae5af6a82c1bd6d32cf764a2687b481a8"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ae5af6a82c1bd6d32cf764a2687b481a8">llvm::LiveRegMatrix::unassign</a></div><div class="ttdeci">void unassign(LiveInterval &amp;VirtReg)</div><div class="ttdoc">Unassign VirtReg from its PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00121">LiveRegMatrix.cpp:121</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a9a5299d65d44a594d5dc2676785ebb83"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a9a5299d65d44a594d5dc2676785ebb83">llvm::LiveRegMatrix::checkRegUnitInterference</a></div><div class="ttdeci">bool checkRegUnitInterference(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdoc">Check for regunit interference only. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00164">LiveRegMatrix.cpp:164</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervalUnion_1_1Array_html"><div class="ttname"><a href="classllvm_1_1LiveIntervalUnion_1_1Array.html">llvm::LiveIntervalUnion::Array</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalUnion_8h_source.html#l00169">LiveIntervalUnion.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635a"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635a">llvm::LiveRegMatrix::InterferenceKind</a></div><div class="ttdeci">InterferenceKind</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00083">LiveRegMatrix.h:83</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a3316f6636caf288ca84905d77afa4ab1"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a3316f6636caf288ca84905d77afa4ab1">llvm::LiveRegMatrix::checkRegMaskInterference</a></div><div class="ttdeci">bool checkRegMaskInterference(LiveInterval &amp;VirtReg, unsigned PhysReg=0)</div><div class="ttdoc">Check for regmask interference only. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00146">LiveRegMatrix.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#ab317b81a1c575049207d5d9348d8635aa30186d61b40f517e8dc5d9e85076a91f">llvm::LiveRegMatrix::IK_VirtReg</a></div><div class="ttdoc">Virtual register interference. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00090">LiveRegMatrix.h:90</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
