###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sun Mar 12 01:57:54 2023
#  Design:            ExampleRocketSystem
#  Command:           checkDesign -powerGround -noHtml -outfile pg.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: ExampleRocketSystem  
    ------------------------------
    Cells used in the design
    ------------------------------
    DFFARX2_RVT  
    DFFSSRX1_RVT  
    DFFSSRX2_RVT  
    NOR4X1_RVT  
    OAI221X2_RVT  
    SDFFSSRX1_RVT  
    XNOR3X1_RVT  
    DFFX1_LVT  
    OAI221X1_LVT  
    INVX1_LVT  
    OA22X1_LVT  
    NAND2X0_RVT  
    AND3X1_LVT  
    AO221X1_LVT  
    OA21X1_LVT  
    NAND2X0_LVT  
    OR2X1_RVT  
    OA221X1_RVT  
    INVX1_RVT  
    AO21X1_RVT  
    AND2X1_RVT  
    OR2X1_LVT  
    OA222X1_RVT  
    AO221X1_RVT  
    AO22X1_RVT  
    OA21X1_RVT  
    AND3X1_RVT  
    AND2X2_LVT  
    OR2X2_LVT  
    INVX4_LVT  
    AO22X1_LVT  
    AND2X1_LVT  
    NBUFFX2_RVT  
    AO222X1_LVT  
    NOR2X0_LVT  
    NAND2X2_RVT  
    NAND3X2_RVT  
    NAND3X0_LVT  
    AND3X2_RVT  
    INVX2_RVT  
    OR4X4_RVT  
    OR4X2_RVT  
    OR4X1_RVT  
    INVX4_RVT  
    INVX2_LVT  
    NBUFFX8_LVT  
    NBUFFX8_RVT  
    NBUFFX4_RVT  
    SDFFX1_RVT  
    SDFFX1_LVT  
    OR3X1_LVT  
    NAND3X0_RVT  
    NAND2X4_RVT  
    NAND2X2_LVT  
    MUX21X1_LVT  
    OR2X2_RVT  
    AO222X1_RVT  
    INVX8_RVT  
    AO22X2_RVT  
    OR2X4_RVT  
    NBUFFX32_RVT  
    AO21X2_RVT  
    OAI22X1_RVT  
    NOR3X0_RVT  
    NOR3X0_LVT  
    AOI22X2_RVT  
    AOI22X1_RVT  
    NBUFFX2_LVT  
    NBUFFX4_LVT  
    NAND2X4_LVT  
    INVX8_LVT  
    AND4X1_RVT  
    MUX41X1_LVT  
    AND2X4_RVT  
    SDFFX2_RVT  
    AND2X2_RVT  
    NAND4X0_LVT  
    XNOR2X1_RVT  
    HADDX1_RVT  
    OAI21X1_RVT  
    FADDX1_RVT  
    MUX21X2_RVT  
    DFFX1_RVT  
    DFFX2_RVT  
    OR4X1_LVT  
    OA21X2_RVT  
    AOI21X1_RVT  
    MUX21X1_RVT  
    NOR2X0_RVT  
    NAND4X0_RVT  
    OAI21X1_LVT  
    OA22X1_RVT  
    AOI221X1_RVT  
    OA22X2_RVT  
    INVX16_RVT  
    HADDX2_RVT  
    AO222X2_RVT  
    AND4X4_RVT  
    OR3X2_RVT  
    OR3X2_LVT  
    NOR2X2_RVT  
    OAI222X1_LVT  
    HADDX1_LVT  
    OAI21X2_RVT  
    FADDX1_LVT  
    XNOR2X2_RVT  
    XNOR2X1_LVT  
    DFFARX1_RVT  
    OAI221X1_RVT  
    NOR3X2_RVT  
    OA221X2_RVT  
    FADDX2_RVT  
    HADDX2_LVT  
    AOI222X1_RVT  
    OAI222X1_RVT  
    AO221X2_RVT  
    XNOR3X2_RVT  
    XOR3X1_RVT  
    MUX41X1_RVT  
    AND4X2_LVT  
    IBUFFX16_LVT  
    IBUFFX8_LVT  
    OR3X4_RVT  
    NOR2X4_RVT  
    NOR3X4_RVT  
    AND3X4_RVT  
    NAND3X4_RVT  
    INVX0_LVT  
    INVX0_RVT  
    NBUFFX16_RVT  
    XOR3X2_RVT  
    IBUFFX32_RVT  
    CGLPPRX2_LVT  
    IBUFFX16_RVT  
    Number of cells used in the design  134  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_0__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_1__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_2__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_3__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_4__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_5__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_6__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_7__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_8__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_9__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_10__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_11__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_12__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_13__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_14__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_15__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_16__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_17__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_18__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_19__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_20__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_21__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_22__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_23__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_24__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_25__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_26__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_27__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_28__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_29__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_30__SRAM512x8d_r0_instance  
    tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_31__SRAM512x8d_r0_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r0_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r1_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r0_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r1_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r0_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r1_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r0_instance  
    tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r1_instance  
    tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance  
    tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance  
    tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance  
    tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance  
    tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance  
    tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance  
    tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance  
    tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance  
    tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_r0_instance  
    tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rr0_instance  
    tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrr0_instance  
    tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrrr0_instance  
    Number of Non-uniquified instances in the design  52  

==============================
Power Ground Nets
==============================
VSS : Unrouted   
VDD : Unrouted   

==============================
Power/Ground Pin Connectivity
==============================
    Floating Power Ground terms  0  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=0.
