/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [18:0] _04_;
  wire [6:0] _05_;
  wire [2:0] _06_;
  wire [48:0] _07_;
  reg [7:0] _08_;
  wire [19:0] _09_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [23:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [18:0] _10_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 19'h00000;
    else _10_ <= { celloutsig_1_10z, celloutsig_1_7z[6:1], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, _08_, celloutsig_1_4z };
  assign { _09_[19], _03_, _09_[17:13], _09_[11:0] } = _10_;
  assign celloutsig_0_6z = !(celloutsig_0_5z ? in_data[85] : celloutsig_0_0z);
  assign celloutsig_1_19z = !(celloutsig_1_6z[16] ? celloutsig_1_15z : celloutsig_1_6z[22]);
  assign celloutsig_0_9z = !(in_data[37] ? celloutsig_0_0z : celloutsig_0_5z);
  assign celloutsig_0_37z = ~(_00_ | celloutsig_0_35z[1]);
  assign celloutsig_0_41z = ~(celloutsig_0_30z[3] | celloutsig_0_24z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[118]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_0_4z = ~((_01_ | in_data[39]) & celloutsig_0_2z);
  assign celloutsig_0_55z = ~((celloutsig_0_34z[8] | _02_) & celloutsig_0_18z[4]);
  assign celloutsig_1_18z = ~((celloutsig_1_8z | celloutsig_1_10z) & _03_);
  assign celloutsig_0_24z = ~((celloutsig_0_0z | celloutsig_0_4z) & celloutsig_0_21z);
  assign celloutsig_0_0z = ~((in_data[87] | in_data[37]) & (in_data[95] | in_data[24]));
  assign celloutsig_0_32z = ~((celloutsig_0_12z | celloutsig_0_23z) & (celloutsig_0_17z | celloutsig_0_18z[3]));
  assign celloutsig_0_31z = celloutsig_0_24z | ~(celloutsig_0_0z);
  assign celloutsig_1_8z = celloutsig_1_6z[0] | ~(celloutsig_1_0z);
  assign celloutsig_0_7z = celloutsig_0_3z[0] | ~(in_data[21]);
  assign celloutsig_0_46z = ~(celloutsig_0_32z ^ celloutsig_0_30z[5]);
  reg [5:0] _30_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _30_ <= 6'h00;
    else _30_ <= in_data[51:46];
  assign out_data[5:0] = _30_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 8'h00;
    else _08_ <= { celloutsig_1_5z[12:8], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  reg [6:0] _32_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _32_ <= 7'h00;
    else _32_ <= _04_[18:12];
  assign { _05_[6:2], _00_, _05_[0] } = _32_;
  reg [6:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _33_ <= 7'h00;
    else _33_ <= { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z[3:2], 1'h1, celloutsig_0_10z[0], celloutsig_0_12z };
  assign { _07_[21:18], _06_[2:1], _07_[15] } = _33_;
  reg [18:0] _34_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _34_ <= 19'h00000;
    else _34_ <= in_data[64:46];
  assign { _04_[18:10], _02_, _04_[8], _01_, _04_[6:0] } = _34_;
  assign celloutsig_0_3z = { _04_[5:4], celloutsig_0_0z } & { _04_[2:1], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[175:165], celloutsig_1_0z, celloutsig_1_4z } & { in_data[143:138], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[191:169] & { in_data[159:142], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_66z = { celloutsig_0_57z, celloutsig_0_31z, celloutsig_0_50z, celloutsig_0_2z } == { celloutsig_0_41z, celloutsig_0_2z, celloutsig_0_55z, celloutsig_0_55z };
  assign celloutsig_0_17z = { _04_[16:13], celloutsig_0_10z[3:2], 1'h1, celloutsig_0_10z[0], celloutsig_0_3z } <= { _04_[13:10], _02_, _04_[8], _01_, _04_[6:4], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_14z } < { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_35z = - celloutsig_0_18z[7:5];
  assign celloutsig_0_14z = in_data[27:10] !== { celloutsig_0_10z[3:2], 1'h1, celloutsig_0_10z[0], celloutsig_0_10z[3:2], 1'h1, celloutsig_0_10z[0], celloutsig_0_4z, celloutsig_0_4z, _07_[21:18], _06_[2:1], _07_[15], celloutsig_0_5z };
  assign celloutsig_0_15z = { in_data[90:85], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z[3:2], 1'h1, celloutsig_0_10z[0] } !== { in_data[88:76], celloutsig_0_12z };
  assign celloutsig_0_21z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z } !== { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_23z = in_data[29:25] !== { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_1_9z = | celloutsig_1_6z[19:9];
  assign celloutsig_0_2z = _04_[17] & _04_[13];
  assign celloutsig_0_50z = in_data[49] & celloutsig_0_37z;
  assign celloutsig_0_57z = celloutsig_0_46z & celloutsig_0_15z;
  assign celloutsig_0_5z = in_data[65] & celloutsig_0_3z[0];
  assign celloutsig_1_0z = in_data[101] & in_data[158];
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_6z[11] & celloutsig_1_4z;
  assign celloutsig_1_15z = celloutsig_1_2z & celloutsig_1_8z;
  assign celloutsig_0_12z = celloutsig_0_2z & in_data[63];
  assign celloutsig_0_28z = celloutsig_0_23z & celloutsig_0_25z[7];
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z } ^ { _04_[0], _05_[6:2], _00_, _05_[0] };
  assign celloutsig_0_25z = { celloutsig_0_3z[2:1], _04_[18:10], _02_, _04_[8], _01_, _04_[6:0], celloutsig_0_3z } ^ in_data[79:56];
  assign { celloutsig_0_10z[0], celloutsig_0_10z[3:2] } = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z } ~^ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z };
  assign { celloutsig_1_7z[1], celloutsig_1_7z[6:2] } = { celloutsig_1_4z, in_data[128:124] } ^ { celloutsig_1_3z, celloutsig_1_5z[5:3], celloutsig_1_1z, celloutsig_1_4z };
  assign { celloutsig_0_19z[0], celloutsig_0_19z[3:2], celloutsig_0_19z[6:4] } = { celloutsig_0_10z[0], celloutsig_0_10z[3:2], _07_[21:19] } & { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, _04_[3:1] };
  assign { celloutsig_0_20z[0], celloutsig_0_20z[3:2], celloutsig_0_20z[4], celloutsig_0_20z[6:5] } = ~ { celloutsig_0_10z[0], celloutsig_0_10z[3:2], celloutsig_0_14z, celloutsig_0_3z[1:0] };
  assign { celloutsig_0_30z[0], celloutsig_0_30z[3:2], celloutsig_0_30z[5], celloutsig_0_30z[1] } = { celloutsig_0_19z[0], celloutsig_0_19z[3:2], celloutsig_0_19z[5], celloutsig_0_2z } & { celloutsig_0_24z, celloutsig_0_20z[0], celloutsig_0_9z, celloutsig_0_20z[2], celloutsig_0_21z };
  assign { celloutsig_0_34z[1], celloutsig_0_34z[4:3], celloutsig_0_34z[7:5], celloutsig_0_34z[10:9], celloutsig_0_34z[0], celloutsig_0_34z[11], celloutsig_0_34z[8] } = { celloutsig_0_19z[0], celloutsig_0_19z[3:2], celloutsig_0_19z[6:4], celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_12z, _05_[4], celloutsig_0_2z } ^ { celloutsig_0_20z[0], celloutsig_0_20z[3:2], celloutsig_0_20z[6:4], celloutsig_0_18z[2:1], celloutsig_0_4z, celloutsig_0_18z[3], celloutsig_0_18z[0] };
  assign { _04_[9], _04_[7] } = { _02_, _01_ };
  assign _05_[1] = _00_;
  assign _06_[0] = celloutsig_0_23z;
  assign { _07_[44], _07_[37:36], _07_[25], _07_[23:22], _07_[17:16], _07_[14], _07_[1:0] } = { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_46z, _06_[2:1], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_50z };
  assign { _09_[18], _09_[12] } = { _03_, 1'h0 };
  assign celloutsig_0_10z[1] = 1'h1;
  assign celloutsig_0_19z[1] = celloutsig_0_2z;
  assign celloutsig_0_20z[1] = 1'h0;
  assign celloutsig_0_30z[4] = 1'h0;
  assign celloutsig_0_34z[2] = celloutsig_0_2z;
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z };
endmodule
