#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun  2 13:10:19 2019
# Process ID: 7960
# Current directory: C:/Users/xenia/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12528 C:\Users\xenia\ALU\ALU.xpr
# Log file: C:/Users/xenia/ALU/vivado.log
# Journal file: C:/Users/xenia/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xenia/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 731.926 ; gain = 161.727
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 817.402 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D8E7A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.773 ; gain = 933.371
set_property PROGRAM.FILE {C:/Users/xenia/ALU/ALU.runs/impl_1/ALU_4bit.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xenia/ALU/ALU.runs/impl_1/ALU_4bit.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project FP_Decoder C:/Users/xenia/Desktop/FP_Decoder -part xc7a35ticpg236-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1819.793 ; gain = 7.430
add_files -fileset constrs_1 -norecurse C:/Users/xenia/ALU/Basys3_Master.xdc
file mkdir C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new
close [ open C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new/FPU_decoder.vhd w ]
add_files C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new/FPU_decoder.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/xenia/ALU/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/xenia/ALU/Basys3_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/xenia/Desktop/FP_Decoder/Basys3_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FPU_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FPU_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new/FPU_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPU_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5cbb04dfdc0b4f0fb30a32bff827d3a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPU_decoder_behav xil_defaultlib.FPU_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new/FPU_decoder.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fpu_decoder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.941 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
[Sun Jun  2 13:43:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jun  2 13:46:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 13:47:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Jun  2 13:51:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jun  2 13:53:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 13:54:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 13:57:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Jun  2 13:59:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jun  2 14:02:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 14:05:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FPU_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FPU_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new/FPU_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPU_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5cbb04dfdc0b4f0fb30a32bff827d3a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPU_decoder_behav xil_defaultlib.FPU_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.fpu_decoder
Built simulation snapshot FPU_decoder_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim/xsim.dir/FPU_decoder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim/xsim.dir/FPU_decoder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun  2 14:07:49 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 14:07:49 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2586.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FPU_decoder_behav -key {Behavioral:sim_1:Functional:FPU_decoder} -tclbatch {FPU_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FPU_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FPU_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2586.027 ; gain = 0.000
add_bp {C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new/FPU_decoder.vhd} 23
remove_bps -file {C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.srcs/sources_1/new/FPU_decoder.vhd} -line 23
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 14:10:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1/runme.log
[Sun Jun  2 14:10:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D8E7A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/FPU_decoder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 14:17:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Jun  2 14:17:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jun  2 14:19:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 14:21:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/FPU_decoder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Jun  2 14:27:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jun  2 14:28:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 14:30:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/FPU_decoder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Jun  2 14:33:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jun  2 14:35:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 14:36:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.runs/impl_1/FPU_decoder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4D8E7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D8E7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2586.027 ; gain = 0.000
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/xenia/Desktop/FP_Decoder/FP_Decoder.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Jun  2 16:22:47 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 16:22:47 2019...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2586.027 ; gain = 0.000
create_project FP_Encoder C:/Users/xenia/Desktop/FP_Encoder -part xc7a35ticpg236-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2586.027 ; gain = 0.000
add_files -fileset constrs_1 -norecurse C:/Users/xenia/Desktop/FP_Encoder/Basys3_Master.xdc
file mkdir C:/Users/xenia/Desktop/FP_Encoder/FP_Encoder.srcs/sources_1/new
close [ open C:/Users/xenia/Desktop/FP_Encoder/FP_Encoder.srcs/sources_1/new/FPU_Encoder.vhd w ]
add_files C:/Users/xenia/Desktop/FP_Encoder/FP_Encoder.srcs/sources_1/new/FPU_Encoder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Sun Jun  2 16:36:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Encoder/FP_Encoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jun  2 16:38:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Encoder/FP_Encoder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  2 16:40:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/xenia/Desktop/FP_Encoder/FP_Encoder.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D8E7A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xenia/Desktop/FP_Encoder/FP_Encoder.runs/impl_1/FPU_Encoder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 16:49:45 2019...
