PROJVAR = {
    'NVDLA_FEATURE_DATA_TYPE_INT8':True,
    'NVDLA_BPE':8,
    'NVDLA_WEIGHT_DATA_TYPE_INT8':True,
    'NVDLA_SECONDARY_MEMIF_ENABLE':True,
    'NVDLA_SDP_LUT_ENABLE':True,
    'NVDLA_SDP_BS_ENABLE':True,
    'NVDLA_SDP_BN_ENABLE':True,
    'NVDLA_SDP_EW_ENABLE':True,
    'NVDLA_PDP_ENABLE':True,
    'NVDLA_CDP_ENABLE':True,
    'NVDLA_MAC_ATOMIC_C_SIZE':64,
    'NVDLA_MAC_ATOMIC_K_SIZE':32,
    'NVDLA_MEMORY_ATOMIC_SIZE':32,
    'NVDLA_MAX_BATCH_SIZE':32,
    'NVDLA_CBUF_BANK_NUMBER':16,
    'NVDLA_CBUF_BANK_WIDTH':64,
    'NVDLA_CBUF_BANK_DEPTH':512,
    'NVDLA_SDP_BS_THROUGHPUT':16,
    'NVDLA_SDP_BN_THROUGHPUT':16,
    'NVDLA_SDP_EW_THROUGHPUT':4,
    'NVDLA_SDP_EW_THROUGHPUT_LOG2':2,
    'NVDLA_SDP_MAX_THROUGHPUT':16,
    'NVDLA_SDP2PDP_WIDTH':128,
    'NVDLA_PDP_THROUGHPUT':8,
    'NVDLA_CDP_THROUGHPUT':8,
    'NVDLA_PRIMARY_MEMIF_LATENCY':1024,
    'NVDLA_SECONDARY_MEMIF_LATENCY':1024,
    'NVDLA_PRIMARY_MEMIF_MAX_BURST_LENGTH':1,
    'NVDLA_PRIMARY_MEMIF_WIDTH':256,
    'NVDLA_SECONDARY_MEMIF_MAX_BURST_LENGTH':1,
    'NVDLA_SECONDARY_MEMIF_WIDTH':256,
    'NVDLA_MEM_ADDRESS_WIDTH':64,
    'NVDLA_MEMIF_WIDTH':256,
    'NVDLA_DMA_RD_SIZE':15,
    'NVDLA_DMA_WR_SIZE':13,
    'NVDLA_DMA_MASK_BIT':1,
    'NVDLA_DMA_RD_RSP':257,
    'NVDLA_DMA_WR_REQ':258,
    'NVDLA_DMA_WR_CMD':78,
    'NVDLA_DMA_RD_REQ':79,
    'NVDLA_MEMORY_ATOMIC_LOG2':5,
    'NVDLA_PRIMARY_MEMIF_WIDTH_LOG2':5,
    'NVDLA_SECONDARY_MEMIF_WIDTH_LOG2':5,
    'NVDLA_MEMORY_ATOMIC_WIDTH':256,
    'NVDLA_MCIF_BURST_SIZE':1,
    'NVDLA_MCIF_BURST_SIZE_LOG2':0,
    'NVDLA_NUM_DMA_READ_CLIENTS':8,
    'NVDLA_NUM_DMA_WRITE_CLIENTS':3,
    'PDP_SINGLE_LBUF_WIDTH':64,
    'PDP_SINGLE_LBUF_DEPTH':112,
    'NVDLA_VMOD_PRIMARY_BANDWIDTH':8,
    'NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT':16,
    'NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT':64,
    'NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT':64,
    'NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT':16,
    'NVDLA_VMOD_CDP_RDMA_OUTPUT_THROUGHPUT_USE':8,
    'NVDLA_VMOD_PDP_RDMA_OUTPUT_THROUGHPUT_USE':8,
    'NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT_USE':8,
    'NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT_USE':8,
    'NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT_USE':8,
    'NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT_USE':8,
    'NVDLA_VMOD_CDP_RDMA_LATENCY_FIFO_DEPTH':256,
    'NVDLA_VMOD_PDP_RDMA_LATENCY_FIFO_DEPTH':256,
    'NVDLA_VMOD_SDP_MRDMA_LATENCY_FIFO_DEPTH':256,
    'NVDLA_VMOD_SDP_BRDMA_LATENCY_FIFO_DEPTH':256,
    'NVDLA_VMOD_SDP_NRDMA_LATENCY_FIFO_DEPTH':256,
    'NVDLA_VMOD_SDP_ERDMA_LATENCY_FIFO_DEPTH':256,
    'NVDLA_VMOD_DMA_LAT_FIFO_DEPTH_MAX':512,
    'NVDLA_MAC_ATOMIC_C_SIZE_LOG2':6,
    'NVDLA_MAC_ATOMIC_K_SIZE_LOG2':5,
    'NVDLA_MAC_ATOMIC_K_SIZE_DIV2':16,
    'NVDLA_CBUF_BANK_NUMBER_LOG2':4,
    'NVDLA_CBUF_BANK_WIDTH_LOG2':6,
    'NVDLA_CBUF_BANK_DEPTH_LOG2':9,
    'NVDLA_CBUF_DEPTH_LOG2':13,
    'NVDLA_CBUF_ENTRY_WIDTH':512,
    'NVDLA_CBUF_WIDTH_LOG2':9,
    'NVDLA_CBUF_WIDTH_MUL2_LOG2':10,
    'NVDLA_BPE_LOG2':3,
    'NVDLA_MAC_RESULT_WIDTH':22,
    'NVDLA_CC_ATOMC_DIV_ATOMK':2,
    'NVDLA_CACC_SDP_WIDTH':514,
    'NVDLA_CACC_SDP_SINGLE_THROUGHPUT':32,
    'NVDLA_CDMA_GRAIN_MAX_BIT':13,
}