#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000200d735a480 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v00000200d73caee0_0 .var "CLK", 0 0;
v00000200d73c9e00_0 .net "INSTRUCTION", 31 0, L_00000200d7429810;  1 drivers
v00000200d73caf80_0 .net "PC", 31 0, v00000200d73c5b30_0;  1 drivers
v00000200d73c9680_0 .var "RESET", 0 0;
v00000200d73ca620_0 .net *"_ivl_0", 7 0, L_00000200d73c9f40;  1 drivers
v00000200d73c97c0_0 .net *"_ivl_10", 31 0, L_00000200d74299f0;  1 drivers
v00000200d73c9c20_0 .net *"_ivl_12", 7 0, L_00000200d74289b0;  1 drivers
L_00000200d73d0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000200d73ca760_0 .net/2u *"_ivl_14", 31 0, L_00000200d73d0118;  1 drivers
v00000200d73ca300_0 .net *"_ivl_16", 31 0, L_00000200d7429a90;  1 drivers
v00000200d73c9860_0 .net *"_ivl_18", 7 0, L_00000200d7429450;  1 drivers
L_00000200d73d0088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000200d73ca3a0_0 .net/2u *"_ivl_2", 31 0, L_00000200d73d0088;  1 drivers
v00000200d73ca1c0_0 .net *"_ivl_4", 31 0, L_00000200d73ca440;  1 drivers
v00000200d73c9900_0 .net *"_ivl_6", 7 0, L_00000200d73ca080;  1 drivers
L_00000200d73d00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000200d73c99a0_0 .net/2u *"_ivl_8", 31 0, L_00000200d73d00d0;  1 drivers
v00000200d73c9cc0_0 .var/i "i", 31 0;
v00000200d73c9ea0 .array "instr_mem", 0 1023, 7 0;
L_00000200d73c9f40 .array/port v00000200d73c9ea0, L_00000200d73ca440;
L_00000200d73ca440 .arith/sum 32, v00000200d73c5b30_0, L_00000200d73d0088;
L_00000200d73ca080 .array/port v00000200d73c9ea0, L_00000200d74299f0;
L_00000200d74299f0 .arith/sum 32, v00000200d73c5b30_0, L_00000200d73d00d0;
L_00000200d74289b0 .array/port v00000200d73c9ea0, L_00000200d7429a90;
L_00000200d7429a90 .arith/sum 32, v00000200d73c5b30_0, L_00000200d73d0118;
L_00000200d7429450 .array/port v00000200d73c9ea0, v00000200d73c5b30_0;
L_00000200d7429810 .delay 32 (2,2,2) L_00000200d7429810/d;
L_00000200d7429810/d .concat [ 8 8 8 8], L_00000200d7429450, L_00000200d74289b0, L_00000200d73ca080, L_00000200d73c9f40;
S_00000200d735a7e0 .scope module, "mycpu" "cpu" 2 41, 3 14 0, S_00000200d735a480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v00000200d73c6210_0 .net "ALUOP", 2 0, v00000200d73678e0_0;  1 drivers
v00000200d73ca260_0 .net "ALURESULT", 7 0, v00000200d7368560_0;  1 drivers
v00000200d73cb0c0_0 .net "BEQ_OUT", 0 0, v00000200d7366b20_0;  1 drivers
v00000200d73cada0_0 .net "BNEQ_OUT", 0 0, v00000200d7366d00_0;  1 drivers
v00000200d73c9d60_0 .net "CLK", 0 0, v00000200d73caee0_0;  1 drivers
v00000200d73ca120_0 .net "EXT_OUT", 31 0, L_00000200d74287d0;  1 drivers
v00000200d73ca6c0_0 .net "IMM", 0 0, v00000200d7367340_0;  1 drivers
v00000200d73ca800_0 .net "IMMEDIATE", 7 0, L_00000200d7429b30;  1 drivers
v00000200d73cb160_0 .net "INSTRUCTION", 31 0, L_00000200d7429810;  alias, 1 drivers
v00000200d73c9720_0 .net "JUMP_OUT", 0 0, v00000200d73675c0_0;  1 drivers
v00000200d73ca940_0 .net "LOGIC_OUT", 0 0, L_00000200d73649a0;  1 drivers
v00000200d73ca9e0_0 .net "MUX_32_IN", 31 0, v00000200d73c7930_0;  1 drivers
v00000200d73cb020_0 .net "OFFSET", 7 0, L_00000200d7428a50;  1 drivers
v00000200d73ca580_0 .net "OPCODE", 7 0, L_00000200d7428b90;  1 drivers
v00000200d73ca4e0_0 .net "OUT2_S", 7 0, L_00000200d7429770;  1 drivers
v00000200d73ca8a0_0 .net "OUT_IMM", 7 0, v00000200d73c5bd0_0;  1 drivers
v00000200d73cb200_0 .net "OUT_SIGN", 7 0, v00000200d73c6850_0;  1 drivers
v00000200d73cabc0_0 .net "PC", 31 0, v00000200d73c5b30_0;  alias, 1 drivers
v00000200d73c9360_0 .net "PC_NEW", 31 0, v00000200d7366800_0;  1 drivers
v00000200d73cac60_0 .net "READREG1", 2 0, L_00000200d7428cd0;  1 drivers
v00000200d73c9ae0_0 .net "READREG2", 2 0, L_00000200d7428190;  1 drivers
v00000200d73c95e0_0 .net "REGOUT1", 7 0, L_00000200d7365650;  1 drivers
v00000200d73c9400_0 .net "REGOUT2", 7 0, L_00000200d7365180;  1 drivers
v00000200d73cae40_0 .net "RESET", 0 0, v00000200d73c9680_0;  1 drivers
v00000200d73c9b80_0 .net "SHIFT_OUT", 31 0, L_00000200d7429f90;  1 drivers
v00000200d73c9540_0 .net "SIGN", 0 0, v00000200d7367660_0;  1 drivers
v00000200d73c9fe0_0 .net "WRITEENABLE", 0 0, v00000200d7367ac0_0;  1 drivers
v00000200d73caa80_0 .net "WRITEREG", 2 0, L_00000200d7428d70;  1 drivers
v00000200d73c9a40_0 .net "ZERO_OUT", 0 0, L_00000200d7429950;  1 drivers
v00000200d73cab20_0 .net *"_ivl_11", 7 0, L_00000200d74294f0;  1 drivers
v00000200d73cad00_0 .net *"_ivl_3", 7 0, L_00000200d7429270;  1 drivers
v00000200d73c94a0_0 .net *"_ivl_7", 7 0, L_00000200d7429db0;  1 drivers
L_00000200d7428b90 .part L_00000200d7429810, 24, 8;
L_00000200d7429270 .part L_00000200d7429810, 8, 8;
L_00000200d7428cd0 .part L_00000200d7429270, 0, 3;
L_00000200d7429db0 .part L_00000200d7429810, 16, 8;
L_00000200d7428d70 .part L_00000200d7429db0, 0, 3;
L_00000200d74294f0 .part L_00000200d7429810, 0, 8;
L_00000200d7428190 .part L_00000200d74294f0, 0, 3;
L_00000200d7429b30 .part L_00000200d7429810, 0, 8;
L_00000200d7428a50 .part L_00000200d7429810, 16, 8;
S_00000200d735a970 .scope module, "adder_inst" "adder" 3 109, 4 3 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "DATA1";
    .port_info 2 /INPUT 32 "DATA2";
v00000200d7367700_0 .net/s "DATA1", 31 0, v00000200d73c7930_0;  alias, 1 drivers
v00000200d7367b60_0 .net/s "DATA2", 31 0, L_00000200d7429f90;  alias, 1 drivers
v00000200d7366800_0 .var/s "OUTPUT", 31 0;
E_00000200d73541c0 .event anyedge, v00000200d7367700_0, v00000200d7367b60_0;
S_00000200d73394e0 .scope module, "alu_inst" "alu" 3 72, 5 58 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v00000200d7366ee0_0 .net/s "DATA1", 7 0, L_00000200d7365650;  alias, 1 drivers
v00000200d7366f80_0 .net/s "DATA2", 7 0, v00000200d73c5bd0_0;  alias, 1 drivers
v00000200d7368560_0 .var/s "RESULT", 7 0;
v00000200d7366e40_0 .net "SELECT", 2 0, v00000200d73678e0_0;  alias, 1 drivers
v00000200d73670c0_0 .net "ZERO", 0 0, L_00000200d7429950;  alias, 1 drivers
v00000200d7368100_0 .net/s *"_ivl_0", 31 0, L_00000200d7429c70;  1 drivers
L_00000200d73d0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d73686a0_0 .net/2s *"_ivl_2", 31 0, L_00000200d73d0238;  1 drivers
v00000200d7368600_0 .net "add_out", 7 0, L_00000200d7429590;  1 drivers
v00000200d73669e0_0 .net "and_out", 7 0, L_00000200d7364850;  1 drivers
v00000200d73668a0_0 .net "forward_out", 7 0, L_00000200d7365340;  1 drivers
v00000200d7366a80_0 .net "or_out", 7 0, L_00000200d7364af0;  1 drivers
E_00000200d73542c0/0 .event anyedge, v00000200d7366e40_0, v00000200d7367fc0_0, v00000200d7366940_0, v00000200d7367020_0;
E_00000200d73542c0/1 .event anyedge, v00000200d7368060_0;
E_00000200d73542c0 .event/or E_00000200d73542c0/0, E_00000200d73542c0/1;
L_00000200d7429c70 .extend/s 32, v00000200d7368560_0;
L_00000200d7429950 .cmp/eq 32, L_00000200d7429c70, L_00000200d73d0238;
S_00000200d7339670 .scope module, "add" "addunit" 5 67, 5 11 0, S_00000200d73394e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000200d7367d40_0 .net "DATA1", 7 0, L_00000200d7365650;  alias, 1 drivers
v00000200d73672a0_0 .net "DATA2", 7 0, v00000200d73c5bd0_0;  alias, 1 drivers
v00000200d7367020_0 .net "RESULT", 7 0, L_00000200d7429590;  alias, 1 drivers
L_00000200d7429590 .delay 8 (2,2,2) L_00000200d7429590/d;
L_00000200d7429590/d .arith/sum 8, L_00000200d7365650, v00000200d73c5bd0_0;
S_00000200d7336790 .scope module, "andg" "andunit" 5 68, 5 27 0, S_00000200d73394e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000200d7364850/d .functor AND 8, L_00000200d7365650, v00000200d73c5bd0_0, C4<11111111>, C4<11111111>;
L_00000200d7364850 .delay 8 (1,1,1) L_00000200d7364850/d;
v00000200d7367480_0 .net "DATA1", 7 0, L_00000200d7365650;  alias, 1 drivers
v00000200d73684c0_0 .net "DATA2", 7 0, v00000200d73c5bd0_0;  alias, 1 drivers
v00000200d7366940_0 .net "RESULT", 7 0, L_00000200d7364850;  alias, 1 drivers
S_00000200d7336920 .scope module, "fwd" "forward" 5 66, 5 19 0, S_00000200d73394e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000200d7365340/d .functor BUFZ 8, v00000200d73c5bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000200d7365340 .delay 8 (1,1,1) L_00000200d7365340/d;
v00000200d7367f20_0 .net "DATA2", 7 0, v00000200d73c5bd0_0;  alias, 1 drivers
v00000200d7368060_0 .net "RESULT", 7 0, L_00000200d7365340;  alias, 1 drivers
S_00000200d7332e60 .scope module, "org" "orunit" 5 69, 5 35 0, S_00000200d73394e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000200d7364af0/d .functor OR 8, L_00000200d7365650, v00000200d73c5bd0_0, C4<00000000>, C4<00000000>;
L_00000200d7364af0 .delay 8 (1,1,1) L_00000200d7364af0/d;
v00000200d7368240_0 .net "DATA1", 7 0, L_00000200d7365650;  alias, 1 drivers
v00000200d7367520_0 .net "DATA2", 7 0, v00000200d73c5bd0_0;  alias, 1 drivers
v00000200d7367fc0_0 .net "RESULT", 7 0, L_00000200d7364af0;  alias, 1 drivers
S_00000200d7332ff0 .scope module, "control_inst" "control_unit" 3 80, 6 5 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "J";
    .port_info 1 /OUTPUT 1 "BEQ";
    .port_info 2 /OUTPUT 1 "BNEQ";
    .port_info 3 /INPUT 8 "OPCODE";
    .port_info 4 /OUTPUT 1 "IMM";
    .port_info 5 /OUTPUT 1 "SIGN";
    .port_info 6 /OUTPUT 1 "WRITEENABLE";
    .port_info 7 /OUTPUT 3 "ALUOP";
v00000200d73678e0_0 .var "ALUOP", 2 0;
v00000200d7366b20_0 .var "BEQ", 0 0;
v00000200d7366d00_0 .var "BNEQ", 0 0;
v00000200d7367340_0 .var "IMM", 0 0;
v00000200d73675c0_0 .var "J", 0 0;
v00000200d7366da0_0 .net "OPCODE", 7 0, L_00000200d7428b90;  alias, 1 drivers
v00000200d7367660_0 .var "SIGN", 0 0;
v00000200d7367ac0_0 .var "WRITEENABLE", 0 0;
E_00000200d7355880 .event anyedge, v00000200d7366da0_0;
S_00000200d732b2e0 .scope module, "logic_inst" "logic_choice" 3 122, 7 1 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUTPUT";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "BEQ";
    .port_info 3 /INPUT 1 "ZERO";
    .port_info 4 /INPUT 1 "BNEQ";
L_00000200d7364f50 .functor AND 1, v00000200d7366b20_0, L_00000200d7429950, C4<1>, C4<1>;
L_00000200d73648c0 .functor OR 1, v00000200d73675c0_0, L_00000200d7364f50, C4<0>, C4<0>;
L_00000200d73650a0 .functor NOT 1, L_00000200d7429950, C4<0>, C4<0>, C4<0>;
L_00000200d7364930 .functor AND 1, v00000200d7366d00_0, L_00000200d73650a0, C4<1>, C4<1>;
L_00000200d73649a0 .functor OR 1, L_00000200d73648c0, L_00000200d7364930, C4<0>, C4<0>;
v00000200d7367160_0 .net "BEQ", 0 0, v00000200d7366b20_0;  alias, 1 drivers
v00000200d7367200_0 .net "BNEQ", 0 0, v00000200d7366d00_0;  alias, 1 drivers
v00000200d73673e0_0 .net "J", 0 0, v00000200d73675c0_0;  alias, 1 drivers
v00000200d73677a0_0 .net "OUTPUT", 0 0, L_00000200d73649a0;  alias, 1 drivers
v00000200d7367840_0 .net "ZERO", 0 0, L_00000200d7429950;  alias, 1 drivers
v00000200d7358830_0 .net *"_ivl_0", 0 0, L_00000200d7364f50;  1 drivers
v00000200d73c74d0_0 .net *"_ivl_2", 0 0, L_00000200d73648c0;  1 drivers
v00000200d73c63f0_0 .net *"_ivl_4", 0 0, L_00000200d73650a0;  1 drivers
v00000200d73c7570_0 .net *"_ivl_6", 0 0, L_00000200d7364930;  1 drivers
S_00000200d732b470 .scope module, "mux1" "mux" 3 53, 8 3 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000200d73c7750_0 .net "DATA1", 7 0, L_00000200d7429770;  alias, 1 drivers
v00000200d73c6350_0 .net "DATA2", 7 0, L_00000200d7365180;  alias, 1 drivers
v00000200d73c6850_0 .var "OUTPUT", 7 0;
v00000200d73c62b0_0 .net "SELECT", 0 0, v00000200d7367660_0;  alias, 1 drivers
E_00000200d7356040 .event anyedge, v00000200d7367660_0, v00000200d73c6350_0, v00000200d73c7750_0;
S_00000200d7339f40 .scope module, "mux2" "mux" 3 65, 8 3 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000200d73c5c70_0 .net "DATA1", 7 0, L_00000200d7429b30;  alias, 1 drivers
v00000200d73c7110_0 .net "DATA2", 7 0, v00000200d73c6850_0;  alias, 1 drivers
v00000200d73c5bd0_0 .var "OUTPUT", 7 0;
v00000200d73c7610_0 .net "SELECT", 0 0, v00000200d7367340_0;  alias, 1 drivers
E_00000200d73552c0 .event anyedge, v00000200d7367340_0, v00000200d73c6850_0, v00000200d73c5c70_0;
S_00000200d733a0d0 .scope module, "mux_32_inst" "mux_32" 3 115, 9 2 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v00000200d73c72f0_0 .net "DATA1", 31 0, v00000200d7366800_0;  alias, 1 drivers
v00000200d73c68f0_0 .net "DATA2", 31 0, v00000200d73c7930_0;  alias, 1 drivers
v00000200d73c5b30_0 .var "OUTPUT", 31 0;
v00000200d73c6490_0 .net "SELECT", 0 0, L_00000200d73649a0;  alias, 1 drivers
E_00000200d73554c0 .event anyedge, v00000200d73677a0_0, v00000200d7367700_0, v00000200d7366800_0;
S_00000200d7325a50 .scope module, "pc1" "pc" 3 91, 10 3 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "NEW_PC";
    .port_info 3 /OUTPUT 32 "PC";
v00000200d73c6e90_0 .net "CLK", 0 0, v00000200d73caee0_0;  alias, 1 drivers
v00000200d73c6990_0 .net "NEW_PC", 31 0, v00000200d73c5b30_0;  alias, 1 drivers
v00000200d73c7930_0 .var "PC", 31 0;
v00000200d73c6f30_0 .var "PCreg", 31 0;
v00000200d73c6fd0_0 .net "RESET", 0 0, v00000200d73c9680_0;  alias, 1 drivers
E_00000200d73568c0 .event posedge, v00000200d73c6e90_0;
S_00000200d7325be0 .scope module, "reg_file_inst" "reg_file" 3 41, 11 8 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000200d7365650/d .functor BUFZ 8, L_00000200d7429ef0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000200d7365650 .delay 8 (2,2,2) L_00000200d7365650/d;
L_00000200d7365180/d .functor BUFZ 8, L_00000200d7429e50, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000200d7365180 .delay 8 (2,2,2) L_00000200d7365180/d;
v00000200d73c7070_0 .net "CLK", 0 0, v00000200d73caee0_0;  alias, 1 drivers
v00000200d73c6530_0 .net "IN", 7 0, v00000200d7368560_0;  alias, 1 drivers
v00000200d73c6c10_0 .net "INADDRESS", 2 0, L_00000200d7428d70;  alias, 1 drivers
v00000200d73c5d10_0 .net "OUT1", 7 0, L_00000200d7365650;  alias, 1 drivers
v00000200d73c7890_0 .net "OUT1ADDRESS", 2 0, L_00000200d7428cd0;  alias, 1 drivers
v00000200d73c6ad0_0 .net "OUT2", 7 0, L_00000200d7365180;  alias, 1 drivers
v00000200d73c6a30_0 .net "OUT2ADDRESS", 2 0, L_00000200d7428190;  alias, 1 drivers
v00000200d73c5ef0 .array "REGISTER", 0 7, 7 0;
v00000200d73c6d50_0 .net "RESET", 0 0, v00000200d73c9680_0;  alias, 1 drivers
v00000200d73c76b0_0 .net "WRITE", 0 0, v00000200d7367ac0_0;  alias, 1 drivers
v00000200d73c77f0_0 .net *"_ivl_0", 7 0, L_00000200d7429ef0;  1 drivers
v00000200d73c6cb0_0 .net *"_ivl_10", 4 0, L_00000200d7429bd0;  1 drivers
L_00000200d73d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d73c65d0_0 .net *"_ivl_13", 1 0, L_00000200d73d01a8;  1 drivers
v00000200d73c6df0_0 .net *"_ivl_2", 4 0, L_00000200d7428c30;  1 drivers
L_00000200d73d0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d73c79d0_0 .net *"_ivl_5", 1 0, L_00000200d73d0160;  1 drivers
v00000200d73c71b0_0 .net *"_ivl_8", 7 0, L_00000200d7429e50;  1 drivers
L_00000200d7429ef0 .array/port v00000200d73c5ef0, L_00000200d7428c30;
L_00000200d7428c30 .concat [ 3 2 0 0], L_00000200d7428cd0, L_00000200d73d0160;
L_00000200d7429e50 .array/port v00000200d73c5ef0, L_00000200d7429bd0;
L_00000200d7429bd0 .concat [ 3 2 0 0], L_00000200d7428190, L_00000200d73d01a8;
S_00000200d7339a10 .scope module, "shift_2_inst" "shift_2" 3 104, 12 1 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "INPUT";
v00000200d73c67b0_0 .net/s "INPUT", 31 0, L_00000200d74287d0;  alias, 1 drivers
v00000200d73c6670_0 .net/s "OUTPUT", 31 0, L_00000200d7429f90;  alias, 1 drivers
v00000200d73c5e50_0 .net *"_ivl_2", 29 0, L_00000200d7429630;  1 drivers
L_00000200d73d0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d73c6170_0 .net *"_ivl_4", 1 0, L_00000200d73d0280;  1 drivers
L_00000200d7429630 .part L_00000200d74287d0, 0, 30;
L_00000200d7429f90 .concat [ 2 30 0 0], L_00000200d73d0280, L_00000200d7429630;
S_00000200d7339ba0 .scope module, "signextent_inst" "signextent" 3 99, 13 1 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 8 "INPUT";
v00000200d73c6b70_0 .net "INPUT", 7 0, L_00000200d7428a50;  alias, 1 drivers
v00000200d73c5db0_0 .net "OUTPUT", 31 0, L_00000200d74287d0;  alias, 1 drivers
v00000200d73c7250_0 .net *"_ivl_1", 0 0, L_00000200d74298b0;  1 drivers
v00000200d73c7430_0 .net *"_ivl_2", 23 0, L_00000200d7429d10;  1 drivers
L_00000200d74298b0 .part L_00000200d7428a50, 7, 1;
LS_00000200d7429d10_0_0 .concat [ 1 1 1 1], L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0;
LS_00000200d7429d10_0_4 .concat [ 1 1 1 1], L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0;
LS_00000200d7429d10_0_8 .concat [ 1 1 1 1], L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0;
LS_00000200d7429d10_0_12 .concat [ 1 1 1 1], L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0;
LS_00000200d7429d10_0_16 .concat [ 1 1 1 1], L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0;
LS_00000200d7429d10_0_20 .concat [ 1 1 1 1], L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0, L_00000200d74298b0;
LS_00000200d7429d10_1_0 .concat [ 4 4 4 4], LS_00000200d7429d10_0_0, LS_00000200d7429d10_0_4, LS_00000200d7429d10_0_8, LS_00000200d7429d10_0_12;
LS_00000200d7429d10_1_4 .concat [ 4 4 0 0], LS_00000200d7429d10_0_16, LS_00000200d7429d10_0_20;
L_00000200d7429d10 .concat [ 16 8 0 0], LS_00000200d7429d10_1_0, LS_00000200d7429d10_1_4;
L_00000200d74287d0 .concat [ 8 24 0 0], L_00000200d7428a50, L_00000200d7429d10;
S_00000200d73c8b20 .scope module, "twos_inst" "two_s_comple" 3 60, 14 3 0, S_00000200d735a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_00000200d73651f0 .functor NOT 8, L_00000200d7365180, C4<00000000>, C4<00000000>, C4<00000000>;
v00000200d73c6710_0 .net "DATA2", 7 0, L_00000200d7365180;  alias, 1 drivers
v00000200d73c5f90_0 .net "OUTPUT", 7 0, L_00000200d7429770;  alias, 1 drivers
v00000200d73c6030_0 .net *"_ivl_0", 7 0, L_00000200d73651f0;  1 drivers
L_00000200d73d01f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000200d73c60d0_0 .net/2u *"_ivl_2", 7 0, L_00000200d73d01f0;  1 drivers
L_00000200d7429770 .delay 8 (1,1,1) L_00000200d7429770/d;
L_00000200d7429770/d .arith/sum 8, L_00000200d73651f0, L_00000200d73d01f0;
    .scope S_00000200d7325be0;
T_0 ;
    %wait E_00000200d73568c0;
    %load/vec4 v00000200d73c6d50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000200d73c5ef0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000200d73c76b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v00000200d73c6530_0;
    %load/vec4 v00000200d73c6c10_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000200d73c5ef0, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000200d7325be0;
T_1 ;
    %vpi_call 11 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v00000200d73c5ef0, 0>, &A<v00000200d73c5ef0, 1>, &A<v00000200d73c5ef0, 2>, &A<v00000200d73c5ef0, 3>, &A<v00000200d73c5ef0, 4>, &A<v00000200d73c5ef0, 5>, &A<v00000200d73c5ef0, 6>, &A<v00000200d73c5ef0, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000200d732b470;
T_2 ;
    %wait E_00000200d7356040;
    %load/vec4 v00000200d73c62b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000200d73c7750_0;
    %store/vec4 v00000200d73c6850_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000200d73c6350_0;
    %store/vec4 v00000200d73c6850_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000200d7339f40;
T_3 ;
    %wait E_00000200d73552c0;
    %load/vec4 v00000200d73c7610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000200d73c5c70_0;
    %store/vec4 v00000200d73c5bd0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000200d73c7110_0;
    %store/vec4 v00000200d73c5bd0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000200d73394e0;
T_4 ;
    %wait E_00000200d73542c0;
    %load/vec4 v00000200d7366e40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000200d73668a0_0;
    %store/vec4 v00000200d7368560_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000200d7366e40_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000200d7368600_0;
    %store/vec4 v00000200d7368560_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000200d7366e40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00000200d73669e0_0;
    %store/vec4 v00000200d7368560_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000200d7366e40_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000200d7366a80_0;
    %store/vec4 v00000200d7368560_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000200d7332ff0;
T_5 ;
    %wait E_00000200d7355880;
    %delay 1, 0;
    %load/vec4 v00000200d7366da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7367660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7367ac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000200d73678e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73675c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d7366b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d7366d00_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000200d7325a50;
T_6 ;
    %wait E_00000200d73568c0;
    %load/vec4 v00000200d73c6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d73c6f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d73c7930_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000200d73c6990_0;
    %load/vec4 v00000200d73c6f30_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %delay 1, 0;
    %load/vec4 v00000200d73c6990_0;
    %store/vec4 v00000200d73c6f30_0, 0, 32;
    %load/vec4 v00000200d73c6f30_0;
    %store/vec4 v00000200d73c7930_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %delay 1, 0;
    %load/vec4 v00000200d73c6f30_0;
    %addi 4, 0, 32;
    %store/vec4 v00000200d73c6f30_0, 0, 32;
    %load/vec4 v00000200d73c6f30_0;
    %store/vec4 v00000200d73c7930_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000200d735a970;
T_7 ;
    %wait E_00000200d73541c0;
    %delay 2, 0;
    %load/vec4 v00000200d7367700_0;
    %load/vec4 v00000200d7367b60_0;
    %add;
    %store/vec4 v00000200d7366800_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000200d733a0d0;
T_8 ;
    %wait E_00000200d73554c0;
    %load/vec4 v00000200d73c6490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000200d73c72f0_0;
    %store/vec4 v00000200d73c5b30_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000200d73c68f0_0;
    %store/vec4 v00000200d73c5b30_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000200d735a480;
T_9 ;
    %vpi_call 2 30 "$readmemb", "instr_mem.mem", v00000200d73c9ea0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000200d735a480;
T_10 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000200d735a480 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d73c9cc0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000200d73c9cc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000200d73c5ef0, v00000200d73c9cc0_0 > {0 0 0};
    %load/vec4 v00000200d73c9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200d73c9cc0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73caee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73c9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d73c9680_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d73c9680_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000200d735a480;
T_11 ;
    %delay 4, 0;
    %load/vec4 v00000200d73caee0_0;
    %inv;
    %store/vec4 v00000200d73caee0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./adder.v";
    "./alu.v";
    "./control_unit.v";
    "./logic_choice.v";
    "./mux.v";
    "./mux_32.v";
    "./pc.v";
    "./reg_file.v";
    "./shift_2.v";
    "./signextent.v";
    "./two_s_comple.v";
