

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Wed Apr 12 23:50:03 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        curved_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.89|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  398|    1|  398|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  270|  270|        17|          2|          1|   128|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|     32|       -|       -|
|Expression       |        -|      -|       0|     629|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     300|     300|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    1700|
|Register         |        -|      -|    1681|       7|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     32|    1981|    2636|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |curved_kernel_urem_12ns_6ns_6_16_U1  |curved_kernel_urem_12ns_6ns_6_16  |        0|      0|  300|  300|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      0|  300|  300|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +------------------------------------------+--------------------------------------+-----------+
    |                 Instance                 |                Module                | Expression|
    +------------------------------------------+--------------------------------------+-----------+
    |curved_kernel_mul_mul_14ns_12ns_26_1_U2   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U3   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U4   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U5   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U6   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U7   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U8   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U9   |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U10  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U11  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U12  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U13  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U14  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U15  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U16  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U17  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U18  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U19  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U20  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U21  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U22  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U23  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U24  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U25  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U26  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U27  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U28  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U29  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U30  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U31  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U32  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    |curved_kernel_mul_mul_14ns_12ns_26_1_U33  |curved_kernel_mul_mul_14ns_12ns_26_1  |  i0 * i1  |
    +------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_2311_p2     |     +    |      0|  0|   8|           8|           1|
    |sum_fu_2289_p2     |     +    |      0|  0|  59|          59|          59|
    |tmp_8_fu_2305_p2   |   icmp   |      0|  0|   3|           8|           9|
    |ap_enable_pp0      |    or    |      0|  0|   1|           1|           1|
    |sum_10_fu_2650_p2  |    or    |      0|  0|  18|          12|           4|
    |sum_11_fu_2669_p2  |    or    |      0|  0|  18|          12|           4|
    |sum_12_fu_2688_p2  |    or    |      0|  0|  18|          12|           4|
    |sum_13_fu_2707_p2  |    or    |      0|  0|  18|          12|           4|
    |sum_14_fu_2726_p2  |    or    |      0|  0|  18|          12|           4|
    |sum_15_fu_2335_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_16_fu_2344_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_17_fu_2353_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_18_fu_2362_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_19_fu_2371_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_1_fu_2479_p2   |    or    |      0|  0|  18|          12|           2|
    |sum_20_fu_2380_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_21_fu_2389_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_22_fu_2398_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_23_fu_2407_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_24_fu_2416_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_25_fu_2425_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_26_fu_2434_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_27_fu_3559_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_28_fu_3568_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_29_fu_3577_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_2_fu_2498_p2   |    or    |      0|  0|  18|          12|           2|
    |sum_30_fu_3586_p2  |    or    |      0|  0|  18|          12|           5|
    |sum_3_fu_2517_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_4_fu_2536_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_5_fu_2555_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_6_fu_2574_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_7_fu_2593_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_8_fu_2612_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_9_fu_2631_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_s_fu_2460_p2   |    or    |      0|  0|  18|          12|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 629|         448|         199|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  336|        131|    1|        131|
    |ap_enable_reg_pp0_iter8              |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_from_V_ARREADY  |    1|          2|    1|          2|
    |from_V_blk_n_AR                      |    1|          2|    1|          2|
    |from_V_blk_n_R                       |    1|          2|    1|          2|
    |i_phi_fu_2266_p4                     |    8|          2|    8|         16|
    |i_reg_2262                           |    8|          2|    8|         16|
    |to_0_address0                        |   16|          9|    8|         72|
    |to_0_d0                              |   32|          9|   16|        144|
    |to_10_address0                       |   16|          9|    8|         72|
    |to_10_d0                             |   32|          9|   16|        144|
    |to_11_address0                       |   16|          9|    8|         72|
    |to_11_d0                             |   32|          9|   16|        144|
    |to_12_address0                       |   16|          9|    8|         72|
    |to_12_d0                             |   32|          9|   16|        144|
    |to_13_address0                       |   16|          9|    8|         72|
    |to_13_d0                             |   32|          9|   16|        144|
    |to_14_address0                       |   16|          9|    8|         72|
    |to_14_d0                             |   32|          9|   16|        144|
    |to_15_address0                       |   16|          9|    8|         72|
    |to_15_d0                             |   32|          9|   16|        144|
    |to_16_address0                       |   16|          9|    8|         72|
    |to_16_d0                             |   32|          9|   16|        144|
    |to_17_address0                       |   16|          9|    8|         72|
    |to_17_d0                             |   32|          9|   16|        144|
    |to_18_address0                       |   16|          9|    8|         72|
    |to_18_d0                             |   32|          9|   16|        144|
    |to_19_address0                       |   16|          9|    8|         72|
    |to_19_d0                             |   32|          9|   16|        144|
    |to_1_address0                        |   16|          9|    8|         72|
    |to_1_d0                              |   32|          9|   16|        144|
    |to_20_address0                       |   16|          9|    8|         72|
    |to_20_d0                             |   32|          9|   16|        144|
    |to_21_address0                       |   16|          9|    8|         72|
    |to_21_d0                             |   32|          9|   16|        144|
    |to_22_address0                       |   16|          9|    8|         72|
    |to_22_d0                             |   32|          9|   16|        144|
    |to_23_address0                       |   16|          9|    8|         72|
    |to_23_d0                             |   32|          9|   16|        144|
    |to_24_address0                       |   16|          9|    8|         72|
    |to_24_d0                             |   32|          9|   16|        144|
    |to_25_address0                       |   16|          9|    8|         72|
    |to_25_d0                             |   32|          9|   16|        144|
    |to_26_address0                       |   16|          9|    8|         72|
    |to_26_d0                             |   32|          9|   16|        144|
    |to_27_address0                       |   16|          9|    8|         72|
    |to_27_d0                             |   32|          9|   16|        144|
    |to_2_address0                        |   16|          9|    8|         72|
    |to_2_d0                              |   32|          9|   16|        144|
    |to_3_address0                        |   16|          9|    8|         72|
    |to_3_d0                              |   32|          9|   16|        144|
    |to_4_address0                        |   16|          9|    8|         72|
    |to_4_d0                              |   32|          9|   16|        144|
    |to_5_address0                        |   16|          9|    8|         72|
    |to_5_d0                              |   32|          9|   16|        144|
    |to_6_address0                        |   16|          9|    8|         72|
    |to_6_d0                              |   32|          9|   16|        144|
    |to_7_address0                        |   16|          9|    8|         72|
    |to_7_d0                              |   32|          9|   16|        144|
    |to_8_address0                        |   16|          9|    8|         72|
    |to_8_d0                              |   32|          9|   16|        144|
    |to_9_address0                        |   16|          9|    8|         72|
    |to_9_d0                              |   32|          9|   16|        144|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1700|        647|  693|       6219|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |  130|   0|  130|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_V_ARREADY  |    1|   0|    1|          0|
    |i_2_reg_3902                         |    8|   0|    8|          0|
    |i_reg_2262                           |    8|   0|    8|          0|
    |mul11_reg_4500                       |   26|   0|   26|          0|
    |mul14_reg_3999                       |   26|   0|   26|          0|
    |mul17_reg_3994                       |   26|   0|   26|          0|
    |mul20_reg_3989                       |   26|   0|   26|          0|
    |mul21_reg_4015                       |   26|   0|   26|          0|
    |mul22_reg_4031                       |   26|   0|   26|          0|
    |mul23_reg_3984                       |   26|   0|   26|          0|
    |mul24_reg_4047                       |   26|   0|   26|          0|
    |mul25_reg_4063                       |   26|   0|   26|          0|
    |mul26_reg_3979                       |   26|   0|   26|          0|
    |mul27_reg_4079                       |   26|   0|   26|          0|
    |mul28_reg_4095                       |   26|   0|   26|          0|
    |mul29_reg_3974                       |   26|   0|   26|          0|
    |mul30_reg_4111                       |   26|   0|   26|          0|
    |mul31_reg_4127                       |   26|   0|   26|          0|
    |mul32_reg_3969                       |   26|   0|   26|          0|
    |mul33_reg_4143                       |   26|   0|   26|          0|
    |mul34_reg_4159                       |   26|   0|   26|          0|
    |mul35_reg_3964                       |   26|   0|   26|          0|
    |mul36_reg_4175                       |   26|   0|   26|          0|
    |mul37_reg_4191                       |   26|   0|   26|          0|
    |mul38_reg_3959                       |   26|   0|   26|          0|
    |mul39_reg_4207                       |   26|   0|   26|          0|
    |mul40_reg_4223                       |   26|   0|   26|          0|
    |mul41_reg_3954                       |   26|   0|   26|          0|
    |mul42_reg_4239                       |   26|   0|   26|          0|
    |mul43_reg_4255                       |   26|   0|   26|          0|
    |mul44_reg_3949                       |   26|   0|   26|          0|
    |mul45_reg_3944                       |   26|   0|   26|          0|
    |mul5_reg_4510                        |   26|   0|   26|          0|
    |mul8_reg_4505                        |   26|   0|   26|          0|
    |mul_reg_4515                         |   26|   0|   26|          0|
    |p_Result_10_reg_4180                 |   16|   0|   16|          0|
    |p_Result_11_reg_4196                 |   16|   0|   16|          0|
    |p_Result_12_reg_4212                 |   16|   0|   16|          0|
    |p_Result_13_reg_4228                 |   16|   0|   16|          0|
    |p_Result_14_reg_4244                 |   16|   0|   16|          0|
    |p_Result_15_reg_4260                 |   16|   0|   16|          0|
    |p_Result_16_reg_4276                 |   16|   0|   16|          0|
    |p_Result_17_reg_4292                 |   16|   0|   16|          0|
    |p_Result_18_reg_4308                 |   16|   0|   16|          0|
    |p_Result_19_reg_4324                 |   16|   0|   16|          0|
    |p_Result_1_reg_4020                  |   16|   0|   16|          0|
    |p_Result_20_reg_4340                 |   16|   0|   16|          0|
    |p_Result_21_reg_4356                 |   16|   0|   16|          0|
    |p_Result_22_reg_4372                 |   16|   0|   16|          0|
    |p_Result_23_reg_4388                 |   16|   0|   16|          0|
    |p_Result_24_reg_4404                 |   16|   0|   16|          0|
    |p_Result_25_reg_4420                 |   16|   0|   16|          0|
    |p_Result_26_reg_4436                 |   16|   0|   16|          0|
    |p_Result_27_reg_4452                 |   16|   0|   16|          0|
    |p_Result_28_reg_4463                 |   16|   0|   16|          0|
    |p_Result_29_reg_4474                 |   16|   0|   16|          0|
    |p_Result_2_reg_4036                  |   16|   0|   16|          0|
    |p_Result_30_reg_4485                 |   16|   0|   16|          0|
    |p_Result_3_reg_4052                  |   16|   0|   16|          0|
    |p_Result_4_reg_4068                  |   16|   0|   16|          0|
    |p_Result_5_reg_4084                  |   16|   0|   16|          0|
    |p_Result_6_reg_4100                  |   16|   0|   16|          0|
    |p_Result_7_reg_4116                  |   16|   0|   16|          0|
    |p_Result_8_reg_4132                  |   16|   0|   16|          0|
    |p_Result_9_reg_4148                  |   16|   0|   16|          0|
    |p_Result_s_reg_4164                  |   16|   0|   16|          0|
    |sum_reg_3887                         |   59|   0|   59|          0|
    |tmp_26_reg_4004                      |   16|   0|   16|          0|
    |tmp_27_reg_4496                      |    6|   0|    6|          0|
    |tmp_44_reg_4271                      |    9|   0|    9|          0|
    |tmp_45_reg_4287                      |    9|   0|    9|          0|
    |tmp_46_reg_4303                      |    9|   0|    9|          0|
    |tmp_47_reg_4319                      |    9|   0|    9|          0|
    |tmp_48_reg_4335                      |    9|   0|    9|          0|
    |tmp_49_reg_4351                      |    9|   0|    9|          0|
    |tmp_50_reg_4367                      |    9|   0|    9|          0|
    |tmp_51_reg_4383                      |    9|   0|    9|          0|
    |tmp_52_reg_4399                      |    9|   0|    9|          0|
    |tmp_53_reg_4415                      |    9|   0|    9|          0|
    |tmp_54_reg_4431                      |    9|   0|    9|          0|
    |tmp_55_reg_4447                      |    9|   0|    9|          0|
    |tmp_5_reg_3907                       |    7|   0|   12|          5|
    |tmp_8_reg_3898                       |    1|   0|    1|          0|
    |tmp_5_reg_3907                       |    0|   7|   12|          5|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1681|   7| 1698|         10|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     load     | return value |
|load_flag              |  in |    1|   ap_none  |   load_flag  |    scalar    |
|to_0_address0          | out |    8|  ap_memory |     to_0     |     array    |
|to_0_ce0               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_we0               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_d0                | out |   16|  ap_memory |     to_0     |     array    |
|to_1_address0          | out |    8|  ap_memory |     to_1     |     array    |
|to_1_ce0               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_we0               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_d0                | out |   16|  ap_memory |     to_1     |     array    |
|to_2_address0          | out |    8|  ap_memory |     to_2     |     array    |
|to_2_ce0               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_we0               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_d0                | out |   16|  ap_memory |     to_2     |     array    |
|to_3_address0          | out |    8|  ap_memory |     to_3     |     array    |
|to_3_ce0               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_we0               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_d0                | out |   16|  ap_memory |     to_3     |     array    |
|to_4_address0          | out |    8|  ap_memory |     to_4     |     array    |
|to_4_ce0               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_we0               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_d0                | out |   16|  ap_memory |     to_4     |     array    |
|to_5_address0          | out |    8|  ap_memory |     to_5     |     array    |
|to_5_ce0               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_we0               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_d0                | out |   16|  ap_memory |     to_5     |     array    |
|to_6_address0          | out |    8|  ap_memory |     to_6     |     array    |
|to_6_ce0               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_we0               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_d0                | out |   16|  ap_memory |     to_6     |     array    |
|to_7_address0          | out |    8|  ap_memory |     to_7     |     array    |
|to_7_ce0               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_we0               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_d0                | out |   16|  ap_memory |     to_7     |     array    |
|to_8_address0          | out |    8|  ap_memory |     to_8     |     array    |
|to_8_ce0               | out |    1|  ap_memory |     to_8     |     array    |
|to_8_we0               | out |    1|  ap_memory |     to_8     |     array    |
|to_8_d0                | out |   16|  ap_memory |     to_8     |     array    |
|to_9_address0          | out |    8|  ap_memory |     to_9     |     array    |
|to_9_ce0               | out |    1|  ap_memory |     to_9     |     array    |
|to_9_we0               | out |    1|  ap_memory |     to_9     |     array    |
|to_9_d0                | out |   16|  ap_memory |     to_9     |     array    |
|to_10_address0         | out |    8|  ap_memory |     to_10    |     array    |
|to_10_ce0              | out |    1|  ap_memory |     to_10    |     array    |
|to_10_we0              | out |    1|  ap_memory |     to_10    |     array    |
|to_10_d0               | out |   16|  ap_memory |     to_10    |     array    |
|to_11_address0         | out |    8|  ap_memory |     to_11    |     array    |
|to_11_ce0              | out |    1|  ap_memory |     to_11    |     array    |
|to_11_we0              | out |    1|  ap_memory |     to_11    |     array    |
|to_11_d0               | out |   16|  ap_memory |     to_11    |     array    |
|to_12_address0         | out |    8|  ap_memory |     to_12    |     array    |
|to_12_ce0              | out |    1|  ap_memory |     to_12    |     array    |
|to_12_we0              | out |    1|  ap_memory |     to_12    |     array    |
|to_12_d0               | out |   16|  ap_memory |     to_12    |     array    |
|to_13_address0         | out |    8|  ap_memory |     to_13    |     array    |
|to_13_ce0              | out |    1|  ap_memory |     to_13    |     array    |
|to_13_we0              | out |    1|  ap_memory |     to_13    |     array    |
|to_13_d0               | out |   16|  ap_memory |     to_13    |     array    |
|to_14_address0         | out |    8|  ap_memory |     to_14    |     array    |
|to_14_ce0              | out |    1|  ap_memory |     to_14    |     array    |
|to_14_we0              | out |    1|  ap_memory |     to_14    |     array    |
|to_14_d0               | out |   16|  ap_memory |     to_14    |     array    |
|to_15_address0         | out |    8|  ap_memory |     to_15    |     array    |
|to_15_ce0              | out |    1|  ap_memory |     to_15    |     array    |
|to_15_we0              | out |    1|  ap_memory |     to_15    |     array    |
|to_15_d0               | out |   16|  ap_memory |     to_15    |     array    |
|to_16_address0         | out |    8|  ap_memory |     to_16    |     array    |
|to_16_ce0              | out |    1|  ap_memory |     to_16    |     array    |
|to_16_we0              | out |    1|  ap_memory |     to_16    |     array    |
|to_16_d0               | out |   16|  ap_memory |     to_16    |     array    |
|to_17_address0         | out |    8|  ap_memory |     to_17    |     array    |
|to_17_ce0              | out |    1|  ap_memory |     to_17    |     array    |
|to_17_we0              | out |    1|  ap_memory |     to_17    |     array    |
|to_17_d0               | out |   16|  ap_memory |     to_17    |     array    |
|to_18_address0         | out |    8|  ap_memory |     to_18    |     array    |
|to_18_ce0              | out |    1|  ap_memory |     to_18    |     array    |
|to_18_we0              | out |    1|  ap_memory |     to_18    |     array    |
|to_18_d0               | out |   16|  ap_memory |     to_18    |     array    |
|to_19_address0         | out |    8|  ap_memory |     to_19    |     array    |
|to_19_ce0              | out |    1|  ap_memory |     to_19    |     array    |
|to_19_we0              | out |    1|  ap_memory |     to_19    |     array    |
|to_19_d0               | out |   16|  ap_memory |     to_19    |     array    |
|to_20_address0         | out |    8|  ap_memory |     to_20    |     array    |
|to_20_ce0              | out |    1|  ap_memory |     to_20    |     array    |
|to_20_we0              | out |    1|  ap_memory |     to_20    |     array    |
|to_20_d0               | out |   16|  ap_memory |     to_20    |     array    |
|to_21_address0         | out |    8|  ap_memory |     to_21    |     array    |
|to_21_ce0              | out |    1|  ap_memory |     to_21    |     array    |
|to_21_we0              | out |    1|  ap_memory |     to_21    |     array    |
|to_21_d0               | out |   16|  ap_memory |     to_21    |     array    |
|to_22_address0         | out |    8|  ap_memory |     to_22    |     array    |
|to_22_ce0              | out |    1|  ap_memory |     to_22    |     array    |
|to_22_we0              | out |    1|  ap_memory |     to_22    |     array    |
|to_22_d0               | out |   16|  ap_memory |     to_22    |     array    |
|to_23_address0         | out |    8|  ap_memory |     to_23    |     array    |
|to_23_ce0              | out |    1|  ap_memory |     to_23    |     array    |
|to_23_we0              | out |    1|  ap_memory |     to_23    |     array    |
|to_23_d0               | out |   16|  ap_memory |     to_23    |     array    |
|to_24_address0         | out |    8|  ap_memory |     to_24    |     array    |
|to_24_ce0              | out |    1|  ap_memory |     to_24    |     array    |
|to_24_we0              | out |    1|  ap_memory |     to_24    |     array    |
|to_24_d0               | out |   16|  ap_memory |     to_24    |     array    |
|to_25_address0         | out |    8|  ap_memory |     to_25    |     array    |
|to_25_ce0              | out |    1|  ap_memory |     to_25    |     array    |
|to_25_we0              | out |    1|  ap_memory |     to_25    |     array    |
|to_25_d0               | out |   16|  ap_memory |     to_25    |     array    |
|to_26_address0         | out |    8|  ap_memory |     to_26    |     array    |
|to_26_ce0              | out |    1|  ap_memory |     to_26    |     array    |
|to_26_we0              | out |    1|  ap_memory |     to_26    |     array    |
|to_26_d0               | out |   16|  ap_memory |     to_26    |     array    |
|to_27_address0         | out |    8|  ap_memory |     to_27    |     array    |
|to_27_ce0              | out |    1|  ap_memory |     to_27    |     array    |
|to_27_we0              | out |    1|  ap_memory |     to_27    |     array    |
|to_27_d0               | out |   16|  ap_memory |     to_27    |     array    |
|m_axi_from_V_AWVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WVALID    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WREADY    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WDATA     | out |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WSTRB     | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WLAST     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WID       | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WUSER     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RDATA     |  in |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RLAST     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|var_input_V7           |  in |   58|   ap_none  | var_input_V7 |    scalar    |
|tile_index             |  in |   31|   ap_none  |  tile_index  |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

