ðŸš€ About Me

Iâ€™m a Verification Engineer with ~3 years of experience in SoC/IP level design verification, specializing in building robust verification environments and ensuring high-quality silicon.

ðŸ”¹ Expertise

Protocols: AMBA (AXI, AHB, APB), UART, SPI, I2C, I3C, DMA, DDR                
Languages & Methodologies: Verilog, SystemVerilog, UVM, SVA, C, Perl, Shell, Makefile                             
Verification Skills: Testbench & testcase creation, functional & code coverage, constraint randomization, coverage-driven & assertion-based verification                      
Tools: Synopsys VCS, Cadence Xcelium, Mentor QuestaSim, Verdi, DVE, IMC, Linux                            

ðŸ”¹ Strengths

Strong in debugging complex designs                        
Writing scalable verification plans & coverage plans                         
Creating modular, reusable environments for IP/subsystem level verification                                 

ðŸ’¡ Passionate about solving design challenges, exploring new verification methodologies, and sharing projects that help others learn SoC design and verification concepts.
