// Seed: 473706111
`define pp_1 0
`resetall `timescale 1ps / 1 ps
module module_0 #(
    parameter id_3 = 32'd21
);
  defparam id_1.id_2 = 1;
  logic _id_3;
  assign #1 id_2 = id_2[id_3+:1];
  always @(posedge id_2 or posedge id_1) begin
    SystemTFIdentifier;
  end
  always @(posedge 1 or posedge 1'b0)
    if (1) id_2 <= id_2;
    else id_3[1] <= 1;
  assign id_3 = 1;
endmodule
