// Seed: 1704847276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_10 = 1, id_11;
  wire id_12, id_13;
  wire id_14;
  wire id_15, id_16, id_17;
  assign id_7 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_3, id_2
  );
endmodule
