Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 01:00:36 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 expmod/modulus_block/intermediate_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[13][61]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 4.157ns (44.984%)  route 5.084ns (55.016%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6144, estimated)     1.720     5.228    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X36Y129        FDRE                                         r  expmod/modulus_block/intermediate_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  expmod/modulus_block/intermediate_reg[25][0]/Q
                         net (fo=1, estimated)        1.097     6.781    expmod/modulus_block/intermediate_reg_n_0_[25][0]
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  expmod/modulus_block/intermediate[64][0]_i_21/O
                         net (fo=1, routed)           0.000     6.905    expmod/modulus_block/intermediate[64][0]_i_21_n_0
    SLICE_X32Y120        MUXF7 (Prop_muxf7_I0_O)      0.238     7.143 r  expmod/modulus_block/intermediate_reg[64][0]_i_9/O
                         net (fo=1, estimated)        0.808     7.951    expmod/modulus_block/intermediate_reg[64][0]_i_9_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I0_O)        0.298     8.249 r  expmod/modulus_block/intermediate[64][0]_i_4/O
                         net (fo=1, estimated)        0.656     8.905    expmod/modulus_block/intermediate[64][0]_i_4_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I4_O)        0.124     9.029 r  expmod/modulus_block/intermediate[64][0]_i_2/O
                         net (fo=5, estimated)        0.573     9.602    expmod/modulus_block/intermediate[64][0]_i_2_n_0
    SLICE_X35Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  expmod/modulus_block/intermediate[64][3]_i_7/O
                         net (fo=1, routed)           0.000     9.726    expmod/modulus_block/intermediate[64][3]_i_7_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.258 r  expmod/modulus_block/intermediate_reg[64][3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.258    expmod/modulus_block/intermediate_reg[64][3]_i_2_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  expmod/modulus_block/intermediate_reg[64][7]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.372    expmod/modulus_block/intermediate_reg[64][7]_i_2_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  expmod/modulus_block/intermediate_reg[64][11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.486    expmod/modulus_block/intermediate_reg[64][11]_i_2_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  expmod/modulus_block/intermediate_reg[64][15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.600    expmod/modulus_block/intermediate_reg[64][15]_i_2_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  expmod/modulus_block/intermediate_reg[64][19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.714    expmod/modulus_block/intermediate_reg[64][19]_i_2_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  expmod/modulus_block/intermediate_reg[64][23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.828    expmod/modulus_block/intermediate_reg[64][23]_i_2_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  expmod/modulus_block/intermediate_reg[64][27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.942    expmod/modulus_block/intermediate_reg[64][27]_i_2_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  expmod/modulus_block/intermediate_reg[64][31]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.056    expmod/modulus_block/intermediate_reg[64][31]_i_2_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  expmod/modulus_block/intermediate_reg[64][35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.170    expmod/modulus_block/intermediate_reg[64][35]_i_2_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  expmod/modulus_block/intermediate_reg[64][39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.284    expmod/modulus_block/intermediate_reg[64][39]_i_2_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  expmod/modulus_block/intermediate_reg[64][43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.398    expmod/modulus_block/intermediate_reg[64][43]_i_2_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  expmod/modulus_block/intermediate_reg[64][47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.512    expmod/modulus_block/intermediate_reg[64][47]_i_2_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  expmod/modulus_block/intermediate_reg[64][51]_i_2/CO[3]
                         net (fo=1, estimated)        0.009    11.635    expmod/modulus_block/intermediate_reg[64][51]_i_2_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  expmod/modulus_block/intermediate_reg[64][55]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.749    expmod/modulus_block/intermediate_reg[64][55]_i_2_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  expmod/modulus_block/intermediate_reg[64][59]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.863    expmod/modulus_block/intermediate_reg[64][59]_i_2_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.197 r  expmod/modulus_block/intermediate_reg[64][63]_i_5/O[1]
                         net (fo=1, estimated)        0.814    13.011    expmod/modulus_block/p_1_in[61]
    SLICE_X35Y128        LUT3 (Prop_lut3_I0_O)        0.331    13.342 r  expmod/modulus_block/intermediate[64][61]_i_1/O
                         net (fo=64, estimated)       1.127    14.469    expmod/modulus_block/intermediate1_in[61]
    SLICE_X16Y135        FDRE                                         r  expmod/modulus_block/intermediate_reg[13][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6144, estimated)     1.606    14.941    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X16Y135        FDRE                                         r  expmod/modulus_block/intermediate_reg[13][61]/C
                         clock pessimism              0.191    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X16Y135        FDRE (Setup_fdre_C_D)       -0.248    14.848    expmod/modulus_block/intermediate_reg[13][61]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.379    




