============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Tue Apr 25 12:33:18 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  1.852646s wall, 0.531250s user + 0.109375s system = 0.640625s CPU (34.6%)

RUN-1004 : used memory is 152 MB, reserved memory is 109 MB, peak memory is 152 MB
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  13.466184s wall, 4.031250s user + 0.171875s system = 4.203125s CPU (31.2%)

RUN-1004 : used memory is 525 MB, reserved memory is 503 MB, peak memory is 525 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 52 in ../rtl/CortexM0_SoC.v(73)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-8007 ERROR: syntax error near 'output' in ../rtl/AHBlite_Interconnect.v(142)
HDL-8007 ERROR: Verilog 2000 keyword output used in incorrect context in ../rtl/AHBlite_Interconnect.v(142)
HDL-1007 : Verilog file '../rtl/AHBlite_Interconnect.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-8007 ERROR: syntax error near 'output' in ../rtl/AHBlite_Interconnect.v(142)
HDL-8007 ERROR: Verilog 2000 keyword output used in incorrect context in ../rtl/AHBlite_Interconnect.v(142)
HDL-1007 : Verilog file '../rtl/AHBlite_Interconnect.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 55 in ../rtl/CortexM0_SoC.v(76)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 55 in ../rtl/CortexM0_SoC.v(76)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 55 in ../rtl/CortexM0_SoC.v(76)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(136)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(505)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(562)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.292424s wall, 3.250000s user + 0.203125s system = 3.453125s CPU (80.4%)

RUN-1004 : used memory is 356 MB, reserved memory is 321 MB, peak memory is 599 MB
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: PAJ_IIC_SCL has not been assigned location ...
GUI-5004 WARNING: PAJ_IIC_SDA has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 55 in ../rtl/CortexM0_SoC.v(76)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 55 in ../rtl/CortexM0_SoC.v(76)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(136)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(505)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(562)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.055732s wall, 3.078125s user + 0.140625s system = 3.218750s CPU (105.3%)

RUN-1004 : used memory is 379 MB, reserved memory is 342 MB, peak memory is 599 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[1]   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[2]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[3]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 64 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 23724/267 useful/useless nets, 22987/120 useful/useless insts
SYN-1021 : Optimized 37 onehot mux instances.
SYN-1020 : Optimized 78 distributor mux.
SYN-1016 : Merged 435 instances.
SYN-1015 : Optimize round 1, 1195 better
SYN-1014 : Optimize round 2
SYN-1032 : 23677/74 useful/useless nets, 22941/165 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 337 better
SYN-1014 : Optimize round 3
SYN-1032 : 23671/2 useful/useless nets, 22935/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 160 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 21000/352 useful/useless nets, 20757/280 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 3898 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19987/22 useful/useless nets, 19744/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19981/0 useful/useless nets, 19738/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.093795s wall, 4.937500s user + 0.468750s system = 5.406250s CPU (106.1%)

RUN-1004 : used memory is 462 MB, reserved memory is 429 MB, peak memory is 599 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        48
  #input                   18
  #output                  19
  #inout                   11

Gate Statistics
#Basic gates            20433
  #and                   9675
  #nand                     0
  #or                    2018
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6459
  #bufif1                   3
  #MX21                   526
  #FADD                     0
  #DFF                   1679
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                  91
#MACRO_MULT                 1
#MACRO_MUX                490

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18754  |1679   |128    |
|  kb      |Keyboard         |8      |160    |24     |
|  u_logic |cortexm0ds_logic |18387  |1306   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.012449s wall, 1.921875s user + 0.203125s system = 2.125000s CPU (105.6%)

RUN-1004 : used memory is 562 MB, reserved memory is 533 MB, peak memory is 599 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 220 instances.
SYN-2501 : Optimize round 1, 762 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 22264/17 useful/useless nets, 21646/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 320 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20074/68 useful/useless nets, 19743/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20508/2 useful/useless nets, 20245/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21145/4 useful/useless nets, 20882/4 useful/useless insts
SYN-1032 : 23343/75 useful/useless nets, 22711/69 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 72510, tnet num: 23361, tinst num: 22713, tnode num: 101077, tedge num: 112589.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.328684s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (72.9%)

RUN-1004 : used memory is 722 MB, reserved memory is 696 MB, peak memory is 722 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 350 (3.43), #lev = 7 (3.14)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 338 (3.43), #lev = 7 (3.16)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 977 instances into 346 LUTs, name keeping = 73%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 304 (3.58), #lev = 4 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 256 (3.47), #lev = 4 (3.95)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map = 4362.92 sec
SYN-3001 : Mapper mapped 816 instances into 256 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4738 (3.81), #lev = 33 (11.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4701 (3.80), #lev = 33 (11.67)
SYN-3001 : Logic optimization runtime opt =   1.08 sec, map = 4363.21 sec
SYN-3001 : Mapper mapped 18736 instances into 4701 LUTs, name keeping = 37%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        48
  #input                   18
  #output                  19
  #inout                   11

LUT Statistics
#Total_luts              5719
  #lut4                  4279
  #lut5                  1024
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             416

Utilization Statistics
#lut                     5719   out of  19600   29.18%
#reg                     1667   out of  19600    8.51%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       48   out of    188   25.53%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5303   |416    |1678   |32     |3      |
|  kb      |Keyboard         |256    |168    |160    |0      |0      |
|  u_logic |cortexm0ds_logic |4701   |173    |1305   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 202 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 28 adder to BLE ...
SYN-4008 : Packed 28 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "Keyboard" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 160 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1305 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.745240s wall, 16.937500s user + 0.281250s system = 17.218750s CPU (87.2%)

RUN-1004 : used memory is 662 MB, reserved memory is 665 MB, peak memory is 923 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 4 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.134790s wall, 2.984375s user + 0.125000s system = 3.109375s CPU (99.2%)

RUN-1004 : used memory is 668 MB, reserved memory is 670 MB, peak memory is 923 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7233 instances
RUN-1001 : 5303 luts, 1667 seqs, 107 mslices, 66 lslices, 48 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7753 nets
RUN-1001 : 3973 nets have 2 pins
RUN-1001 : 2811 nets have [3 - 5] pins
RUN-1001 : 546 nets have [6 - 10] pins
RUN-1001 : 215 nets have [11 - 20] pins
RUN-1001 : 202 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7231 instances, 5303 luts, 1667 seqs, 173 slices, 24 macros(173 instances: 107 mslices 66 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 34503, tnet num: 7707, tinst num: 7231, tnode num: 39810, tedge num: 55995.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.146376s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.5%)

RUN-1004 : used memory is 724 MB, reserved memory is 720 MB, peak memory is 923 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.472982s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.75272e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7231.
PHY-3001 : End clustering;  0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.50665e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.29221e+06, overlap = 78.75
PHY-3002 : Step(3): len = 1.1779e+06, overlap = 80.1875
PHY-3002 : Step(4): len = 1.09492e+06, overlap = 83.7813
PHY-3002 : Step(5): len = 1.07943e+06, overlap = 87.2188
PHY-3002 : Step(6): len = 1.05923e+06, overlap = 91.1563
PHY-3002 : Step(7): len = 994305, overlap = 123.719
PHY-3002 : Step(8): len = 895374, overlap = 157.563
PHY-3002 : Step(9): len = 801694, overlap = 170.313
PHY-3002 : Step(10): len = 783235, overlap = 173.375
PHY-3002 : Step(11): len = 775516, overlap = 174.188
PHY-3002 : Step(12): len = 769031, overlap = 176.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.8309e-05
PHY-3002 : Step(13): len = 775832, overlap = 163.531
PHY-3002 : Step(14): len = 772102, overlap = 163.813
PHY-3002 : Step(15): len = 769611, overlap = 160.5
PHY-3002 : Step(16): len = 764721, overlap = 155.906
PHY-3002 : Step(17): len = 759155, overlap = 156.313
PHY-3002 : Step(18): len = 753479, overlap = 152.188
PHY-3002 : Step(19): len = 746000, overlap = 147
PHY-3002 : Step(20): len = 739111, overlap = 149.094
PHY-3002 : Step(21): len = 733528, overlap = 147.844
PHY-3002 : Step(22): len = 726806, overlap = 149.438
PHY-3002 : Step(23): len = 719385, overlap = 150.031
PHY-3002 : Step(24): len = 714280, overlap = 148.75
PHY-3002 : Step(25): len = 709041, overlap = 144.125
PHY-3002 : Step(26): len = 703063, overlap = 145.531
PHY-3002 : Step(27): len = 697271, overlap = 136.094
PHY-3002 : Step(28): len = 692747, overlap = 128.125
PHY-3002 : Step(29): len = 686073, overlap = 129
PHY-3002 : Step(30): len = 680806, overlap = 130.375
PHY-3002 : Step(31): len = 676121, overlap = 129.063
PHY-3002 : Step(32): len = 671077, overlap = 130.531
PHY-3002 : Step(33): len = 664352, overlap = 128.219
PHY-3002 : Step(34): len = 659987, overlap = 126.125
PHY-3002 : Step(35): len = 655950, overlap = 124.625
PHY-3002 : Step(36): len = 646519, overlap = 115.906
PHY-3002 : Step(37): len = 639390, overlap = 109.688
PHY-3002 : Step(38): len = 636910, overlap = 110.594
PHY-3002 : Step(39): len = 628265, overlap = 110.188
PHY-3002 : Step(40): len = 616345, overlap = 104.563
PHY-3002 : Step(41): len = 612670, overlap = 106.406
PHY-3002 : Step(42): len = 609792, overlap = 98.4688
PHY-3002 : Step(43): len = 581025, overlap = 104.906
PHY-3002 : Step(44): len = 573834, overlap = 98.7813
PHY-3002 : Step(45): len = 571775, overlap = 101.375
PHY-3002 : Step(46): len = 566880, overlap = 97.1563
PHY-3002 : Step(47): len = 563056, overlap = 96.8125
PHY-3002 : Step(48): len = 558893, overlap = 99.5625
PHY-3002 : Step(49): len = 556576, overlap = 105.313
PHY-3002 : Step(50): len = 553057, overlap = 103.875
PHY-3002 : Step(51): len = 548583, overlap = 101.75
PHY-3002 : Step(52): len = 545694, overlap = 101.469
PHY-3002 : Step(53): len = 543820, overlap = 104.75
PHY-3002 : Step(54): len = 538489, overlap = 103.531
PHY-3002 : Step(55): len = 533218, overlap = 111.625
PHY-3002 : Step(56): len = 530204, overlap = 108.406
PHY-3002 : Step(57): len = 528721, overlap = 109.313
PHY-3002 : Step(58): len = 521771, overlap = 114.25
PHY-3002 : Step(59): len = 518498, overlap = 117.438
PHY-3002 : Step(60): len = 516031, overlap = 118.438
PHY-3002 : Step(61): len = 514196, overlap = 121.625
PHY-3002 : Step(62): len = 507471, overlap = 124.219
PHY-3002 : Step(63): len = 505598, overlap = 127.594
PHY-3002 : Step(64): len = 502548, overlap = 128.375
PHY-3002 : Step(65): len = 499239, overlap = 133.219
PHY-3002 : Step(66): len = 497322, overlap = 131.531
PHY-3002 : Step(67): len = 494468, overlap = 127.094
PHY-3002 : Step(68): len = 484412, overlap = 122.406
PHY-3002 : Step(69): len = 482345, overlap = 124.625
PHY-3002 : Step(70): len = 480803, overlap = 123.844
PHY-3002 : Step(71): len = 478842, overlap = 128
PHY-3002 : Step(72): len = 476155, overlap = 117.688
PHY-3002 : Step(73): len = 474343, overlap = 115.281
PHY-3002 : Step(74): len = 471375, overlap = 112.844
PHY-3002 : Step(75): len = 468605, overlap = 110.156
PHY-3002 : Step(76): len = 464717, overlap = 119.563
PHY-3002 : Step(77): len = 462720, overlap = 121.344
PHY-3002 : Step(78): len = 461343, overlap = 120.875
PHY-3002 : Step(79): len = 456862, overlap = 123.656
PHY-3002 : Step(80): len = 453602, overlap = 121.094
PHY-3002 : Step(81): len = 451720, overlap = 127.656
PHY-3002 : Step(82): len = 449512, overlap = 124.875
PHY-3002 : Step(83): len = 446877, overlap = 120.469
PHY-3002 : Step(84): len = 445760, overlap = 125.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116618
PHY-3002 : Step(85): len = 447180, overlap = 119.406
PHY-3002 : Step(86): len = 451567, overlap = 113.844
PHY-3002 : Step(87): len = 454223, overlap = 102.375
PHY-3002 : Step(88): len = 455523, overlap = 101.156
PHY-3002 : Step(89): len = 456868, overlap = 106.313
PHY-3002 : Step(90): len = 458382, overlap = 98.2813
PHY-3002 : Step(91): len = 462020, overlap = 93.125
PHY-3002 : Step(92): len = 464609, overlap = 89.9063
PHY-3002 : Step(93): len = 465394, overlap = 90.7188
PHY-3002 : Step(94): len = 467428, overlap = 87.7813
PHY-3002 : Step(95): len = 471442, overlap = 79.1875
PHY-3002 : Step(96): len = 471772, overlap = 77.9375
PHY-3002 : Step(97): len = 471743, overlap = 81.0313
PHY-3002 : Step(98): len = 472834, overlap = 77.625
PHY-3002 : Step(99): len = 474086, overlap = 78
PHY-3002 : Step(100): len = 474444, overlap = 78.3438
PHY-3002 : Step(101): len = 474568, overlap = 80.0625
PHY-3002 : Step(102): len = 474678, overlap = 83.4375
PHY-3002 : Step(103): len = 474922, overlap = 83.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00022959
PHY-3002 : Step(104): len = 476260, overlap = 83.4063
PHY-3002 : Step(105): len = 484405, overlap = 68.4063
PHY-3002 : Step(106): len = 490753, overlap = 55.0313
PHY-3002 : Step(107): len = 491440, overlap = 56.125
PHY-3002 : Step(108): len = 492445, overlap = 71.5938
PHY-3002 : Step(109): len = 494430, overlap = 67.7813
PHY-3002 : Step(110): len = 495465, overlap = 72.0938
PHY-3002 : Step(111): len = 497230, overlap = 64.7813
PHY-3002 : Step(112): len = 500623, overlap = 63.6875
PHY-3002 : Step(113): len = 501693, overlap = 63.6875
PHY-3002 : Step(114): len = 502894, overlap = 67
PHY-3002 : Step(115): len = 504421, overlap = 70.5
PHY-3002 : Step(116): len = 505601, overlap = 69.5938
PHY-3002 : Step(117): len = 506935, overlap = 64.2813
PHY-3002 : Step(118): len = 507745, overlap = 61.5313
PHY-3002 : Step(119): len = 509983, overlap = 62.0313
PHY-3002 : Step(120): len = 513067, overlap = 57.9688
PHY-3002 : Step(121): len = 513856, overlap = 64.0938
PHY-3002 : Step(122): len = 513890, overlap = 63.5
PHY-3002 : Step(123): len = 514006, overlap = 63.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000401575
PHY-3002 : Step(124): len = 514997, overlap = 62.75
PHY-3002 : Step(125): len = 520065, overlap = 54
PHY-3002 : Step(126): len = 533282, overlap = 40.0313
PHY-3002 : Step(127): len = 533850, overlap = 37.5313
PHY-3002 : Step(128): len = 533797, overlap = 41.8125
PHY-3002 : Step(129): len = 534169, overlap = 48.1563
PHY-3002 : Step(130): len = 534336, overlap = 48.1563
PHY-3002 : Step(131): len = 534949, overlap = 54.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023479s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.20696e+06, over cnt = 1103(3%), over = 1600, worst = 7
PHY-1002 : len = 1.21565e+06, over cnt = 840(2%), over = 1100, worst = 5
PHY-1002 : len = 1.22278e+06, over cnt = 627(1%), over = 790, worst = 5
PHY-1002 : len = 1.23506e+06, over cnt = 362(1%), over = 433, worst = 3
PHY-1002 : len = 1.2371e+06, over cnt = 242(0%), over = 295, worst = 3
PHY-1001 : End global iterations;  1.192991s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (142.8%)

PHY-1001 : Congestion index: top1 = 76.25, top5 = 68.75, top10 = 62.50, top15 = 56.25.
PHY-3001 : End congestion estimation;  1.741523s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (127.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.480761s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77198e-05
PHY-3002 : Step(132): len = 507376, overlap = 42.875
PHY-3002 : Step(133): len = 486912, overlap = 63.875
PHY-3002 : Step(134): len = 474149, overlap = 71.0313
PHY-3002 : Step(135): len = 462026, overlap = 82.4375
PHY-3002 : Step(136): len = 450730, overlap = 92.4688
PHY-3002 : Step(137): len = 433707, overlap = 109.469
PHY-3002 : Step(138): len = 419690, overlap = 117.063
PHY-3002 : Step(139): len = 404907, overlap = 126.344
PHY-3002 : Step(140): len = 390500, overlap = 134.594
PHY-3002 : Step(141): len = 377417, overlap = 141.594
PHY-3002 : Step(142): len = 357481, overlap = 153.625
PHY-3002 : Step(143): len = 346779, overlap = 163.094
PHY-3002 : Step(144): len = 337600, overlap = 171.313
PHY-3002 : Step(145): len = 324532, overlap = 180.094
PHY-3002 : Step(146): len = 318217, overlap = 188.281
PHY-3002 : Step(147): len = 313187, overlap = 195.906
PHY-3002 : Step(148): len = 307284, overlap = 202.344
PHY-3002 : Step(149): len = 304838, overlap = 206.688
PHY-3002 : Step(150): len = 303366, overlap = 209
PHY-3002 : Step(151): len = 301809, overlap = 207.656
PHY-3002 : Step(152): len = 302795, overlap = 204.188
PHY-3002 : Step(153): len = 303569, overlap = 194.938
PHY-3002 : Step(154): len = 304230, overlap = 191.188
PHY-3002 : Step(155): len = 303553, overlap = 185.344
PHY-3002 : Step(156): len = 302304, overlap = 182.719
PHY-3002 : Step(157): len = 300806, overlap = 185.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54396e-05
PHY-3002 : Step(158): len = 308500, overlap = 175.094
PHY-3002 : Step(159): len = 313357, overlap = 168.75
PHY-3002 : Step(160): len = 319929, overlap = 157.219
PHY-3002 : Step(161): len = 326416, overlap = 146.188
PHY-3002 : Step(162): len = 331239, overlap = 133.125
PHY-3002 : Step(163): len = 338999, overlap = 113.313
PHY-3002 : Step(164): len = 341931, overlap = 101.906
PHY-3002 : Step(165): len = 342842, overlap = 97.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110879
PHY-3002 : Step(166): len = 353839, overlap = 83.9063
PHY-3002 : Step(167): len = 357382, overlap = 77.5
PHY-3002 : Step(168): len = 362503, overlap = 71.1875
PHY-3002 : Step(169): len = 368971, overlap = 59.9688
PHY-3002 : Step(170): len = 373148, overlap = 51.9375
PHY-3002 : Step(171): len = 377344, overlap = 46.0313
PHY-3002 : Step(172): len = 385095, overlap = 41.1875
PHY-3002 : Step(173): len = 387041, overlap = 38.0625
PHY-3002 : Step(174): len = 387170, overlap = 36.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000221758
PHY-3002 : Step(175): len = 403088, overlap = 24.4375
PHY-3002 : Step(176): len = 407170, overlap = 20.0313
PHY-3002 : Step(177): len = 409672, overlap = 16.5938
PHY-3002 : Step(178): len = 413210, overlap = 15.1875
PHY-3002 : Step(179): len = 419987, overlap = 13.125
PHY-3002 : Step(180): len = 425967, overlap = 11.0313
PHY-3002 : Step(181): len = 428182, overlap = 10.3125
PHY-3002 : Step(182): len = 431975, overlap = 8.71875
PHY-3002 : Step(183): len = 436450, overlap = 10.375
PHY-3002 : Step(184): len = 437017, overlap = 10.0313
PHY-3002 : Step(185): len = 435998, overlap = 11.0313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000443517
PHY-3002 : Step(186): len = 446865, overlap = 4.78125
PHY-3002 : Step(187): len = 448528, overlap = 2.6875
PHY-3002 : Step(188): len = 452331, overlap = 1.4375
PHY-3002 : Step(189): len = 456780, overlap = 0.6875
PHY-3002 : Step(190): len = 460804, overlap = 0.5625
PHY-3002 : Step(191): len = 464400, overlap = 0.9375
PHY-3002 : Step(192): len = 468954, overlap = 1.5
PHY-3002 : Step(193): len = 470980, overlap = 2.25
PHY-3002 : Step(194): len = 473555, overlap = 4.125
PHY-3002 : Step(195): len = 476319, overlap = 6.03125
PHY-3002 : Step(196): len = 476668, overlap = 7
PHY-3002 : Step(197): len = 476238, overlap = 7.40625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000887034
PHY-3002 : Step(198): len = 485254, overlap = 6.25
PHY-3002 : Step(199): len = 488041, overlap = 6.3125
PHY-3002 : Step(200): len = 490154, overlap = 6.0625
PHY-3002 : Step(201): len = 494158, overlap = 5.34375
PHY-3002 : Step(202): len = 497500, overlap = 4.65625
PHY-3002 : Step(203): len = 501852, overlap = 3.65625
PHY-3002 : Step(204): len = 504396, overlap = 3.4375
PHY-3002 : Step(205): len = 505410, overlap = 3.34375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00177407
PHY-3002 : Step(206): len = 512337, overlap = 1.875
PHY-3002 : Step(207): len = 516861, overlap = 0.75
PHY-3002 : Step(208): len = 524017, overlap = 0.5625
PHY-3002 : Step(209): len = 531427, overlap = 0.6875
PHY-3002 : Step(210): len = 534766, overlap = 0
PHY-3002 : Step(211): len = 536907, overlap = 0
PHY-3002 : Step(212): len = 536952, overlap = 0
PHY-3002 : Step(213): len = 536977, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.22673e+06, over cnt = 656(1%), over = 1002, worst = 7
PHY-1002 : len = 1.23192e+06, over cnt = 424(1%), over = 641, worst = 7
PHY-1002 : len = 1.23224e+06, over cnt = 294(0%), over = 464, worst = 7
PHY-1002 : len = 1.23291e+06, over cnt = 209(0%), over = 362, worst = 7
PHY-1002 : len = 1.22651e+06, over cnt = 135(0%), over = 245, worst = 7
PHY-1001 : End global iterations;  1.224505s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 47.50, top10 = 41.88, top15 = 38.75.
PHY-3001 : End congestion estimation;  1.952866s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (136.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.542193s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794682
PHY-3002 : Step(214): len = 533613, overlap = 11.75
PHY-3002 : Step(215): len = 523126, overlap = 8.6875
PHY-3002 : Step(216): len = 513699, overlap = 5.40625
PHY-3002 : Step(217): len = 504947, overlap = 6.875
PHY-3002 : Step(218): len = 495801, overlap = 8.9375
PHY-3002 : Step(219): len = 486471, overlap = 12.4688
PHY-3002 : Step(220): len = 475150, overlap = 13.625
PHY-3002 : Step(221): len = 463069, overlap = 14.0313
PHY-3002 : Step(222): len = 456709, overlap = 16.4688
PHY-3002 : Step(223): len = 453837, overlap = 15.6563
PHY-3002 : Step(224): len = 451411, overlap = 15.0625
PHY-3002 : Step(225): len = 449095, overlap = 16.0625
PHY-3002 : Step(226): len = 446853, overlap = 15.3438
PHY-3002 : Step(227): len = 444615, overlap = 14.2188
PHY-3002 : Step(228): len = 442460, overlap = 14.875
PHY-3002 : Step(229): len = 441000, overlap = 14.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158936
PHY-3002 : Step(230): len = 447262, overlap = 11.8438
PHY-3002 : Step(231): len = 451792, overlap = 9.6875
PHY-3002 : Step(232): len = 455908, overlap = 8.53125
PHY-3002 : Step(233): len = 461165, overlap = 7.75
PHY-3002 : Step(234): len = 462078, overlap = 7.09375
PHY-3002 : Step(235): len = 462788, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00317873
PHY-3002 : Step(236): len = 468845, overlap = 5.78125
PHY-3002 : Step(237): len = 475164, overlap = 5.53125
PHY-3002 : Step(238): len = 478108, overlap = 5.09375
PHY-3002 : Step(239): len = 479912, overlap = 5.3125
PHY-3002 : Step(240): len = 483356, overlap = 6.34375
PHY-3002 : Step(241): len = 486673, overlap = 5.3125
PHY-3002 : Step(242): len = 490051, overlap = 4.6875
PHY-3002 : Step(243): len = 491706, overlap = 4.125
PHY-3002 : Step(244): len = 492568, overlap = 4.34375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00609352
PHY-3002 : Step(245): len = 494613, overlap = 4.40625
PHY-3002 : Step(246): len = 498151, overlap = 4.4375
PHY-3002 : Step(247): len = 500855, overlap = 4.78125
PHY-3002 : Step(248): len = 503277, overlap = 4.8125
PHY-3002 : Step(249): len = 507751, overlap = 4.15625
PHY-3002 : Step(250): len = 510372, overlap = 3.59375
PHY-3002 : Step(251): len = 510900, overlap = 3.625
PHY-3002 : Step(252): len = 511823, overlap = 4.15625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0113072
PHY-3002 : Step(253): len = 512939, overlap = 4.28125
PHY-3002 : Step(254): len = 515457, overlap = 4.125
PHY-3002 : Step(255): len = 517816, overlap = 4.03125
PHY-3002 : Step(256): len = 519941, overlap = 3.9375
PHY-3002 : Step(257): len = 521900, overlap = 3.53125
PHY-3002 : Step(258): len = 524140, overlap = 3.875
PHY-3002 : Step(259): len = 525488, overlap = 3.53125
PHY-3002 : Step(260): len = 527266, overlap = 3.4375
PHY-3002 : Step(261): len = 529679, overlap = 3.34375
PHY-3002 : Step(262): len = 530636, overlap = 3.125
PHY-3002 : Step(263): len = 531187, overlap = 3.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0189601
PHY-3002 : Step(264): len = 531770, overlap = 3.28125
PHY-3002 : Step(265): len = 534767, overlap = 3.03125
PHY-3002 : Step(266): len = 537300, overlap = 3.15625
PHY-3002 : Step(267): len = 537775, overlap = 3.3125
PHY-3002 : Step(268): len = 538654, overlap = 3.78125
PHY-3002 : Step(269): len = 540237, overlap = 3.5
PHY-3002 : Step(270): len = 541327, overlap = 3.5
PHY-3002 : Step(271): len = 541936, overlap = 3.3125
PHY-3002 : Step(272): len = 543753, overlap = 3.375
PHY-3002 : Step(273): len = 544902, overlap = 2.5625
PHY-3002 : Step(274): len = 545160, overlap = 2.65625
PHY-3002 : Step(275): len = 545348, overlap = 2.59375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 73.63 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29719e+06, over cnt = 510(1%), over = 715, worst = 4
PHY-1002 : len = 1.29943e+06, over cnt = 353(1%), over = 496, worst = 4
PHY-1002 : len = 1.29963e+06, over cnt = 274(0%), over = 391, worst = 4
PHY-1002 : len = 1.29886e+06, over cnt = 201(0%), over = 301, worst = 4
PHY-1002 : len = 1.29775e+06, over cnt = 174(0%), over = 265, worst = 4
PHY-1001 : End global iterations;  1.082855s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (176.0%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 48.75, top10 = 43.75, top15 = 39.38.
PHY-1001 : End incremental global routing;  1.721932s wall, 2.515625s user + 0.015625s system = 2.531250s CPU (147.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542371s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (103.7%)

OPT-1001 : 11 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7167 has valid locations, 65 needs to be replaced
PHY-3001 : design contains 7285 instances, 5312 luts, 1712 seqs, 173 slices, 24 macros(173 instances: 107 mslices 66 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 552465
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.26028e+06, over cnt = 536(1%), over = 738, worst = 4
PHY-1002 : len = 1.26248e+06, over cnt = 366(1%), over = 501, worst = 4
PHY-1002 : len = 1.26261e+06, over cnt = 256(0%), over = 363, worst = 4
PHY-1002 : len = 1.26158e+06, over cnt = 204(0%), over = 303, worst = 4
PHY-1002 : len = 1.25736e+06, over cnt = 172(0%), over = 266, worst = 4
PHY-1001 : End global iterations;  1.195781s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (160.7%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 48.13, top10 = 42.50, top15 = 38.75.
PHY-3001 : End congestion estimation;  2.715822s wall, 3.421875s user + 0.031250s system = 3.453125s CPU (127.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.853272s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(276): len = 552053, overlap = 0
PHY-3002 : Step(277): len = 552053, overlap = 0
PHY-3002 : Step(278): len = 551867, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.25672e+06, over cnt = 207(0%), over = 301, worst = 4
PHY-1002 : len = 1.25674e+06, over cnt = 189(0%), over = 282, worst = 4
PHY-1002 : len = 1.25677e+06, over cnt = 186(0%), over = 279, worst = 4
PHY-1002 : len = 1.25651e+06, over cnt = 175(0%), over = 268, worst = 4
PHY-1002 : len = 1.25627e+06, over cnt = 172(0%), over = 265, worst = 4
PHY-1001 : End global iterations;  0.649148s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (108.3%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 48.13, top10 = 42.50, top15 = 38.75.
PHY-3001 : End congestion estimation;  1.274047s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (103.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.515388s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00917693
PHY-3002 : Step(279): len = 551792, overlap = 2.71875
PHY-3002 : Step(280): len = 551792, overlap = 2.71875
PHY-3001 : Final: Len = 551792, Over = 2.71875
PHY-3001 : End incremental placement;  5.777735s wall, 6.812500s user + 0.093750s system = 6.906250s CPU (119.5%)

OPT-1001 : End high-fanout net optimization;  8.760086s wall, 10.593750s user + 0.109375s system = 10.703125s CPU (122.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.26485e+06, over cnt = 526(1%), over = 729, worst = 4
PHY-1002 : len = 1.26734e+06, over cnt = 346(0%), over = 479, worst = 4
PHY-1002 : len = 1.26797e+06, over cnt = 259(0%), over = 366, worst = 4
PHY-1002 : len = 1.26655e+06, over cnt = 192(0%), over = 286, worst = 4
PHY-1002 : len = 1.26478e+06, over cnt = 174(0%), over = 266, worst = 4
PHY-1001 : End global iterations;  1.176053s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.75, top15 = 39.38.
OPT-1001 : End congestion update;  1.878654s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (139.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.432206s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.2%)

OPT-1001 : Start: WNS 14184 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.335960s wall, 3.031250s user + 0.046875s system = 3.078125s CPU (131.8%)

OPT-1001 : End physical optimization;  11.104480s wall, 13.640625s user + 0.156250s system = 13.796875s CPU (124.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5312 LUT to BLE ...
SYN-4008 : Packed 5312 LUT and 807 SEQ to BLE.
SYN-4003 : Packing 905 remaining SEQ's ...
SYN-4005 : Packed 876 SEQ with LUT/SLICE
SYN-4006 : 3630 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5341/5605 primitive instances ...
PHY-3001 : End packing;  1.341738s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3304 instances
RUN-1001 : 1607 mslices, 1607 lslices, 48 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7176 nets
RUN-1001 : 3025 nets have 2 pins
RUN-1001 : 3037 nets have [3 - 5] pins
RUN-1001 : 625 nets have [6 - 10] pins
RUN-1001 : 245 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3302 instances, 3214 slices, 24 macros(173 instances: 107 mslices 66 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 565321, Over = 16.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29351e+06, over cnt = 448(1%), over = 600, worst = 4
PHY-1002 : len = 1.29506e+06, over cnt = 344(0%), over = 451, worst = 4
PHY-1002 : len = 1.29507e+06, over cnt = 269(0%), over = 363, worst = 4
PHY-1002 : len = 1.29434e+06, over cnt = 222(0%), over = 302, worst = 4
PHY-1002 : len = 1.29225e+06, over cnt = 174(0%), over = 245, worst = 4
PHY-1001 : End global iterations;  1.140219s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (157.6%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 49.38, top10 = 43.75, top15 = 39.38.
PHY-3001 : End congestion estimation;  3.063534s wall, 3.687500s user + 0.031250s system = 3.718750s CPU (121.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.521003s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230441
PHY-3002 : Step(281): len = 547917, overlap = 17.75
PHY-3002 : Step(282): len = 536010, overlap = 26
PHY-3002 : Step(283): len = 528419, overlap = 25.25
PHY-3002 : Step(284): len = 519794, overlap = 28.5
PHY-3002 : Step(285): len = 512820, overlap = 38.5
PHY-3002 : Step(286): len = 505154, overlap = 39.25
PHY-3002 : Step(287): len = 497097, overlap = 39.5
PHY-3002 : Step(288): len = 491477, overlap = 46
PHY-3002 : Step(289): len = 485256, overlap = 52.25
PHY-3002 : Step(290): len = 478569, overlap = 55
PHY-3002 : Step(291): len = 473834, overlap = 54
PHY-3002 : Step(292): len = 471101, overlap = 56
PHY-3002 : Step(293): len = 464639, overlap = 57.75
PHY-3002 : Step(294): len = 462233, overlap = 58.5
PHY-3002 : Step(295): len = 460401, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000460882
PHY-3002 : Step(296): len = 472766, overlap = 46.5
PHY-3002 : Step(297): len = 476269, overlap = 44
PHY-3002 : Step(298): len = 480796, overlap = 44.25
PHY-3002 : Step(299): len = 485946, overlap = 36.5
PHY-3002 : Step(300): len = 491404, overlap = 33.5
PHY-3002 : Step(301): len = 494951, overlap = 29.25
PHY-3002 : Step(302): len = 499048, overlap = 28.75
PHY-3002 : Step(303): len = 502273, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000901129
PHY-3002 : Step(304): len = 511475, overlap = 21.75
PHY-3002 : Step(305): len = 515324, overlap = 21.5
PHY-3002 : Step(306): len = 520668, overlap = 19
PHY-3002 : Step(307): len = 527031, overlap = 16.5
PHY-3002 : Step(308): len = 531904, overlap = 15.25
PHY-3002 : Step(309): len = 534305, overlap = 12.75
PHY-3002 : Step(310): len = 538687, overlap = 14.5
PHY-3002 : Step(311): len = 543144, overlap = 14.25
PHY-3002 : Step(312): len = 545399, overlap = 15
PHY-3002 : Step(313): len = 547200, overlap = 15
PHY-3002 : Step(314): len = 549008, overlap = 15
PHY-3002 : Step(315): len = 550578, overlap = 14.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.001759
PHY-3002 : Step(316): len = 557029, overlap = 13.75
PHY-3002 : Step(317): len = 559980, overlap = 11.75
PHY-3002 : Step(318): len = 563520, overlap = 8.75
PHY-3002 : Step(319): len = 567203, overlap = 8.75
PHY-3002 : Step(320): len = 570356, overlap = 8
PHY-3002 : Step(321): len = 572383, overlap = 8.75
PHY-3002 : Step(322): len = 575258, overlap = 7.5
PHY-3002 : Step(323): len = 577274, overlap = 8
PHY-3002 : Step(324): len = 579569, overlap = 6.75
PHY-3002 : Step(325): len = 580669, overlap = 7.25
PHY-3002 : Step(326): len = 581205, overlap = 5.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00338736
PHY-3002 : Step(327): len = 584714, overlap = 6
PHY-3002 : Step(328): len = 587155, overlap = 6.5
PHY-3002 : Step(329): len = 589115, overlap = 6
PHY-3002 : Step(330): len = 591427, overlap = 6.75
PHY-3002 : Step(331): len = 593694, overlap = 7.5
PHY-3002 : Step(332): len = 595132, overlap = 6
PHY-3002 : Step(333): len = 596491, overlap = 6.25
PHY-3002 : Step(334): len = 597229, overlap = 7.25
PHY-3002 : Step(335): len = 597969, overlap = 6.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00638603
PHY-3002 : Step(336): len = 600263, overlap = 6.5
PHY-3002 : Step(337): len = 601794, overlap = 6.25
PHY-3002 : Step(338): len = 603179, overlap = 6.25
PHY-3002 : Step(339): len = 604557, overlap = 5.5
PHY-3002 : Step(340): len = 605770, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.856385s wall, 1.750000s user + 1.984375s system = 3.734375s CPU (201.2%)

PHY-3001 : Trial Legalized: Len = 618591
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4139e+06, over cnt = 475(1%), over = 569, worst = 3
PHY-1002 : len = 1.41488e+06, over cnt = 364(1%), over = 429, worst = 3
PHY-1002 : len = 1.41472e+06, over cnt = 242(0%), over = 288, worst = 3
PHY-1002 : len = 1.41317e+06, over cnt = 195(0%), over = 237, worst = 3
PHY-1002 : len = 1.41106e+06, over cnt = 156(0%), over = 190, worst = 3
PHY-1001 : End global iterations;  1.215480s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (164.5%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.25, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.987462s wall, 2.718750s user + 0.031250s system = 2.750000s CPU (138.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.550519s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000587662
PHY-3002 : Step(341): len = 596297, overlap = 3
PHY-3002 : Step(342): len = 586980, overlap = 5.75
PHY-3002 : Step(343): len = 576557, overlap = 9.25
PHY-3002 : Step(344): len = 569776, overlap = 11
PHY-3002 : Step(345): len = 564042, overlap = 12
PHY-3002 : Step(346): len = 558512, overlap = 13
PHY-3002 : Step(347): len = 551736, overlap = 16.75
PHY-3002 : Step(348): len = 549040, overlap = 17.75
PHY-3002 : Step(349): len = 544779, overlap = 19
PHY-3002 : Step(350): len = 542689, overlap = 21.5
PHY-3002 : Step(351): len = 541371, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058723s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.4%)

PHY-3001 : Legalized: Len = 549599, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022682s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.8%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 549723, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27176e+06, over cnt = 447(1%), over = 554, worst = 5
PHY-1002 : len = 1.27278e+06, over cnt = 335(0%), over = 412, worst = 5
PHY-1002 : len = 1.27342e+06, over cnt = 259(0%), over = 315, worst = 5
PHY-1002 : len = 1.27316e+06, over cnt = 206(0%), over = 248, worst = 5
PHY-1002 : len = 1.26736e+06, over cnt = 137(0%), over = 172, worst = 5
PHY-1001 : End global iterations;  1.204642s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 46.25, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.950402s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (135.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.614006s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (96.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.084473s wall, 4.609375s user + 0.031250s system = 4.640625s CPU (113.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27176e+06, over cnt = 447(1%), over = 554, worst = 5
PHY-1002 : len = 1.27278e+06, over cnt = 335(0%), over = 412, worst = 5
PHY-1002 : len = 1.27342e+06, over cnt = 259(0%), over = 315, worst = 5
PHY-1002 : len = 1.27316e+06, over cnt = 206(0%), over = 248, worst = 5
PHY-1002 : len = 1.26736e+06, over cnt = 137(0%), over = 172, worst = 5
PHY-1001 : End global iterations;  1.384494s wall, 2.140625s user + 0.031250s system = 2.171875s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 46.25, top15 = 42.50.
OPT-1001 : End congestion update;  2.139492s wall, 2.890625s user + 0.031250s system = 2.921875s CPU (136.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.481357s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (97.4%)

OPT-1001 : Start: WNS 16311 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  2.620983s wall, 3.359375s user + 0.031250s system = 3.390625s CPU (129.4%)

OPT-1001 : End physical optimization;  6.711267s wall, 8.015625s user + 0.062500s system = 8.078125s CPU (120.4%)

RUN-1003 : finish command "place" in  52.226698s wall, 95.203125s user + 8.953125s system = 104.156250s CPU (199.4%)

RUN-1004 : used memory is 826 MB, reserved memory is 810 MB, peak memory is 923 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        48
  #input                   18
  #output                  19
  #inout                   11

Utilization Statistics
#lut                     6059   out of  19600   30.91%
#reg                     1712   out of  19600    8.73%
#le                      6088
  #lut only              4376   out of   6088   71.88%
  #reg only                29   out of   6088    0.48%
  #lut&reg               1683   out of   6088   27.64%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       48   out of    188   25.53%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_IRQ        INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
   SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    key[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    key[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    key[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    key[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    key[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    key[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    key[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    key[0]         INPUT         G6        LVCMOS33          N/A           N/A        NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL     OUTPUT         D8        LVCMOS33           8            NONE       OREG    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         T9        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT        D14        LVCMOS33           8            NONE       OREG    
    SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
   SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS33           8            N/A        NONE    
     IO[6]         INOUT        M12        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT         P5        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         H5        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        G12        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA      INOUT         C7        LVCMOS33           8           PULLUP      OREG    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6088  |5898   |161    |1723   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3304 instances
RUN-1001 : 1607 mslices, 1607 lslices, 48 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7176 nets
RUN-1001 : 3025 nets have 2 pins
RUN-1001 : 3037 nets have [3 - 5] pins
RUN-1001 : 625 nets have [6 - 10] pins
RUN-1001 : 245 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27176e+06, over cnt = 447(1%), over = 554, worst = 5
PHY-1002 : len = 1.27278e+06, over cnt = 335(0%), over = 412, worst = 5
PHY-1002 : len = 1.27136e+06, over cnt = 211(0%), over = 253, worst = 5
PHY-1002 : len = 1.2546e+06, over cnt = 96(0%), over = 113, worst = 3
PHY-1002 : len = 1.22058e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.234748s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 701 to 14
PHY-1001 : End pin swap;  0.531493s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (94.1%)

PHY-1001 : End global routing;  4.512019s wall, 5.109375s user + 0.015625s system = 5.125000s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 83520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.221608s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (105.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 103272, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.620599s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 103232, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012540s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 103224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.007633s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 999336, over cnt = 766(0%), over = 769, worst = 2
PHY-1001 : End Routed; 42.264298s wall, 62.578125s user + 0.671875s system = 63.250000s CPU (149.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6941(0%) critical/total net(s), WNS 6.873ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  2.350927s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (101.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 998368, over cnt = 335(0%), over = 336, worst = 2
PHY-1001 : End DR Iter 1; 1.619811s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (146.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 999832, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 2; 0.923216s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (123.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.00125e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 3; 0.295559s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (105.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.00156e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.00156e+06
PHY-1001 : End DR Iter 4; 0.113747s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (123.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  59.647596s wall, 80.375000s user + 0.937500s system = 81.312500s CPU (136.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  64.654977s wall, 85.968750s user + 0.968750s system = 86.937500s CPU (134.5%)

RUN-1004 : used memory is 999 MB, reserved memory is 983 MB, peak memory is 1402 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        48
  #input                   18
  #output                  19
  #inout                   11

Utilization Statistics
#lut                     6059   out of  19600   30.91%
#reg                     1712   out of  19600    8.73%
#le                      6088
  #lut only              4376   out of   6088   71.88%
  #reg only                29   out of   6088    0.48%
  #lut&reg               1683   out of   6088   27.64%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       48   out of    188   25.53%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_IRQ        INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
   SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    key[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    key[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    key[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    key[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    key[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    key[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    key[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    key[0]         INPUT         G6        LVCMOS33          N/A           N/A        NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  PAJ_IIC_SCL     OUTPUT         D8        LVCMOS33           8            NONE       OREG    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         T9        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT        D14        LVCMOS33           8            NONE       OREG    
    SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
   SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS33           8            N/A        NONE    
     IO[6]         INOUT        M12        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT         P5        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         H5        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        G12        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA      INOUT         C7        LVCMOS33           8           PULLUP      OREG    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6088  |5898   |161    |1723   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2974  
    #2          2       2068  
    #3          3       512   
    #4          4       457   
    #5        5-10      654   
    #6        11-50     438   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.60            

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.090072s wall, 3.828125s user + 0.218750s system = 4.046875s CPU (98.9%)

RUN-1004 : used memory is 1001 MB, reserved memory is 984 MB, peak memory is 1402 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 34168, tnet num: 7130, tinst num: 3302, tnode num: 38887, tedge num: 57475.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.339816s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.1%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1001 MB, peak memory is 1402 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7130 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.724208s wall, 2.656250s user + 0.046875s system = 2.703125s CPU (99.2%)

RUN-1004 : used memory is 1439 MB, reserved memory is 1427 MB, peak memory is 1439 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3304
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7176, pip num: 81847
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2920 valid insts, and 223429 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  13.309086s wall, 89.625000s user + 0.265625s system = 89.890625s CPU (675.4%)

RUN-1004 : used memory is 1537 MB, reserved memory is 1525 MB, peak memory is 1651 MB
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.682573s wall, 1.453125s user + 0.093750s system = 1.546875s CPU (91.9%)

RUN-1004 : used memory is 276 MB, reserved memory is 1640 MB, peak memory is 1651 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.100731s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 306 MB, reserved memory is 1671 MB, peak memory is 1651 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.278084s wall, 1.718750s user + 0.109375s system = 1.828125s CPU (19.7%)

RUN-1004 : used memory is 264 MB, reserved memory is 1629 MB, peak memory is 1651 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.467235s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.1%)

RUN-1004 : used memory is 301 MB, reserved memory is 1663 MB, peak memory is 1651 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.135768s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 1673 MB, peak memory is 1651 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.093055s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (19.9%)

RUN-1004 : used memory is 269 MB, reserved memory is 1631 MB, peak memory is 1651 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.483313s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (100.1%)

RUN-1004 : used memory is 334 MB, reserved memory is 1681 MB, peak memory is 1651 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.130856s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 343 MB, reserved memory is 1691 MB, peak memory is 1651 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.104468s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (19.6%)

RUN-1004 : used memory is 301 MB, reserved memory is 1649 MB, peak memory is 1651 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task8\td\Task8.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task8/td/Task8.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task8/td/Task8.bit" in  1.400322s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (100.4%)

RUN-1004 : used memory is 357 MB, reserved memory is 1687 MB, peak memory is 1651 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.092289s wall, 0.234375s user + 0.109375s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 366 MB, reserved memory is 1696 MB, peak memory is 1651 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task8\td\Task8.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.975898s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (20.9%)

RUN-1004 : used memory is 324 MB, reserved memory is 1654 MB, peak memory is 1651 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.421277s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (102.2%)

RUN-1004 : used memory is 359 MB, reserved memory is 1688 MB, peak memory is 1651 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.065036s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 368 MB, reserved memory is 1696 MB, peak memory is 1651 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.980363s wall, 1.750000s user + 0.093750s system = 1.843750s CPU (20.5%)

RUN-1004 : used memory is 326 MB, reserved memory is 1654 MB, peak memory is 1651 MB
GUI-1001 : Download success!
