#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr 26 19:04:41 2023
# Process ID: 127692
# Current directory: E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1
# Command line: vivado.exe -log hevc_encoder_system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hevc_encoder_system_top.tcl
# Log file: E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/hevc_encoder_system_top.vds
# Journal file: E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1\vivado.jou
# Running On: JingDevice, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
source hevc_encoder_system_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/ZynqLearning/code/IP/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.ip_user_files/uisrc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/utils_1/imports/synth_1/hdmi2rgb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/utils_1/imports/synth_1/hdmi2rgb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1636.305 ; gain = 0.000
Command: synth_design -top hevc_encoder_system_top -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 121940
WARNING: [Synth 8-9971] redeclaration of ansi port 'iic_busy' is not allowed [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:46]
WARNING: [Synth 8-9971] redeclaration of ansi port 'iic_scl' is not allowed [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:47]
WARNING: [Synth 8-9971] redeclaration of ansi port 'rd_data' is not allowed [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:56]
WARNING: [Synth 8-9971] redeclaration of ansi port 'sda_dg' is not allowed [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:112]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uii2c' with formal parameter declaration list [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.020 ; gain = 57.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hevc_encoder_system_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi2yuv_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/hdmi2yuv_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi2rgb' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/hdmi2rgb.v:1]
INFO: [Synth 8-6157] synthesizing module 'uicfg7611' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:1]
INFO: [Synth 8-6157] synthesizing module 'uii2c' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:1]
	Parameter WMEN_LEN bound to: 4 - type: integer 
	Parameter RMEN_LEN bound to: 1 - type: integer 
	Parameter CLK_DIV bound to: 16'b0000000111110011 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:97772]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:97772]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:118]
INFO: [Synth 8-6155] done synthesizing module 'uii2c' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uii2c.v:1]
WARNING: [Synth 8-7071] port 'sda_dg' of module 'uii2c' is unconnected for instance 'uii2c_inst' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:74]
WARNING: [Synth 8-7023] instance 'uii2c_inst' of module 'uii2c' has 11 connections declared, but only 10 given [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:74]
INFO: [Synth 8-6157] synthesizing module 'ui7611reg' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/ui7611reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ui7611reg' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/ui7611reg.v:1]
WARNING: [Synth 8-689] width (24) of port connection 'REG_DATA' does not match port width (32) of module 'ui7611reg' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:92]
INFO: [Synth 8-6155] done synthesizing module 'uicfg7611' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi2rgb' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/hdmi2rgb.v:1]
INFO: [Synth 8-6157] synthesizing module 'rgb2yuv' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/rgb2yuv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rgb2yuv' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/rgb2yuv.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
	Parameter DATA_IN_WIDTH bound to: 8 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_merge' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge__parameterized0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
	Parameter DATA_IN_WIDTH bound to: 16 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_merge__parameterized0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi2yuv_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hdmi2yuv/hdmi2yuv_top.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'y_o' does not match port width (128) of module 'hdmi2yuv_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_top.v:100]
WARNING: [Synth 8-689] width (1) of port connection 'uv_o' does not match port width (128) of module 'hdmi2yuv_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_top.v:101]
INFO: [Synth 8-6157] synthesizing module 'exif_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/exif_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'video_in_buffer' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/video_in_buffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_fifo' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/pixel_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_fifo' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/pixel_fifo_stub.v:5]
WARNING: [Synth 8-7071] port 'full' of module 'pixel_fifo' is unconnected for instance 'pixel_y_fifo' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/video_in_buffer.v:62]
WARNING: [Synth 8-7023] instance 'pixel_y_fifo' of module 'pixel_fifo' has 14 connections declared, but only 13 given [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/video_in_buffer.v:62]
WARNING: [Synth 8-7071] port 'full' of module 'pixel_fifo' is unconnected for instance 'pixel_uv_fifo' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/video_in_buffer.v:79]
WARNING: [Synth 8-7023] instance 'pixel_uv_fifo' of module 'pixel_fifo' has 14 connections declared, but only 13 given [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/video_in_buffer.v:79]
INFO: [Synth 8-6155] done synthesizing module 'video_in_buffer' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/video_in_buffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_wrapper' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:12]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_axi_interconnect_0_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:423]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_N3ZCL2' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:803]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_auto_us_df_0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_auto_us_df_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_auto_us_df_0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_auto_us_df_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'fdma_mig_ddr_auto_us_df_0' is unconnected for instance 'auto_us_df' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:1141]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'fdma_mig_ddr_auto_us_df_0' is unconnected for instance 'auto_us_df' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:1141]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'fdma_mig_ddr_auto_us_df_0' has 76 connections declared, but only 74 given [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:1141]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_s00_regslice_0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_s00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_s00_regslice_0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_s00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_N3ZCL2' (0#1) [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:803]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_axi_interconnect_0_0' (0#1) [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:423]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_clk_wiz_0_0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_clk_wiz_0_0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_mig_7series_0_1' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_mig_7series_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_mig_7series_0_1' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_mig_7series_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'fdma_mig_ddr_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:302]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'fdma_mig_ddr_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:302]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'fdma_mig_ddr_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:302]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'fdma_mig_ddr_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:302]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'fdma_mig_ddr_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:302]
WARNING: [Synth 8-7071] port 'device_temp' of module 'fdma_mig_ddr_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:302]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'fdma_mig_ddr_mig_7series_0_1' has 63 connections declared, but only 57 given [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:302]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_proc_sys_reset_0_0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_proc_sys_reset_0_0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:360]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:360]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:360]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:360]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'fdma_mig_ddr_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:360]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_uiFDMA_0_0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_uiFDMA_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_uiFDMA_0_0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/.Xil/Vivado-127692-JingDevice/realtime/fdma_mig_ddr_uiFDMA_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M_AXI_WID' of module 'fdma_mig_ddr_uiFDMA_0_0' is unconnected for instance 'uiFDMA_0' [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:367]
WARNING: [Synth 8-7023] instance 'uiFDMA_0' of module 'fdma_mig_ddr_uiFDMA_0_0' has 54 connections declared, but only 53 given [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:367]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr' (0#1) [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_wrapper' (0#1) [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'exif_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/exif/exif_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'h265enc_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/enc_top.v:32]
INFO: [Synth 8-6157] synthesizing module 'enc_ctrl' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/enc_ctrl.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/enc_ctrl.v:448]
INFO: [Synth 8-6155] done synthesizing module 'enc_ctrl' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/enc_ctrl.v:34]
INFO: [Synth 8-6157] synthesizing module 'fetch_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch_wrapper' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_wrapper.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_wrapper.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_wrapper.v:369]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_wrapper.v:762]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_wrapper.v:783]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_wrapper.v:840]
INFO: [Synth 8-6155] done synthesizing module 'fetch_wrapper' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'fetch_cur_luma' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_luma.v:31]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_luma.v:945]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_luma.v:987]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_luma.v:1108]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_luma.v:1151]
INFO: [Synth 8-6157] synthesizing module 'mem_lipo_1p_128x64x4' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/mem_lipo_1p_128x64x4.v:24]
INFO: [Synth 8-6157] synthesizing module 'buf_ram_1p_128x64' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/buf_ram_1p_128x64.v:18]
INFO: [Synth 8-6157] synthesizing module 'ram_1p' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 64 - type: integer 
	Parameter Addr_Width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'buf_ram_1p_128x64' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/buf_ram_1p_128x64.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mem_lipo_1p_128x64x4' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/mem_lipo_1p_128x64x4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cur_luma' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_luma.v:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_ref_luma' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_luma.v:31]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_luma.v:271]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_luma.v:318]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_luma.v:365]
INFO: [Synth 8-6157] synthesizing module 'fetch_rf_1p_128x512' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_rf_1p_128x512.v:24]
INFO: [Synth 8-6157] synthesizing module 'rf_1p' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/rf_1p.v:21]
	Parameter Word_Width bound to: 512 - type: integer 
	Parameter Addr_Width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rf_1p' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/rf_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fetch_rf_1p_128x512' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_rf_1p_128x512.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ref_luma' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_luma.v:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_cur_chroma' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_chroma.v:27]
INFO: [Synth 8-6157] synthesizing module 'mem_lipo_1p_64x64x4' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/mem_lipo_1p_64x64x4.v:24]
INFO: [Synth 8-6157] synthesizing module 'buf_ram_1p_64x64' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/buf_ram_1p_64x64.v:18]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 64 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'buf_ram_1p_64x64' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/buf_ram_1p_64x64.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mem_lipo_1p_64x64x4' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/mem_lipo_1p_64x64x4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cur_chroma' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_cur_chroma.v:27]
INFO: [Synth 8-6157] synthesizing module 'fetch_ref_chroma' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_chroma.v:29]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_chroma.v:219]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_chroma.v:278]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_chroma.v:454]
INFO: [Synth 8-6157] synthesizing module 'fetch_rf_1p_64x256' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_rf_1p_64x256.v:24]
INFO: [Synth 8-6157] synthesizing module 'rf_1p__parameterized0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/rf_1p.v:21]
	Parameter Word_Width bound to: 256 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rf_1p__parameterized0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/rf_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fetch_rf_1p_64x256' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_rf_1p_64x256.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ref_chroma' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_ref_chroma.v:29]
INFO: [Synth 8-6157] synthesizing module 'fetch_db' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_db.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_db.v:195]
INFO: [Synth 8-6157] synthesizing module 'mem_bilo_db' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/mem_bilo_db.v:28]
INFO: [Synth 8-6157] synthesizing module 'fetch_ram_2p_64x208' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_ram_2p_64x208.v:27]
INFO: [Synth 8-6157] synthesizing module 'sram_tp_be_behave' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_tp_be_behave.v:11]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 64 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_tp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_tp_be_behave.v:76]
INFO: [Synth 8-6155] done synthesizing module 'sram_tp_be_behave' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_tp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ram_2p_64x208' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_ram_2p_64x208.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_bilo_db' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/mem_bilo_db.v:28]
INFO: [Synth 8-6157] synthesizing module 'fetch_ram_1p_128x32' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_ram_1p_128x32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized1' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 128 - type: integer 
	Parameter Addr_Width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized1' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ram_1p_128x32' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/fetch_ram_1p_128x32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_db' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_db.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fetch_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'enc_core' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/enc_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'prei_top_buf' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/prei_top_buf.v:16]
INFO: [Synth 8-6157] synthesizing module 'prei_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/prei_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'hevc_md_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/hevc_md_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'md_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/md_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'md_fetch' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/md_fetch.v:7]
INFO: [Synth 8-6155] done synthesizing module 'md_fetch' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/md_fetch.v:7]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/control.v:11]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/control.v:11]
INFO: [Synth 8-6157] synthesizing module 'gxgy' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/gxgy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gxgy' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/gxgy.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'compare' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/compare.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/compare.v:7]
INFO: [Synth 8-6157] synthesizing module 'dc_planar' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/DC_Plannar.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dc_planar' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/DC_Plannar.v:7]
INFO: [Synth 8-6155] done synthesizing module 'md_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/md_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'fetch8x8' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/fetch8x8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetch8x8' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/fetch8x8.v:9]
INFO: [Synth 8-6157] synthesizing module 'mode_write' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/mode_write.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mode_write' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/mode_write.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hevc_md_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/hevc_md_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'rate_control' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/rate_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rate_control' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/rate_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'prei_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/prei_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'prei_md_ram_sp_85x6' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/prei_md_ram_sp_85x6.v:11]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized2' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 8 - type: integer 
	Parameter Addr_Width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized2' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'prei_md_ram_sp_85x6' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/prei_md_ram_sp_85x6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'prei_top_buf' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/prei_top_buf.v:16]
INFO: [Synth 8-6157] synthesizing module 'posi_top_buf' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/posi_top_buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'posi_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_ctrl' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_ctrl.v:12]
	Parameter TRA_MODE_PRE bound to: 0 - type: integer 
	Parameter TRA_MODE_POS bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_ctrl.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_ctrl.v:167]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_ctrl.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_ctrl.v:322]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_ctrl.v:352]
INFO: [Synth 8-6155] done synthesizing module 'posi_ctrl' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_ctrl.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_transfer' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_transfer.v:12]
	Parameter MODE_PRE bound to: 0 - type: integer 
	Parameter MODE_POS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_transfer' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_transfer.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_reference' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:728]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:834]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1019]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1077]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1458]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1529]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1557]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1605]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1737]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1755]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1788]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:1863]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2114]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2132]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2166]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2241]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2492]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2510]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2538]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:2586]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:3200]
INFO: [Synth 8-6155] done synthesizing module 'posi_reference' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:20]
INFO: [Synth 8-6157] synthesizing module 'posi_prediction' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_prediction.v:12]
INFO: [Synth 8-6157] synthesizing module 'intra_pred' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_pred.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_pred.v:784]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_pred.v:887]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_pred.v:990]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_pred.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'intra_pred' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_pred.v:30]
INFO: [Synth 8-6155] done synthesizing module 'posi_prediction' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_prediction.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_buffer' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_buffer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_buffer' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_buffer.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost_engine' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost_engine.v:17]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost_engine' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost_engine.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost_transpose' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost_transpose.v:17]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost_transpose' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost_transpose.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost_engine__parameterized0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost_engine.v:17]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost_engine__parameterized0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost_engine.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_rate_estimation' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:12]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:173]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:186]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:195]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:212]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:225]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:210]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:265]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:278]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:287]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:304]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:317]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:326]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:302]
INFO: [Synth 8-6155] done synthesizing module 'posi_rate_estimation' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_rate_estimation.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_partition_decision' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_partition_decision.v:17]
INFO: [Synth 8-6155] done synthesizing module 'posi_partition_decision' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_partition_decision.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_memory_wrapper' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_memory_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_240x32' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_240x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'sram_sp_be_behave' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:11]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sram_sp_be_behave' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_240x32' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_240x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_256x32' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_256x32.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_256x32' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_256x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_1024x32' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_1024x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'sram_sp_be_behave__parameterized0' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:11]
	Parameter ADR_WD bound to: 10 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sram_sp_be_behave__parameterized0' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_1024x32' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_1024x32.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_memory_wrapper' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_memory_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_top.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/posi_top_buf.v:193]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/posi_top_buf.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/posi_top_buf.v:225]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/posi_top_buf.v:241]
INFO: [Synth 8-6157] synthesizing module 'posi_md_ram_sp_64x6' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/posi_md_ram_sp_64x6.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized3' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 8 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized3' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'posi_md_ram_sp_64x6' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/posi_md_ram_sp_64x6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_top_buf' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/posi_top_buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'ime_top_buf' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/ime_top_buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'ime_top' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'ime_transfer' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:173]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:194]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:217]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:275]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:328]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:349]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:372]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:395]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:430]
INFO: [Synth 8-6155] done synthesizing module 'ime_transfer' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_transfer.v:41]
INFO: [Synth 8-6157] synthesizing module 'ime_ver_mem' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:1150]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:1159]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:1147]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:1174]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:2221]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:2230]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:2218]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_be_192x512' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_be_192x512.v:12]
INFO: [Synth 8-6157] synthesizing module 'sram_sp_be_behave__parameterized1' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:11]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 512 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sram_sp_be_behave__parameterized1' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_be_192x512' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ram_sp_be_192x512.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ime_ver_mem' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ver_mem.v:10]
INFO: [Synth 8-6157] synthesizing module 'ime_ctrl' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ctrl.v:10]
	Parameter CMD_NUM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ctrl.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ctrl.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ctrl.v:210]
INFO: [Synth 8-6155] done synthesizing module 'ime_ctrl' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'ime_addressing' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:380]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:400]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:441]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:568]
INFO: [Synth 8-6155] done synthesizing module 'ime_addressing' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_addressing.v:27]
INFO: [Synth 8-6157] synthesizing module 'ime_dat_array' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_dat_array.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_dat_array.v:3268]
INFO: [Synth 8-6155] done synthesizing module 'ime_dat_array' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_dat_array.v:12]
INFO: [Synth 8-6157] synthesizing module 'ime_sad_array' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_sad_array.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ime_sad_array' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_sad_array.v:12]
INFO: [Synth 8-6157] synthesizing module 'ime_cost_store' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_cost_store.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ime_cost_store' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_cost_store.v:12]
INFO: [Synth 8-6157] synthesizing module 'ime_partition_decision' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision.v:546]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision.v:765]
INFO: [Synth 8-6157] synthesizing module 'ime_partition_decision_engine' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision_engine.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ime_partition_decision_engine' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision_engine.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision.v:842]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision.v:877]
INFO: [Synth 8-6155] done synthesizing module 'ime_partition_decision' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_partition_decision.v:12]
INFO: [Synth 8-6157] synthesizing module 'ime_mv_dump' [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_mv_dump.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ime_mv_dump' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_mv_dump.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ime_glue_logic' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_top.v:691]
INFO: [Synth 8-6155] done synthesizing module 'ime_top' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/ime/ime_top.v:17]
	Parameter Word_Width bound to: 13 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized4' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ime_mv_ram_sp_64x13' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/mem/ime_mv_ram_sp_64x13.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ime_top_buf' (0#1) [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/ime_top_buf.v:22]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TYPE bound to: 0 - type: integer 
	Parameter HOR bound to: 1 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter IN_EXPAND bound to: 0 - type: integer 
	Parameter OUT_EXPAND bound to: 1 - type: integer 
	Parameter TYPE bound to: 1 - type: integer 
	Parameter HOR bound to: 1 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter IN_EXPAND bound to: 0 - type: integer 
	Parameter OUT_EXPAND bound to: 1 - type: integer 
	Parameter TYPE bound to: 2 - type: integer 
	Parameter HOR bound to: 1 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter IN_EXPAND bound to: 0 - type: integer 
	Parameter OUT_EXPAND bound to: 1 - type: integer 
	Parameter TYPE bound to: 0 - type: integer 
	Parameter HOR bound to: 0 - type: integer 
	Parameter LAST bound to: 1 - type: integer 
	Parameter IN_EXPAND bound to: 0 - type: integer 
	Parameter OUT_EXPAND bound to: 0 - type: integer 
	Parameter TYPE bound to: 0 - type: integer 
	Parameter HOR bound to: 0 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter IN_EXPAND bound to: 1 - type: integer 
	Parameter OUT_EXPAND bound to: 0 - type: integer 
	Parameter TYPE bound to: 1 - type: integer 
	Parameter HOR bound to: 0 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter IN_EXPAND bound to: 1 - type: integer 
	Parameter OUT_EXPAND bound to: 0 - type: integer 
	Parameter TYPE bound to: 1 - type: integer 
	Parameter HOR bound to: 0 - type: integer 
	Parameter LAST bound to: 1 - type: integer 
	Parameter IN_EXPAND bound to: 0 - type: integer 
	Parameter OUT_EXPAND bound to: 0 - type: integer 
	Parameter TYPE bound to: 2 - type: integer 
	Parameter HOR bound to: 0 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter IN_EXPAND bound to: 1 - type: integer 
	Parameter OUT_EXPAND bound to: 0 - type: integer 
	Parameter TYPE bound to: 2 - type: integer 
	Parameter HOR bound to: 0 - type: integer 
	Parameter LAST bound to: 1 - type: integer 
	Parameter IN_EXPAND bound to: 0 - type: integer 
	Parameter OUT_EXPAND bound to: 0 - type: integer 
	Parameter DATAIN_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter INPUT_BITS bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_cost.v:228]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_cost.v:238]
	Parameter Word_Width bound to: 20 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
	Parameter Word_Width bound to: 20 - type: integer 
	Parameter Addr_Width bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:429]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:682]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:974]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:983]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:992]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1013]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1113]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1118]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1127]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1148]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1277]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1286]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1295]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:1316]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_top.v:907]
	Parameter ADR_WD bound to: 7 - type: integer 
	Parameter DAT_WD bound to: 64 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/fme_top_buf.v:332]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/fme_top_buf.v:350]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/fme_top_buf.v:368]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/fme_top_buf.v:384]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/fme_top_buf.v:393]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/fme_top_buf.v:402]
	Parameter Word_Width bound to: 20 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ctrl.v:354]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ctrl.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ctrl.v:505]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:472]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:536]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:667]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:749]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:768]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:815]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:834]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:868]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1091]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1119]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1137]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1165]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1213]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1323]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1341]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1374]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1449]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:1678]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:2480]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:2711]
	Parameter ADR_WD bound to: 9 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
	Parameter ADR_WD bound to: 11 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
	Parameter Word_Width bound to: 16 - type: integer 
	Parameter Addr_Width bound to: 5 - type: integer 
	Parameter ADR_WD bound to: 5 - type: integer 
	Parameter DAT_WD bound to: 64 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_tp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_tp_be_behave.v:76]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 128 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1060]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1069]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1090]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 64 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
	Parameter ADR_WD bound to: 6 - type: integer 
	Parameter DAT_WD bound to: 23 - type: integer 
	Parameter COL_WD bound to: 23 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:215]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:223]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:231]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:437]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:444]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:490]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:541]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:900]
	Parameter Word_Width bound to: 16 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
	Parameter Word_Width bound to: 32 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:401]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:414]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:426]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:438]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:450]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:462]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:566]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:585]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:819]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:832]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:844]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:856]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_mv.v:201]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_filter.v:446]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/sao_top.v:386]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_se_prepare_intra_luma.v:221]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_se_prepare_tu.v:740]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ulow_refine.v:670]
WARNING: [Synth 8-324] index 2 out of range [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_ctrl.v:164]
WARNING: [Synth 8-324] index 3 out of range [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_ctrl.v:165]
WARNING: [Synth 8-6014] Unused sequential element pre_l_start_o_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/top/enc_ctrl.v:358]
WARNING: [Synth 8-3848] Net ext_store_ready_o in module/entity fetch_db does not have driver. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fetch/fetch_db.v:87]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_x_d2_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:518]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_y_d2_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:519]
WARNING: [Synth 8-6014] Unused sequential element cnt_raw_d2_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:520]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_x_d3_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:537]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_y_d3_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:538]
WARNING: [Synth 8-6014] Unused sequential element cnt_raw_d3_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:539]
WARNING: [Synth 8-6014] Unused sequential element cnt_raw_done_d3_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_reference.v:540]
WARNING: [Synth 8-6014] Unused sequential element ref_x32_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_pred.v:539]
WARNING: [Synth 8-6014] Unused sequential element cnt_done_d1_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost.v:395]
WARNING: [Synth 8-6014] Unused sequential element cnt_done_d2_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/posi/posi_satd_cost.v:397]
WARNING: [Synth 8-6014] Unused sequential element cnt_hor_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_ip_quarter_ver.v:487]
WARNING: [Synth 8-6014] Unused sequential element cnt_ref_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_ip_quarter_ver.v:519]
WARNING: [Synth 8-6014] Unused sequential element refpel_valid_d_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_interpolator_8x8.v:510]
WARNING: [Synth 8-6014] Unused sequential element mv_wr_x_cnt_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:857]
WARNING: [Synth 8-6014] Unused sequential element mv_wr_y_cnt_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/fme/fme_skip.v:858]
WARNING: [Synth 8-6014] Unused sequential element frame_flag_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/rec/rec_intra/intra_ref.v:611]
WARNING: [Synth 8-6014] Unused sequential element out_rec_blk_15_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/dbsao_datapath.v:897]
WARNING: [Synth 8-3936] Found unconnected internal register 'pu_hor_reg' and it is trimmed from '17' to '16' bits. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'tu_hor_reg' and it is trimmed from '17' to '16' bits. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/db/db_bs.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'luma_mode_dir_r_reg' and it is trimmed from '6' to '5' bits. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_se_prepare_intra_luma.v:167]
WARNING: [Synth 8-6014] Unused sequential element cbf_4x4_0_0_r_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_se_prepare_coeff.v:1196]
WARNING: [Synth 8-7137] Register out_binsidx_0_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_binsort.v:1869]
WARNING: [Synth 8-7137] Register out_binsidx_1_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_binsort.v:1870]
WARNING: [Synth 8-7137] Register out_binsidx_2_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_binsort.v:1871]
WARNING: [Synth 8-7137] Register out_binsidx_3_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_binsort.v:1872]
WARNING: [Synth 8-7137] Register mpstable_reg[0] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[1] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[2] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[3] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[4] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[5] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[6] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[7] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[8] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[9] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[10] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[11] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[12] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[13] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[14] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[15] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[16] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[17] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[18] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[19] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[20] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[21] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[22] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[23] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[24] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[25] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[26] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[27] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[28] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[29] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[30] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[31] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[32] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[33] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[34] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[35] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[36] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[37] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[38] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[39] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[40] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[41] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[42] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[43] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[44] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[45] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[46] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[47] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[48] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[49] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[50] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[51] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[52] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[53] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[54] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[55] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[56] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[57] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[58] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[59] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[60] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[61] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[62] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[63] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[64] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[65] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[66] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[67] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[68] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[69] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[70] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[71] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[72] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[73] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[74] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[75] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[76] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[77] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[78] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[79] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[80] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[81] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[82] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[83] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[84] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[85] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[86] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[87] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[88] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[89] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[90] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[91] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[92] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[93] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[94] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[95] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_ucontext.v:476]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element next_range_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_urange4.v:183]
WARNING: [Synth 8-6014] Unused sequential element bins_bina2bitpack_reg was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/cabac/cabac_top.v:871]
WARNING: [Synth 8-6014] Unused sequential element video_frame_baseaddr_reg[1] was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_ctrl.v:162]
WARNING: [Synth 8-6014] Unused sequential element video_frame_baseaddr_reg[0] was removed.  [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_ctrl.v:162]
WARNING: [Synth 8-3848] Net hevc_exif_done_o in module/entity hevc_encoder_system_ctrl does not have driver. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/hevc_encoder_system_ctrl.v:25]
WARNING: [Synth 8-7129] Port pixel_buffer_empty_i in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[13] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[12] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[11] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[10] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[9] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[8] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[7] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[6] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[5] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[4] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[3] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[2] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[1] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_buffer_rd_cnt_i[0] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[13] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[12] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[11] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[10] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[9] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[8] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[7] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[6] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[5] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[4] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[3] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[2] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[1] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_last_block_cnt_i[0] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fdma_busy_i in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_mode_i[4] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_mode_i[3] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_mode_i[2] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_mode_i[1] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_mode_i[0] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[11] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[10] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[9] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[8] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[7] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[6] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[5] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[4] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[3] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[2] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[1] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_x_i[0] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[11] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[10] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[9] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[8] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[7] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[6] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[5] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[4] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[3] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[2] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[1] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_y_i[0] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[7] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[6] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[5] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[4] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[3] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[2] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[1] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_width_i[0] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[7] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[6] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[5] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[4] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[3] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[2] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[1] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port hevc_exif_height_i[0] in module hevc_encoder_system_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdy in module cabac_bina_lut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ec_coe_rd_addr_i[8] in module coe_addr_trans is either unconnected or has no load
WARNING: [Synth 8-7129] Port coeff_type_i[0] in module cabac_se_prepare_sig_coeff_ctx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_slice_type_i in module cabac_se_prepare_amplitude_of_coeff is either unconnected or has no load
WARNING: [Synth 8-7129] Port etype_i[0] in module cabac_se_prepare_coeff_last_sig_xy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[23] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[22] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[21] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[20] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[19] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[18] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[11] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[10] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[9] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[8] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[7] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[6] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[23] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[22] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[21] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[20] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[19] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[18] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[17] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[16] in module cabac_se_prepare_intra is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:01:26 . Memory (MB): peak = 3563.289 ; gain = 1926.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 3582.629 ; gain = 1946.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 3582.629 ; gain = 1946.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 4084.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/uiFDMA_0'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/uiFDMA_0'
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/auto_us_df'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/auto_us_df'
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/proc_sys_reset_0'
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/mig_7series_0'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/mig_7series_0'
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/clk_wiz_0'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc] for cell 'exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/clk_wiz_0'
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_y_fifo_in_context.xdc] for cell 'exif_top/video_in_buffer/pixel_y_fifo'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_y_fifo_in_context.xdc] for cell 'exif_top/video_in_buffer/pixel_y_fifo'
Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_y_fifo_in_context.xdc] for cell 'exif_top/video_in_buffer/pixel_uv_fifo'
Finished Parsing XDC File [e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_y_fifo_in_context.xdc] for cell 'exif_top/video_in_buffer/pixel_uv_fifo'
Parsing XDC File [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_i'. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'clk_i'. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'hs_i'. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'hs_i'. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'vs_i'. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'vs_i'. [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc:66]
Finished Parsing XDC File [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/hevc_encoder_system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/constrs_1/new/hevc_encoder_system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hevc_encoder_system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hevc_encoder_system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.runs/synth_1/dont_touch.xdc]
write_xdc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5598.215 ; gain = 104.754
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 5601.391 ; gain = 1.055
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5601.406 ; gain = 0.016
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'exif_top/video_in_buffer/pixel_uv_fifo' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'exif_top/video_in_buffer/pixel_y_fifo' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:04:32 . Memory (MB): peak = 5629.133 ; gain = 3992.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:04:32 . Memory (MB): peak = 5629.133 ; gain = 3992.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[10]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[10]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[11]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[11]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[12]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[12]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[13]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[13]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[14]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[14]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[4]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[4]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[5]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[5]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[6]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[6]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[7]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[7]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[8]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[8]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[9]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[9]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ba[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ba[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ba[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ba[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ba[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ba[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_cas_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_cas_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ck_n[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ck_n[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ck_p[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ck_p[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_cke[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_cke[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_cs_n[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_cs_n[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[10]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[10]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[11]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[11]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[12]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[12]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[13]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[13]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[14]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[14]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[15]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[15]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[16]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[16]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[17]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[17]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[18]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[18]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[19]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[19]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[20]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[20]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[21]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[21]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[22]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[22]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[23]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[23]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[24]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[24]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[25]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[25]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[26]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[26]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[27]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[27]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[28]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[28]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[29]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[29]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[30]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[30]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[31]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[31]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[4]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[4]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[5]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[5]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[6]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[6]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[7]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[7]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[8]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[8]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[9]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[9]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[1]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[2]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[3]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_odt[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_odt[0]. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ras_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ras_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_reset_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_reset_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_we_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_we_n. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1/fdma_mig_ddr_mig_7series_0_1_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M_i. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M_i. (constraint file  e:/Project/xk265/hevc_encoder_system/hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/uiFDMA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/video_in_buffer/pixel_uv_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exif_top/video_in_buffer/pixel_y_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:04:32 . Memory (MB): peak = 5629.133 ; gain = 3992.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:02:34 ; elapsed = 00:05:15 . Memory (MB): peak = 5629.133 ; gain = 3992.828
---------------------------------------------------------------------------------
intra_top__GC0ime_sad_array__GB7case__1871_sram_sp_be_behave__parameterized1__GDre_level0__GCB0hdmi2yuv_top__GC0ime_cost_store__GB5sao_top__GB1rec_buf_rec_rot__GC0re__GC0fme_buf_wrapperime_sad_array__GB2fme_satd_8x8fme_ip_quarter_ver__GB0re_level1__GB1ime_sad_array__GB9re_level0__GCB6rec_buf_cef__GCM0quan__GB0ime_ver_mem__GC0posi_reference__GB0cabac_ucontext__GB0cabac_top__GCB0rec_buf_wrapper__GCB2case__1865_sram_sp_be_behave__parameterized1__GDtq_top__GC0sram_sp_be_behave__parameterized1__GB12ime_sad_array__GB12ime_sad_array__GB13cabac_top__GCB2re_level1__GB0cabac_se_prepare__GB1intra_pred__GBM1posi_top_buf__GC0ime_sad_array__GB10dbsao_datapath__GB3rec_buf_cef_rot__GC0case__1868_sram_sp_be_behave__parameterized1__GDime_cost_store__GB3case__1873_sram_sp_be_behave__parameterized1__GDime_cost_store__GB2sram_sp_be_behave__parameterized1__GB5re_level0__GCB2uicfg7611__GC0ime_sad_array__GB4fme_interpolator_8x8__GC0fme_ip_half_ver__GB1ram_sp_be_192x128case__1867_sram_sp_be_behave__parameterized1__GDre_level0__GCB1ime_sad_array__GB6quan__GB2ime_sad_array__GB8case__1864_sram_sp_be_behave__parameterized1__GDrec_top__GC0ime_cost_store__GB4be__GC0quan__GB1ime_cost_store__GB0fme_ip_half_ver__GB0cabac_binsortcase__1869_sram_sp_be_behave__parameterized1__GDime_sad_array__GB3cabac_bitpack__GB0case__1872_sram_sp_be_behave__parameterized1__GDcase__1874_sram_sp_be_behave__parameterized1__GDdbsao_datapath__GB1case__1876_sram_sp_be_behave__parameterized1__GDre_level0_calrec_buf_recime_sad_array__GB14re_level0__GCB5dct_top_2d__GCB0uii2c__GC0ime_cost_store__GB1ime_sad_array__GB1ime_sad_array__GB11dbsao_datapath__GB0q_iq__GC0posi_reference__GB1ime_top_buf__GC0case__1875_sram_sp_be_behave__parameterized1__GDintra_pred__GBM0case__1877_sram_sp_be_behave__parameterized1__GDcabac_ucontext__GB1rec_buf_wrapper__GCB1ime_sad_array__GB0dct_top_2d__GCB1fme_satd_gen__GC0sao_top__GB0fme_top_buf__GC0ime_sad_array__GB5be_level0re_level0__GCB3dbsao_top__GC0case__1870_sram_sp_be_behave__parameterized1__GDcabac_ucontext__GB2re_level0__GCB4fme_ip_quarter_ver__GB1ime_dat_arrayfme_ip_quarter_ver__GB2sram_sp_be_behave__parameterized1__GB15---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:02:45 ; elapsed = 00:05:37 . Memory (MB): peak = 5629.133 ; gain = 3992.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hevc_encoder_system_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S0_INIT |                               00 |                               00
            S1_FIFO_READ |                               01 |                               01
             S3_HEVC_ENC |                               10 |                               11
                 S2_EXIF |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hevc_encoder_system_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:53 ; elapsed = 00:05:53 . Memory (MB): peak = 5629.133 ; gain = 3992.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:03:06 ; elapsed = 00:06:21 . Memory (MB): peak = 5629.133 ; gain = 3992.828
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : unchanged


2. Change Summary

Report Incremental Modules: 
+------+-------------------------+------------+----------+----------+
|      |Changed Modules          |Replication |Instances |Changed % |
+------+-------------------------+------------+----------+----------+
|1     |hevc_encoder_system_ctrl |           1|       186|    0.0060|
+------+-------------------------+------------+----------+----------+


   Full Design Size (number of cells) : 3095487
   Resynthesis Design Size (number of cells) : 1027585
   Resynth % : 33.1962,  Reuse % : 66.8038

3. Reference Checkpoint Information

+---------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/utils_1/imports/synth_1/hdmi2rgb.dcp |
+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |hevc_encoder_system_top__GC0                     |           1|      2352|
|2     |enc_core__GC0                                    |           1|     29269|
|3     |muxpart__88_fetch_ref_luma                       |           1|     23040|
|4     |dbsao_datapath__GB2                              |           1|     10552|
|5     |fetch_ref_luma__GB2                              |           1|     15506|
|6     |posi_prediction__GC0                             |           1|       149|
|7     |cabac_se_prepare__GB0                            |           1|     35273|
|8     |rec_buf_wrapper__GCB0                            |           1|     33855|
|9     |ime_top__GC0                                     |           1|     14478|
|10    |fetch_cur_luma__GC0                              |           1|     21128|
|11    |fetch_ref_luma__GB0                              |           1|     42983|
|12    |posi_top__GC0                                    |           1|     22418|
|13    |fetch_top__GCB0                                  |           1|     44717|
|14    |fetch_top__GCB1                                  |           1|     39571|
|15    |h265enc_top__GC0                                 |           1|       769|
|16    |fetch_ref_luma__GB3                              |           1|     29189|
|17    |mem_bilo_db                                      |           3|     30176|
|18    |fetch_db__GC0                                    |           1|      2483|
|19    |muxpart__4973_cabac_bitpack                      |           1|     12168|
|20    |datapath__50_fetch_ref_luma__GD                  |           1|     14328|
|21    |mem_lipo_1p_128x64x4                             |          10|     11485|
|22    |fme_skip__GC0                                    |           1|      5997|
|23    |fme_top__GC0                                     |           1|     11528|
|24    |case__1869_sram_sp_be_behave__parameterized1__GD |           1|     35840|
|25    |case__1870_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|26    |case__1871_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|27    |case__1868_sram_sp_be_behave__parameterized1__GD |           1|     23400|
|28    |case__1867_sram_sp_be_behave__parameterized1__GD |           1|     21096|
|29    |case__1872_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|30    |case__1873_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|31    |case__1874_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|32    |case__1875_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|33    |case__1876_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|34    |case__1877_sram_sp_be_behave__parameterized1__GD |           1|     25088|
|35    |sram_sp_be_behave__parameterized1__GB12          |           1|     23760|
|36    |case__1865_sram_sp_be_behave__parameterized1__GD |           1|     16488|
|37    |case__1864_sram_sp_be_behave__parameterized1__GD |           1|     14184|
|38    |sram_sp_be_behave__parameterized1__GB15          |           1|     31888|
|39    |cabac_top__GCB0                                  |           1|     29671|
|40    |cabac_top__GCB2                                  |           1|     13422|
|41    |uii2c__GC0_#REUSE#                               |           1|         0|
|42    |uicfg7611__GC0_#REUSE#                           |           1|         0|
|43    |hdmi2yuv_top__GC0_#REUSE#                        |           1|         0|
|44    |posi_reference__GB0_#REUSE#                      |           1|         0|
|45    |posi_reference__GB1_#REUSE#                      |           1|         0|
|46    |intra_pred__GBM0_#REUSE#                         |           1|         0|
|47    |intra_pred__GBM1_#REUSE#                         |           1|         0|
|48    |posi_top_buf__GC0_#REUSE#                        |           1|         0|
|49    |sram_sp_be_behave__parameterized1__GB5_#REUSE#   |           1|         0|
|50    |ime_ver_mem__GC0_#REUSE#                         |           1|         0|
|51    |ime_dat_array_#REUSE#                            |           2|         0|
|52    |ime_sad_array__GB0_#REUSE#                       |           1|         0|
|53    |ime_sad_array__GB1_#REUSE#                       |           1|         0|
|54    |ime_sad_array__GB2_#REUSE#                       |           1|         0|
|55    |ime_sad_array__GB3_#REUSE#                       |           1|         0|
|56    |ime_sad_array__GB4_#REUSE#                       |           1|         0|
|57    |ime_sad_array__GB5_#REUSE#                       |           1|         0|
|58    |ime_sad_array__GB6_#REUSE#                       |           1|         0|
|59    |ime_sad_array__GB7_#REUSE#                       |           1|         0|
|60    |ime_sad_array__GB8_#REUSE#                       |           1|         0|
|61    |ime_sad_array__GB9_#REUSE#                       |           1|         0|
|62    |ime_sad_array__GB10_#REUSE#                      |           1|         0|
|63    |ime_sad_array__GB11_#REUSE#                      |           1|         0|
|64    |ime_sad_array__GB12_#REUSE#                      |           1|         0|
|65    |ime_sad_array__GB13_#REUSE#                      |           1|         0|
|66    |ime_sad_array__GB14_#REUSE#                      |           1|         0|
|67    |ime_cost_store__GB0_#REUSE#                      |           1|         0|
|68    |ime_cost_store__GB1_#REUSE#                      |           1|         0|
|69    |ime_cost_store__GB2_#REUSE#                      |           1|         0|
|70    |ime_cost_store__GB3_#REUSE#                      |           1|         0|
|71    |ime_cost_store__GB4_#REUSE#                      |           1|         0|
|72    |ime_cost_store__GB5_#REUSE#                      |           1|         0|
|73    |ime_top_buf__GC0_#REUSE#                         |           1|         0|
|74    |fme_ip_half_ver__GB0_#REUSE#                     |           1|         0|
|75    |fme_ip_half_ver__GB1_#REUSE#                     |           1|         0|
|76    |fme_ip_quarter_ver__GB0_#REUSE#                  |           1|         0|
|77    |fme_ip_quarter_ver__GB1_#REUSE#                  |           1|         0|
|78    |fme_ip_quarter_ver__GB2_#REUSE#                  |           1|         0|
|79    |fme_interpolator_8x8__GC0_#REUSE#                |           1|         0|
|80    |fme_satd_8x8_#REUSE#                             |          10|         0|
|81    |fme_satd_gen__GC0_#REUSE#                        |           1|         0|
|82    |fme_buf_wrapper_#REUSE#                          |           2|         0|
|83    |fme_top_buf__GC0_#REUSE#                         |           1|         0|
|84    |intra_top__GC0_#REUSE#                           |           1|         0|
|85    |be_level0_#REUSE#                                |           2|         0|
|86    |be__GC0_#REUSE#                                  |           1|         0|
|87    |re_level0_cal_#REUSE#                            |          16|         0|
|88    |re_level0__GCB0_#REUSE#                          |           1|         0|
|89    |re_level0__GCB1_#REUSE#                          |           1|         0|
|90    |re_level0__GCB2_#REUSE#                          |           1|         0|
|91    |re_level0__GCB3_#REUSE#                          |           1|         0|
|92    |re_level0__GCB4_#REUSE#                          |           1|         0|
|93    |re_level0__GCB5_#REUSE#                          |           1|         0|
|94    |re_level0__GCB6_#REUSE#                          |           1|         0|
|95    |re_level1__GB0_#REUSE#                           |           1|         0|
|96    |re_level1__GB1_#REUSE#                           |           1|         0|
|97    |re__GC0_#REUSE#                                  |           1|         0|
|98    |dct_top_2d__GCB0_#REUSE#                         |           1|         0|
|99    |dct_top_2d__GCB1_#REUSE#                         |           1|         0|
|100   |quan__GB0_#REUSE#                                |           1|         0|
|101   |quan__GB1_#REUSE#                                |           1|         0|
|102   |quan__GB2_#REUSE#                                |           1|         0|
|103   |q_iq__GC0_#REUSE#                                |           1|         0|
|104   |tq_top__GC0_#REUSE#                              |           1|         0|
|105   |ram_sp_be_192x128_#REUSE#                        |           4|         0|
|106   |rec_buf_cef__GCM0_#REUSE#                        |           1|         0|
|107   |rec_buf_cef_rot__GC0_#REUSE#                     |           1|         0|
|108   |rec_buf_rec_#REUSE#                              |           2|         0|
|109   |rec_buf_rec_rot__GC0_#REUSE#                     |           1|         0|
|110   |rec_buf_wrapper__GCB1_#REUSE#                    |           1|         0|
|111   |rec_buf_wrapper__GCB2_#REUSE#                    |           1|         0|
|112   |rec_top__GC0_#REUSE#                             |           1|         0|
|113   |dbsao_datapath__GB0_#REUSE#                      |           1|         0|
|114   |dbsao_datapath__GB1_#REUSE#                      |           1|         0|
|115   |dbsao_datapath__GB3_#REUSE#                      |           1|         0|
|116   |sao_top__GB0_#REUSE#                             |           1|         0|
|117   |sao_top__GB1_#REUSE#                             |           1|         0|
|118   |dbsao_top__GC0_#REUSE#                           |           1|         0|
|119   |cabac_se_prepare__GB1_#REUSE#                    |           1|         0|
|120   |cabac_binsort_#REUSE#                            |           1|         0|
|121   |cabac_ucontext__GB0_#REUSE#                      |           1|         0|
|122   |cabac_ucontext__GB1_#REUSE#                      |           1|         0|
|123   |cabac_ucontext__GB2_#REUSE#                      |           1|         0|
|124   |cabac_bitpack__GB0_#REUSE#                       |           1|         0|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 7     
	   4 Input   30 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 1     
	   3 Input   28 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 9     
	   4 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 14    
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 32    
	   3 Input   16 Bit       Adders := 3     
	   4 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 24    
	   3 Input   14 Bit       Adders := 8     
	   2 Input   14 Bit       Adders := 9     
	   3 Input   13 Bit       Adders := 8     
	   2 Input   13 Bit       Adders := 9     
	   3 Input   12 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 8     
	   3 Input   11 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 23    
	   4 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 18    
	   2 Input    9 Bit       Adders := 18    
	   3 Input    9 Bit       Adders := 32    
	   2 Input    8 Bit       Adders := 17    
	   3 Input    8 Bit       Adders := 6     
	   4 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 36    
	   3 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 71    
	   3 Input    6 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 61    
	   3 Input    5 Bit       Adders := 8     
	   4 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 34    
	   3 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 48    
	   3 Input    3 Bit       Adders := 6     
	   4 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 41    
	   2 Input    1 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              512 Bit    Registers := 11    
	              340 Bit    Registers := 3     
	              256 Bit    Registers := 21    
	              192 Bit    Registers := 1     
	              128 Bit    Registers := 13    
	              120 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               85 Bit    Registers := 6     
	               80 Bit    Registers := 1     
	               76 Bit    Registers := 8     
	               64 Bit    Registers := 87    
	               60 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               44 Bit    Registers := 4     
	               42 Bit    Registers := 5     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 6     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 29    
	               28 Bit    Registers := 56    
	               26 Bit    Registers := 37    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 40    
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 67    
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 47    
	               19 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 44    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 34    
	               13 Bit    Registers := 13    
	               12 Bit    Registers := 71    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 50    
	                8 Bit    Registers := 31    
	                7 Bit    Registers := 22    
	                6 Bit    Registers := 109   
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 134   
	                3 Bit    Registers := 50    
	                2 Bit    Registers := 110   
	                1 Bit    Registers := 413   
+---Multipliers : 
	              16x39  Multipliers := 1     
+---RAMs : 
	              64K Bit	(128 X 512 bit)          RAMs := 9     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              16K Bit	(256 X 64 bit)          RAMs := 12    
	              16K Bit	(64 X 256 bit)          RAMs := 8     
	              10K Bit	(512 X 20 bit)          RAMs := 1     
	               8K Bit	(128 X 64 bit)          RAMs := 40    
	               8K Bit	(256 X 32 bit)          RAMs := 2     
	               4K Bit	(32 X 128 bit)          RAMs := 2     
	               4K Bit	(64 X 64 bit)          RAMs := 12    
	               2K Bit	(32 X 64 bit)          RAMs := 4     
	               1K Bit	(64 X 20 bit)          RAMs := 1     
	             1024 Bit	(128 X 8 bit)          RAMs := 2     
+---Muxes : 
	   4 Input 1536 Bit        Muxes := 1     
	   2 Input 1536 Bit        Muxes := 4     
	   2 Input  768 Bit        Muxes := 3     
	   4 Input  768 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 976   
	   6 Input  512 Bit        Muxes := 5     
	   4 Input  512 Bit        Muxes := 4     
	   3 Input  512 Bit        Muxes := 1     
	   4 Input  256 Bit        Muxes := 97    
	   2 Input  256 Bit        Muxes := 34    
	   6 Input  256 Bit        Muxes := 5     
	   2 Input  192 Bit        Muxes := 3     
	   2 Input  162 Bit        Muxes := 49    
	   3 Input  162 Bit        Muxes := 4     
	  11 Input  162 Bit        Muxes := 4     
	   2 Input  157 Bit        Muxes := 4     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 15    
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 9     
	   2 Input   64 Bit        Muxes := 2082  
	   4 Input   64 Bit        Muxes := 88    
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 8     
	   2 Input   44 Bit        Muxes := 4     
	  23 Input   42 Bit        Muxes := 1     
	   7 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   30 Bit        Muxes := 2     
	   4 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 34    
	  10 Input   23 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 2     
	   5 Input   23 Bit        Muxes := 2     
	  32 Input   22 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   4 Input   21 Bit        Muxes := 10    
	   2 Input   21 Bit        Muxes := 63    
	  18 Input   21 Bit        Muxes := 11    
	   6 Input   21 Bit        Muxes := 1     
	   3 Input   21 Bit        Muxes := 3     
	   8 Input   21 Bit        Muxes := 3     
	   5 Input   21 Bit        Muxes := 3     
	   2 Input   20 Bit        Muxes := 20    
	   4 Input   20 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 9     
	   2 Input   18 Bit        Muxes := 119   
	   7 Input   18 Bit        Muxes := 2     
	   4 Input   18 Bit        Muxes := 16    
	   3 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	  32 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 79    
	   5 Input   16 Bit        Muxes := 12    
	   9 Input   16 Bit        Muxes := 12    
	   4 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 25    
	   5 Input   15 Bit        Muxes := 1     
	   9 Input   14 Bit        Muxes := 3     
	   8 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   5 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 47    
	   8 Input   13 Bit        Muxes := 2     
	  16 Input   13 Bit        Muxes := 1     
	  32 Input   13 Bit        Muxes := 1     
	  10 Input   13 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   9 Input   13 Bit        Muxes := 4     
	   4 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 83    
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 68    
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 36    
	   9 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 41    
	   9 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 17    
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 17    
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 94    
	   6 Input    7 Bit        Muxes := 15    
	   4 Input    7 Bit        Muxes := 19    
	  30 Input    7 Bit        Muxes := 3     
	  10 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 25    
	   2 Input    6 Bit        Muxes := 151   
	   9 Input    6 Bit        Muxes := 1     
	  22 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 1     
	  37 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 131   
	   4 Input    5 Bit        Muxes := 12    
	   9 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	  64 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 8     
	  20 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 8     
	  32 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 162   
	   4 Input    4 Bit        Muxes := 30    
	   3 Input    4 Bit        Muxes := 15    
	   9 Input    4 Bit        Muxes := 9     
	   7 Input    4 Bit        Muxes := 1     
	  64 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 11    
	   8 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 7     
	  16 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 4     
	  32 Input    4 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 71    
	   2 Input    3 Bit        Muxes := 149   
	   3 Input    3 Bit        Muxes := 5     
	  64 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 17    
	   5 Input    3 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 3     
	  15 Input    3 Bit        Muxes := 8     
	   8 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 57    
	   2 Input    2 Bit        Muxes := 206   
	   4 Input    2 Bit        Muxes := 37    
	   8 Input    2 Bit        Muxes := 19    
	   3 Input    2 Bit        Muxes := 15    
	   9 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 6     
	  16 Input    2 Bit        Muxes := 1     
	  18 Input    2 Bit        Muxes := 2     
	  12 Input    2 Bit        Muxes := 1     
	  32 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 25    
	   2 Input    1 Bit        Muxes := 757   
	   4 Input    1 Bit        Muxes := 126   
	   5 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 25    
	   7 Input    1 Bit        Muxes := 16    
	  11 Input    1 Bit        Muxes := 21    
	  16 Input    1 Bit        Muxes := 47    
	  64 Input    1 Bit        Muxes := 64    
	  21 Input    1 Bit        Muxes := 20    
	  67 Input    1 Bit        Muxes := 128   
	  19 Input    1 Bit        Muxes := 34    
	  12 Input    1 Bit        Muxes := 8     
	  20 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 27    
	  34 Input    1 Bit        Muxes := 32    
	  35 Input    1 Bit        Muxes := 32    
	  33 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
