# Reading pref.tcl
# do cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shane/Desktop/Quartus\ Prime/cpu {C:/Users/shane/Desktop/Quartus Prime/cpu/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:19 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shane/Desktop/Quartus Prime/cpu" C:/Users/shane/Desktop/Quartus Prime/cpu/cpu.v 
# -- Compiling module cpu
# -- Compiling module controller
# 
# Top level modules:
# 	cpu
# End time: 16:38:19 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shane/Desktop/Quartus\ Prime/cpu/simulation/modelsim {C:/Users/shane/Desktop/Quartus Prime/cpu/simulation/modelsim/cpu.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:19 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shane/Desktop/Quartus Prime/cpu/simulation/modelsim" C:/Users/shane/Desktop/Quartus Prime/cpu/simulation/modelsim/cpu.vt 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 16:38:19 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  cpu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" cpu_tb 
# Start time: 16:38:19 on Nov 17,2022
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.controller
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2'.  Expected 2, found 1.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/i2 File: C:/Users/shane/Desktop/Quartus Prime/cpu/simulation/modelsim/cpu.vt Line: 24
# ** Warning: (vsim-3722) C:/Users/shane/Desktop/Quartus Prime/cpu/simulation/modelsim/cpu.vt(24): [TFMPC] - Missing connection for port 'op_in'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 17:03:53 on Nov 17,2022, Elapsed time: 0:25:34
# Errors: 0, Warnings: 2
