# APB Slave Peripheral â€“ SystemVerilog RTL

## ğŸ“Œ Project Overview

This project implements a **simple APB (Advanced Peripheral Bus) Slave** using **SystemVerilog RTL**.
The design follows the **AMBA APB protocol** and models a **memory-mapped peripheral register**, typically used in **SoC peripheral subsystems**.

The APB slave supports **read and write transactions**, controlled through a **finite state machine (FSM)** that adheres to the APB **SETUP â†’ ACCESS** transfer sequence.

This is a **non-dummy, protocol-focused RTL project**, suitable for **RTL / SoC / VLSI internships**.

---

## ğŸ§  Key Features

* Fully synthesizable **SystemVerilog RTL**
* AMBA **APB protocolâ€“compliant slave**
* Supports APB read and write transfers
* FSM-based control logic
* Memory-mapped register implementation
* Simple and clean peripheral design
* Industry-style RTL organization

---

## ğŸ—ï¸ APB Slave Architecture (High-Level)

### Block Overview

```text
        APB Master
             â”‚
             â–¼
        APB Slave FSM
             â”‚
         Internal Register
```

---

## ğŸ”Œ APB Interface Signals

### APB Inputs

| Signal    | Description       |
| --------- | ----------------- |
| `PCLK`    | APB clock         |
| `PRESETn` | Active-low reset  |
| `PSEL`    | Peripheral select |
| `PENABLE` | Transfer enable   |
| `PWRITE`  | Write enable      |
| `PADDR`   | Address bus       |
| `PWDATA`  | Write data        |

### APB Outputs

| Signal    | Description    |
| --------- | -------------- |
| `PRDATA`  | Read data      |
| `PREADY`  | Transfer ready |
| `PSLVERR` | Error response |

---

## ğŸ” Finite State Machine (FSM)

### FSM States

```text
IDLE â†’ SETUP â†’ ACCESS â†’ IDLE
```

### State Description

| State  | Function                                 |
| ------ | ---------------------------------------- |
| IDLE   | Waits for `PSEL` assertion               |
| SETUP  | Setup phase (PSEL asserted, PENABLE low) |
| ACCESS | Transfer phase (PSEL & PENABLE high)     |

---

## ğŸ”„ APB Transaction Flow

### Write Transfer

1. Master asserts `PSEL` with address and write data
2. FSM moves to SETUP state
3. Master asserts `PENABLE`
4. Slave writes `PWDATA` into internal register
5. `PREADY` indicates transfer completion

### Read Transfer

1. Master asserts `PSEL` with address
2. FSM moves to SETUP state
3. Master asserts `PENABLE`
4. Slave drives `PRDATA` from internal register
5. `PREADY` indicates transfer completion

---

## âš™ï¸ Design Highlights

* Protocol-accurate APB timing
* Clean SETUP â†’ ACCESS sequencing
* Internal register storage (`reg0`)
* Always-ready slave (`PREADY = 1`)
* No latch inference
* No combinational loops
* Fully synthesizable RTL

---

## âš ï¸ Design Assumptions (Intentional)

* Single register peripheral
* No address decoding (single address space)
* Always-ready slave
* Error signaling disabled (`PSLVERR = 0`)

> These simplifications make the design **easy to understand and extend**.

---

## ğŸ“‚ Repository Structure

```text
src/
â””â”€â”€ apb_slave.sv

testbench/
â””â”€â”€ apb_slave_tb.sv   (if present)
```

---

## ğŸš€ Deployment & Simulation Guide

### ğŸ§° Prerequisites

**Simulator**

* Xilinx Vivado (recommended)
* Questa / ModelSim
* Synopsys VCS

**OS**

* Linux or Windows

**Knowledge**

* SystemVerilog
* AMBA APB protocol basics

---

### ğŸ“¥ Step 1: Clone the Repository

```bash
git clone https://github.com/Srinu-bhimavarapu/APB.git
cd APB
```

---

### â–¶ï¸ Step 2: Run Simulation (Vivado)

#### GUI Method

1. Open **Vivado**
2. Create a new **RTL Project**
3. Add RTL files from `src/`
4. Add testbench files from `testbench/`
5. Set testbench as simulation top
6. Run **Behavioral Simulation**

#### Tcl Flow

```tcl
read_verilog src/apb_slave.sv
read_verilog testbench/*.sv
launch_simulation
```

---

## ğŸ” Waveform Verification Checklist

Verify:

* `PSEL` asserted in SETUP and ACCESS
* `PENABLE` asserted only in ACCESS
* `PREADY` asserted during ACCESS
* Correct `PRDATA` on read
* Correct `reg0` update on write
* FSM transitions: IDLE â†’ SETUP â†’ ACCESS â†’ IDLE

---

## ğŸ§ª Verification Status

* Directed SystemVerilog testbench
* Functional APB protocol validation
* Waveform-based checking

---

## ğŸ¯ Learning Outcomes

* APB protocol fundamentals
* FSM-based peripheral design
* Memory-mapped register implementation
* Control-path RTL design
* SoC peripheral integration concepts

---

## ğŸ“Œ Future Enhancements

* Address decoding for multiple registers
* Wait-state insertion (`PREADY` control)
* Error signaling (`PSLVERR`)
* APB-to-AXI integration
* UVM-based verification

---

## ğŸ‘¤ Author

**Srinu Bhimavarapu**
Electronics & Communication Engineering
Focus Areas: RTL Design, Peripheral IPs, SoC Architecture

---

## â­ Recruiter Note

âœ” Hand-written RTL
âœ” Protocol-correct APB design
âœ” FSM-based control
âœ” Simulation-validated peripheral

This project demonstrates **strong peripheral and control-bus design fundamentals**, which are essential for **SoC and RTL design roles**.
