
<html><head><title>Setting Up the Migration Example</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-06-11" />
<meta name="CreateTime" content="1686550174" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how you can migrate your design simulations from SpectreVerilog or UltraSimVerilog to AMS Designer" />
<meta name="DocTitle" content="SpectreVerilog/UltraSimVerilog Migration to AMS Designer" />
<meta name="DocType" content="Migration" />
<meta name="FileTitle" content="Setting Up the Migration Example" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="migrateToAMS" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-11" />
<meta name="ModifiedTime" content="1686550174" />
<meta name="NextFile" content="simulateAMSD.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="migrateToAMSTOC.html" />
<meta name="c_product" content="AMS Designer,Spectre" />
<meta name="Product" content="AMS Designer,Spectre" />
<meta name="ProductFamily" content="AMS Designer,Spectre" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="SpectreVerilog/UltraSimVerilog Migration to AMS Designer -- Setting Up the Migration Example" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="migrateToAMSIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="migrateToAMSTOC.html">Contents</a></li><li><a class="prev" href="migrateToAMSTOC.html" title="Contents">Contents</a></li><li style="float: right;"><a class="viewPrint" href="migrateToAMS.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="simulateAMSD.html" title="Using the Spectre AMS Designer Simulator">Using the Spectre AMS Designer ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>SpectreVerilog/UltraSimVerilog Migration to AMS Designer<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1036749"></a></h1>
<h1>
<a id="pgfId-1036750"></a><hr />
Setting Up the Migration Example<hr />
</h1>
<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1036751"></a>
SpectreVerilog and UltraSimVerilog are not available for 64-bit platforms. Hence, if you are using a 64-bit platform, and have set the <code>CDS_AUTO_64BIT</code> environment variable to <code>ALL</code>, unset the environment variable if you are using SpectreVerilog or UltraSimVerilog.</div>

<p>
<a id="pgfId-1036752"></a>Before the Spectre AMS Designer simulator, the major mixed-signal solutions on the market were SpectreVerilog and UltraSimVerilog. The AMS Designer simulator provides faster simulation speed, increased capacity, and enhanced features for handling more complicated mixed-signal designs with new technologies. More and more chip designers use Spectre AMS Designer for mixed-signal simulation and verification. </p>
<p>
<a id="pgfId-1036753"></a>This migration example shows you how you would simulate a PLL design using UltraSimVerilog, SpectreVerilog, and, finally, AMS Designer using the same <code>config</code> view. You will learn about the OSS netlister, the <code>ncverilog</code> flow, using <code>-v</code> and <code>-y</code> command-line options, compiled Verilog-A, fastcross, and other AMS Designer features. </p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1036754"></a>
Use IC 6.1.3, MMSIM 6.2 or later, and IUS 6.11 or later for this example. </div>

<p>
<a id="pgfId-1036755"></a>To set up the migration example, do the following in a terminal window: </p>

<ol><li>
<a id="pgfId-1036756"></a>Make and change to a directory for the migration example: <br /><pre class="webflare-pre-block webflare-courier-new" id="#id1036757">
<a id="pgfId-1036757"></a>mkdir migrateToAMS
cd migrateToAMS</pre></li><li>
<a id="pgfId-1036758"></a>Copy the migration example files to this directory: <br /><pre class="webflare-pre-block webflare-courier-new" id="#id1036759">
<a id="pgfId-1036759"></a>cp -r $CDSHOME/tools/dfII/samples/tutorials/AMS/MigrateFromCBNToOSSN.tar.gz .</pre></li><li>
<a id="pgfId-1036760"></a>Decompress the archive file: <br /><pre class="webflare-pre-block webflare-courier-new" id="#id1036761">
<a id="pgfId-1036761"></a>gunzip MigrateFromCBNToOSSN.tar.gz
tar xf MigrateFromCBNToOSSN.tar</pre></li><li>
<a id="pgfId-1036762"></a>Change to the following directory: <br /><pre class="webflare-pre-block webflare-courier-new" id="#id1036763">
<a id="pgfId-1036763"></a>cd MigrateFromCBNToOSSN</pre></li><li>
<a id="pgfId-1036764"></a>Source the setup file: <br /><pre class="webflare-pre-block webflare-courier-new" id="#id1036765">
<a id="pgfId-1036765"></a>source SETUP</pre>
<a id="pgfId-1036766"></a>The <code>SETUP</code> file sets the <code>TUT_DIR</code> environment variable to your current directory: <pre class="webflare-pre-block webflare-courier-new" id="#id1036767">
<a id="pgfId-1036767"></a>setenv TUT_DIR `pwd`</pre></li><li>
<a id="pgfId-1036768"></a>Start Cadence software: <br /><pre class="webflare-pre-block webflare-courier-new" id="#id1036769">
<a id="pgfId-1036769"></a>virtuoso &amp;</pre></li></ol>














<p>
<a id="pgfId-1036780"></a>See also:</p>
<ul><li>
<a id="pgfId-1036784"></a><a href="setup.html#30591">Features of the Migration Example</a>, next </li><li>
<a id="pgfId-1036788"></a><a href="setup.html#88763">Testbench for the PLL Design</a> </li><li>
<a id="pgfId-1036792"></a><a href="setup.html#62645">Inside the PLL_160MHZ Instance</a> </li></ul>



<h2>
<a id="pgfId-1036795"></a><a id="30591"></a>Features of the Migration <a id="designFeatures"></a>Example</h2>

<p>
<a id="pgfId-1036796"></a>The migration example is a PLL design that has </p>
<ul><li>
<a id="pgfId-1036797"></a>a 25 MHz input signal </li><li>
<a id="pgfId-1036798"></a>a 160 MHz output signal </li><li>
<a id="pgfId-1036799"></a>305 MOSFETs </li><li>
<a id="pgfId-1036800"></a>97 resistors </li><li>
<a id="pgfId-1036801"></a>35 capacitors </li><li>
<a id="pgfId-1036802"></a>more than 30 behavioral modules </li></ul>






<h2>
<a id="pgfId-1036805"></a><a id="88763"></a>Testbench for the PLL <a id="testbench"></a>Design</h2>

<p>
<a id="pgfId-1036806"></a>Here is the testbench schematic for the migration example (a PLL design).</p>

<p><strong>Figure 1-1
<a id="pgfId-1036808"></a><a id="38232"></a>Testbench Schematic for PLL Design</strong></p>
<p>
<a id="pgfId-1036812"></a></p>
<div class="webflare-div-image">
<img src="images/example.gif" /></div>
<h2>
<a id="pgfId-1036815"></a><a id="62645"></a>Inside the PLL_160MHZ <a id="insideI3"></a>Instance</h2>

<p>
<a id="pgfId-1036816"></a>Inside the <em>I3</em> instance (<em>PLL_160MHZ</em>), the <em>I23</em> instance (<em>PLL_160MHZ_PDIV</em>) outputs a 5 MHz reference signal for the loop. The <em>I24</em> instance (<em>PLL_160MHZ_MDIV</em>) outputs a 160 MHz signal and a 5 MHz feedback signal for the <em>PLL_FPD</em> instance (<em>I11</em>).</p>

<p><strong>Figure 1-2
<a id="pgfId-1036817"></a>Inside the I3 Instance</strong></p>
<p>
<a id="pgfId-1036830"></a></p>
<div class="webflare-div-image">
<img width="665" height="511" src="images/setup-4.gif" /></div>

<p>
<a id="pgfId-1036834"></a>When the two <em>PD</em> input signals to <em>I3</em> (see <a href="setup.html#38232">Figure&#160;1-1</a>) are out of sync, the PFD (<em>PLL_PFD</em>) generates corrective pulses (<em>UP</em>, <em>DN</em>) to adjust the charge pump output voltage (<em>vCNTL</em>) which controls the frequency of the VCO (<em>PLL_VCO_320MHZ</em>).</p>

<p><strong>Figure 1-3
<a id="pgfId-1036835"></a>PFD Corrective Pulses, Charge Pump Output, VCO Input</strong></p>
<p>
<a id="pgfId-1036845"></a></p>
<div class="webflare-div-image">
<img width="665" height="511" src="images/setup-5.gif" /></div>

<p>
<a id="pgfId-1036846"></a>Whenever the PLL is locked, the <em>FBCLK</em> and <em>5MHZ_CLK</em> signals are in phase and the VCO control signal (<em>vCNTL</em>) is stable.</p>
<p>
<a id="pgfId-1035647"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="migrateToAMSTOC.html" id="prev" title="Contents">Contents</a></em></b><b><em><a href="simulateAMSD.html" id="nex" title="Using the Spectre AMS Designer Simulator">Using the Spectre AMS Designer ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>