	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 09003395"
	.compiler_invocation	"ctc -f cc29648a --dep-file=EAS\\BSW\\RamTst\\.RamTst_Algorithm.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --fp-model=+float -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Lib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\App_Func -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\demo -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Adc_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Gtm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\AscLin_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Can_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\EthV2_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Stm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Main -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\APP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\BswM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanSm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Com -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\ComM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Common -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Crc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Det -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\DoIP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EcuM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Eth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthSM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTrcv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FiM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FlsTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\MemIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Nm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\PduR -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\RamTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\SoAd -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\StbM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\api -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\arch -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv4 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\arpa -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\net -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\sys -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\stdc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\apps -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\priv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\prot -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\UdpNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Cal -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Daq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pag -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pgm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Std -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\XcpOnEth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Library\\Vfx_ComE2E -g2 --make-target=EAS\\BSW\\RamTst\\RamTst_Algorithm.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O1 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o EAS\\BSW\\RamTst\\RamTst_Algorithm.src ..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c"
	.compiler_name		"ctc"
	;source	'..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c'

	
$TC162
	
	.sdecl	'.text.RamTst_Algorithm.RamTst_DefaultTest',code,cluster('RamTst_DefaultTest')
	.sect	'.text.RamTst_Algorithm.RamTst_DefaultTest'
	.align	2
	
	.global	RamTst_DefaultTest

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     1  /*  BEGIN_FILE_HDR
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     2  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     3  *   NOTICE                              
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     4  *   This software is the property of HiRain Technologies. Any information 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     5  *   contained in this doc should not be reproduced, or used, or disclosed 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     6  *   without the written authorization from HiRain Technologies.
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     7  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     8  *   File Name       : RamTst_Algorithm.c
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	     9  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    10  *   Project/Product : AUTOSAR BSW PROJECT
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    11  *   Title           : RamTst module configuration Algorithm File
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    12  *   Author          : Hirain
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    13  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    14  *   Description     : RamTst module configuration Algorithm File
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    15  *
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    16  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    17  *   Limitations     : None
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    18  *
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    19  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    20  *
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    21  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    22  *   Revision History:
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    23  *   Reference to Core C File
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    24  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    25  * END_FILE_HDR*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    26  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    27  /*******************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    28  *   Includes 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    29  *******************************************************************************/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    30  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    31  #include "RamTst.h"
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    32  /*******************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    33  *   Macro 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    34  *******************************************************************************/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    35  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    36  #define RAMTST_CHECKERBOARD_PATTERN       ((uint32)0x55555555)
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    37  #define RAMTST_CHECKERBOARD_MIN_NUMBER   ((uint32)0x08)
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    38  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    39  #define RAMTST_MARCH_PATTERN               ((uint32)0)
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    40  #define RAMTST_MARCH_MIN_NUMBER            ((uint32)0x08)
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    41  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    42  #define RAMTST_ADDR_OFFSET                 ((uint32)0x04)
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    43  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    44  #define RAMTST_START_SEC_CODE
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    45  #include "MemMap.h"
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    46  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    47  /* BEGIN_FUNCTION_HDR
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    48  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    49  * Function Name: RamTst_DefaultTest
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    50  *                
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    51  * Description:  .This function with no real function   
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    52  *               
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    53  * Inputs:        Address: start address 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    54  *                TestedNumber:number of test cells in this test algorithm 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    55  *                   
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    56  * Outputs:       None
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    57  * 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    58  * Limitations:   None
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    59  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    60  END_FUNCTION_HDR*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    61  FUNC(RamTst_TestResultType, AUTOMATIC) RamTst_DefaultTest
; Function RamTst_DefaultTest
.L7:
RamTst_DefaultTest:	.type	func

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    62  (
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    63  	uint32 Address, 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    64  	P2VAR(RamTst_NumberOfTestedCellsType,AUTOMATIC,AUTOMATIC) TestedNumber
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    65  )
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    66  {
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    67  	(void)Address;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    68  	(void)TestedNumber;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    69  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    70  	return RAMTST_RESULT_NOT_OK;
	mov	d2,#2
.L53:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    71  }
	ret
.L25:
	
__RamTst_DefaultTest_function_end:
	.size	RamTst_DefaultTest,__RamTst_DefaultTest_function_end-RamTst_DefaultTest
.L18:
	; End of function
	
	.sdecl	'.text.RamTst_Algorithm.RamTst_CheckerBoardTest',code,cluster('RamTst_CheckerBoardTest')
	.sect	'.text.RamTst_Algorithm.RamTst_CheckerBoardTest'
	.align	2
	
	.global	RamTst_CheckerBoardTest

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    72  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    73  /* BEGIN_FUNCTION_HDR
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    74  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    75  * Function Name: RamTst_CheckerBoardTest
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    76  *                
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    77  * Description:  .Use the CheckerBoard algorithm test RAM
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    78  *               
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    79  * Inputs:        Address: start address 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    80  *                TestedNumber:number of test cells in this test algorithm 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    81  *                   
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    82  * Outputs:       None
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    83  * 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    84  * Limitations:   None
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    85  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    86  END_FUNCTION_HDR*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    87  #if (STD_ON == RAMTST_CHECKERBOARD_TEST_SELECTED)
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    88  FUNC(RamTst_TestResultType, AUTOMATIC) RamTst_CheckerBoardTest
; Function RamTst_CheckerBoardTest
.L9:
RamTst_CheckerBoardTest:	.type	func

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    89  (
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    90  	uint32 Address, 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    91  	P2VAR(RamTst_NumberOfTestedCellsType,AUTOMATIC,AUTOMATIC) TestedNumber
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    92  )
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    93  {
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    94  	register RamTst_TestResultType result = RAMTST_RESULT_NOT_OK;
	mov	d2,#2
.L40:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    95  	register uint32 backup0;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    96  	register uint32 backup1;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    97  	register P2VAR(uint32, AUTOMATIC, AUTOMATIC) dataFirst;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    98  	register P2VAR(uint32, AUTOMATIC, AUTOMATIC) dataSecond;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	    99  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   100  	dataFirst = (uint32*)Address;
	mov.a	a15,d4
.L41:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   101  	dataSecond = (uint32*)(Address + RAMTST_ADDR_OFFSET);
	add	d4,#4
.L39:
	mov.a	a2,d4
.L42:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   102      
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   103  	backup0 = *dataFirst;
	ld.w	d0,[a15]
.L43:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   104  	backup1 = *dataSecond;
	ld.w	d1,[a2]
.L44:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   105  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   106      
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   107  	
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   108  	*dataFirst = RAMTST_CHECKERBOARD_PATTERN;/*step 1 */
	mov	d15,#21845
	addih	d15,d15,#21845
.L58:
	st.w	[a15],d15
.L59:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   109  	*dataSecond = RAMTST_CHECKERBOARD_PATTERN;
	st.w	[a2],d15
.L60:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   110  	RamTst_ClearCache();
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   111  	if ((*dataFirst == RAMTST_CHECKERBOARD_PATTERN)    /*step 2*/
	ld.w	d3,[a15]
.L61:
	jne	d15,d3,.L3
.L62:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   112  		&& (*dataSecond == RAMTST_CHECKERBOARD_PATTERN))
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   113  	{
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   114  		*dataFirst = ~RAMTST_CHECKERBOARD_PATTERN;   /*step 3*/
	mov.u	d15,#43690
	addih	d15,d15,#43690
.L63:
	st.w	[a15],d15
.L64:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   115  		*dataSecond = ~RAMTST_CHECKERBOARD_PATTERN;
	st.w	[a2],d15
.L65:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   116  		RamTst_ClearCache();
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   117  		if ((*dataFirst == ~RAMTST_CHECKERBOARD_PATTERN) /*step 4*/
	ld.w	d3,[a15]
.L66:
	jne	d15,d3,.L4
.L67:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   118  			&& (*dataSecond == ~RAMTST_CHECKERBOARD_PATTERN))
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   119  		{
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   120  			result = RAMTST_RESULT_OK;
	mov	d2,#1
.L4:
.L3:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   121  		}
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   122  	}
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   123  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   124  	*dataFirst = backup0;
	st.w	[a15],d0
.L68:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   125  	*dataSecond = backup1;
	st.w	[a2],d1
.L69:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   126  	
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   127  	*TestedNumber = RAMTST_CHECKERBOARD_MIN_NUMBER;
	mov	d15,#8
.L70:
	st.w	[a4],d15
.L71:

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   128  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   129  	return result;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   130  }
	ret
.L30:
	
__RamTst_CheckerBoardTest_function_end:
	.size	RamTst_CheckerBoardTest,__RamTst_CheckerBoardTest_function_end-RamTst_CheckerBoardTest
.L23:
	; End of function
	
	.calls	'RamTst_DefaultTest','',0
	.calls	'RamTst_CheckerBoardTest','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L11:
	.word	1175
	.half	3
	.word	.L12
	.byte	4
.L10:
	.byte	1
	.byte	'..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L13
.L24:
	.byte	2,1,50,9,1,3
	.byte	'RAMTST_RESULT_NOT_TESTED',0,0,3
	.byte	'RAMTST_RESULT_OK',0,1,3
	.byte	'RAMTST_RESULT_NOT_OK',0,2,3
	.byte	'RAMTST_RESULT_UNDEFINED',0,3,0
.L26:
	.byte	4
	.byte	'unsigned long int',0,4,7
.L28:
	.byte	5
	.word	261
.L36:
	.byte	5
	.word	261
	.byte	6,1,5
	.word	292
	.byte	7
	.byte	'__codeptr',0,2,1,1
	.word	294
	.byte	4
	.byte	'unsigned char',0,1,8,7
	.byte	'uint8',0,3,106,29
	.word	317
	.byte	4
	.byte	'unsigned short int',0,2,7,7
	.byte	'uint16',0,3,110,29
	.word	348
	.byte	7
	.byte	'uint32',0,3,114,29
	.word	261
	.byte	7
	.byte	'RamTst_TestResultType',0,1,56,3
	.word	160
	.byte	2,1,58,9,1,3
	.byte	'RAMTEST_NON_DESTRUCTIVE',0,0,3
	.byte	'RAMTEST_DESTRUCTIVE',0,1,0,7
	.byte	'RamTst_TestPolicyType',0,1,62,3
	.word	430
	.byte	2,1,64,9,1,3
	.byte	'RAMTST_ALGORITHM_UNDEFINED',0,0,3
	.byte	'RAMTST_CHECKERBOARD_TEST',0,1,3
	.byte	'RAMTST_ALGORITHM_CHECKER',0,2,0,7
	.byte	'RamTst_AlgorithmType',0,1,92,3
	.word	514
	.byte	7
	.byte	'RamTst_AlgParamsIdType',0,1,94,16
	.word	317
	.byte	7
	.byte	'RamTst_NumberOfTestedCellsType',0,1,95,16
	.word	261
	.byte	7
	.byte	'RamTst_NumberOfBlocksType',0,1,96,16
	.word	348
	.byte	8,1,1,5
	.word	736
	.byte	7
	.byte	'RamTst_NotificationFunType',0,1,98,9
	.word	739
	.byte	9,1,111,9,20,10
	.byte	'AlgParamsBlockId',0
	.word	348
	.byte	2,2,35,0,10
	.byte	'BlockId',0
	.word	348
	.byte	2,2,35,2,10
	.byte	'TestPolicy',0
	.word	430
	.byte	1,2,35,4,10
	.byte	'FillPattern',0
	.word	261
	.byte	4,2,35,6,10
	.byte	'StartAddress',0
	.word	261
	.byte	4,2,35,10,10
	.byte	'EndAddress',0
	.word	261
	.byte	4,2,35,14,0,7
	.byte	'RamTst_ConfigBlockParamsType',0,1,119,3
	.word	779
	.byte	11
	.word	779
	.byte	5
	.word	948
	.byte	9,1,121,9,20,10
	.byte	'AlgParamsId',0
	.word	317
	.byte	1,2,35,0,10
	.byte	'Algorithm',0
	.word	514
	.byte	1,2,35,1,10
	.byte	'NumberOfBlocks',0
	.word	348
	.byte	2,2,35,2,10
	.byte	'NumberOfTestedCells',0
	.word	261
	.byte	4,2,35,4,10
	.byte	'MaxNumberOfTestedCells',0
	.word	261
	.byte	4,2,35,8,10
	.byte	'ExtNumberOfTestedCells',0
	.word	261
	.byte	4,2,35,12,10
	.byte	'BlockParams',0
	.word	953
	.byte	4,2,35,16,0,7
	.byte	'RamTst_ConfigAlgParamsType',0,1,130,1,3
	.word	958
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L12:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,4,1,58,15,59,15,57,15,11,15,0,0,3,40,0,3,8,28,13,0,0,4
	.byte	36,0,3,8,11,15,62,15,0,0,5,15,0,73,19,0,0,6,21,0,54,15,0,0,7,22,0,3,8,58,15,59,15,57,15,73,19,0,0,8,21
	.byte	0,54,15,39,12,0,0,9,19,1,58,15,59,15,57,15,11,15,0,0,10,13,0,3,8,73,19,11,15,56,9,0,0,11,38,0,73,19,0
	.byte	0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L13:
	.word	.L46-.L45
.L45:
	.half	3
	.word	.L48-.L47
.L47:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\RamTst',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform',0,0
	.byte	'RamTst_Types.h',0,1,0,0
	.byte	'..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c',0,0,0,0
	.byte	'Platform_Types.h',0,2,0,0,0
.L48:
.L46:
	.sdecl	'.debug_info',debug,cluster('RamTst_DefaultTest')
	.sect	'.debug_info'
.L14:
	.word	263
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L17,.L16
	.byte	2
	.word	.L10
	.byte	3
	.byte	'RamTst_DefaultTest',0,1,61,40
	.word	.L24
	.byte	1,1,1
	.word	.L7,.L25,.L6
	.byte	4
	.byte	'Address',0,1,63,9
	.word	.L26,.L27
	.byte	4
	.byte	'TestedNumber',0,1,64,60
	.word	.L28,.L29
	.byte	5
	.word	.L7,.L25
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('RamTst_DefaultTest')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('RamTst_DefaultTest')
	.sect	'.debug_line'
.L16:
	.word	.L50-.L49
.L49:
	.half	3
	.word	.L52-.L51
.L51:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c',0,0,0,0,0
.L52:
	.byte	5,9,7,0,5,2
	.word	.L7
	.byte	3,197,0,1,5,1,9
	.half	.L53-.L7
	.byte	3,1,1,7,9
	.half	.L18-.L53
	.byte	0,1,1
.L50:
	.sdecl	'.debug_ranges',debug,cluster('RamTst_DefaultTest')
	.sect	'.debug_ranges'
.L17:
	.word	-1,.L7,0,.L18-.L7,0,0
	.sdecl	'.debug_info',debug,cluster('RamTst_CheckerBoardTest')
	.sect	'.debug_info'
.L19:
	.word	373
	.half	3
	.word	.L20
	.byte	4,1
	.byte	'..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L22,.L21
	.byte	2
	.word	.L10
	.byte	3
	.byte	'RamTst_CheckerBoardTest',0,1,88,40
	.word	.L24
	.byte	1,1,1
	.word	.L9,.L30,.L8
	.byte	4
	.byte	'Address',0,1,90,9
	.word	.L26,.L31
	.byte	4
	.byte	'TestedNumber',0,1,91,60
	.word	.L28,.L32
	.byte	5
	.word	.L9,.L30
	.byte	6
	.byte	'result',0,1,94,33
	.word	.L24,.L33
	.byte	6
	.byte	'backup0',0,1,95,18
	.word	.L26,.L34
	.byte	6
	.byte	'backup1',0,1,96,18
	.word	.L26,.L35
	.byte	6
	.byte	'dataFirst',0,1,97,47
	.word	.L36,.L37
	.byte	6
	.byte	'dataSecond',0,1,98,47
	.word	.L36,.L38
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('RamTst_CheckerBoardTest')
	.sect	'.debug_abbrev'
.L20:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('RamTst_CheckerBoardTest')
	.sect	'.debug_line'
.L21:
	.word	.L55-.L54
.L54:
	.half	3
	.word	.L57-.L56
.L56:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\EAS\\BSW\\RamTst\\RamTst_Algorithm.c',0,0,0,0,0
.L57:
	.byte	5,40,7,0,5,2
	.word	.L9
	.byte	3,221,0,1,5,12,9
	.half	.L40-.L9
	.byte	3,6,1,5,33,9
	.half	.L41-.L40
	.byte	3,1,1,5,13,9
	.half	.L39-.L41
	.byte	1,5,12,9
	.half	.L42-.L39
	.byte	3,2,1,9
	.half	.L43-.L42
	.byte	3,1,1,5,15,9
	.half	.L44-.L43
	.byte	3,4,1,5,13,9
	.half	.L58-.L44
	.byte	1,5,14,9
	.half	.L59-.L58
	.byte	3,1,1,5,7,9
	.half	.L60-.L59
	.byte	3,2,1,5,6,9
	.half	.L61-.L60
	.byte	1,5,16,7,9
	.half	.L62-.L61
	.byte	3,3,1,5,14,9
	.half	.L63-.L62
	.byte	1,5,15,9
	.half	.L64-.L63
	.byte	3,1,1,5,8,9
	.half	.L65-.L64
	.byte	3,2,1,5,7,9
	.half	.L66-.L65
	.byte	1,5,11,7,9
	.half	.L67-.L66
	.byte	3,3,1,5,13,9
	.half	.L3-.L67
	.byte	3,4,1,5,14,9
	.half	.L68-.L3
	.byte	3,1,1,5,18,9
	.half	.L69-.L68
	.byte	3,2,1,5,16,9
	.half	.L70-.L69
	.byte	1,5,1,9
	.half	.L71-.L70
	.byte	3,3,1,7,9
	.half	.L23-.L71
	.byte	0,1,1
.L55:
	.sdecl	'.debug_ranges',debug,cluster('RamTst_CheckerBoardTest')
	.sect	'.debug_ranges'
.L22:
	.word	-1,.L9,0,.L23-.L9,0,0
	.sdecl	'.debug_loc',debug,cluster('RamTst_CheckerBoardTest')
	.sect	'.debug_loc'
.L31:
	.word	-1,.L9,0,.L39-.L9
	.half	1
	.byte	84
	.word	0,0
.L8:
	.word	-1,.L9,0,.L30-.L9
	.half	2
	.byte	138,0
	.word	0,0
.L32:
	.word	-1,.L9,0,.L30-.L9
	.half	1
	.byte	100
	.word	0,0
.L34:
	.word	-1,.L9,.L43-.L9,.L30-.L9
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L35:
	.word	-1,.L9,.L44-.L9,.L30-.L9
	.half	1
	.byte	81
	.word	0,0
.L37:
	.word	-1,.L9,.L41-.L9,.L30-.L9
	.half	1
	.byte	111
	.word	0,0
.L38:
	.word	-1,.L9,.L41-.L9,.L30-.L9
	.half	1
	.byte	84
	.word	.L42-.L9,.L30-.L9
	.half	1
	.byte	98
	.word	0,0
.L33:
	.word	-1,.L9,.L40-.L9,.L30-.L9
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('RamTst_DefaultTest')
	.sect	'.debug_loc'
.L27:
	.word	-1,.L7,0,.L25-.L7
	.half	1
	.byte	84
	.word	0,0
.L6:
	.word	-1,.L7,0,.L25-.L7
	.half	2
	.byte	138,0
	.word	0,0
.L29:
	.word	-1,.L7,0,.L25-.L7
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L72:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('RamTst_DefaultTest')
	.sect	'.debug_frame'
	.word	24
	.word	.L72,.L7,.L25-.L7
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('RamTst_CheckerBoardTest')
	.sect	'.debug_frame'
	.word	20
	.word	.L72,.L9,.L30-.L9
	.byte	8,19,8,21,8,22,8,23

; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   131  #endif
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   132  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   133  /* BEGIN_FUNCTION_HDR
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   134  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   135  * Function Name: RamTst_MarchTest
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   136  *                
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   137  * Description:  .Use the March algorithm test RAM  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   138  *               
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   139  * Inputs:        Address: start address 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   140  *                TestedNumber:number of test cells in this test algorithm 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   141  *                   
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   142  * Outputs:       None
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   143  * 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   144  * Limitations:   None
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   145  ********************************************************************************
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   146  END_FUNCTION_HDR*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   147  #if (STD_ON == RAMTST_MARCH_TEST_SELECTED)
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   148  FUNC(RamTst_TestResultType, AUTOMATIC) RamTst_MarchTest
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   149  (
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   150  	uint32 Address, 
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   151  	P2VAR(RamTst_NumberOfTestedCellsType,AUTOMATIC,AUTOMATIC) TestedNumber
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   152  )
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   153  {
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   154  	register RamTst_TestResultType result = RAMTST_RESULT_NOT_OK;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   155  	register uint32 backup0;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   156  	register uint32 backup1;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   157  	register P2VAR(uint32, AUTOMATIC, AUTOMATIC) dataFirst;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   158  	register P2VAR(uint32, AUTOMATIC, AUTOMATIC) dataSecond;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   159  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   160  	dataFirst = (uint32*)Address;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   161  	dataSecond = (uint32*)(Address + RAMTST_ADDR_OFFSET);
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   162  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   163  	/*{up(w0); up(r0,w1); down(r1,w0,r0)}*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   164  	backup0 = *dataFirst;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   165  	backup1 = *dataSecond;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   166  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   167  	*dataFirst = RAMTST_MARCH_PATTERN;/*W0*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   168  	*dataSecond = RAMTST_MARCH_PATTERN;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   169  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   170  	RamTst_ClearCache();
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   171  	if((*dataFirst == RAMTST_MARCH_PATTERN)    /*R0*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   172  		&& (*dataSecond == RAMTST_MARCH_PATTERN))
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   173  	{
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   174  		*dataFirst = ~RAMTST_MARCH_PATTERN;   /*AND W1*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   175  		*dataSecond = ~RAMTST_MARCH_PATTERN;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   176  		RamTst_ClearCache();
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   177  		if ((*dataSecond == ~RAMTST_MARCH_PATTERN)   /*R1*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   178  			&& (*dataFirst == ~RAMTST_MARCH_PATTERN))
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   179  		{
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   180  			*dataSecond = RAMTST_MARCH_PATTERN;         /*AND W0*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   181  			*dataFirst = RAMTST_MARCH_PATTERN;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   182  			RamTst_ClearCache();
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   183  			if ((*dataSecond == RAMTST_MARCH_PATTERN)   /*R0*/
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   184  				&&(*dataFirst == RAMTST_MARCH_PATTERN))
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   185  			{
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   186  				result = RAMTST_RESULT_OK;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   187  			}
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   188  		}
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   189  	}
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   190  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   191  	*dataFirst = backup0;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   192  	*dataSecond = backup1;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   193      
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   194  	*TestedNumber = RAMTST_MARCH_MIN_NUMBER;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   195  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   196  	return result;
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   197  }
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   198  #endif
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   199  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   200  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   201  #define RAMTST_STOP_SEC_CODE
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   202  #include "MemMap.h"
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   203  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   204  
; ..\EAS\BSW\RamTst\RamTst_Algorithm.c	   205  

	; Module end
