01000086 V square 5 "E:\Research\8PuzzleVHDL\square.vhd" 3936 1133 1
 square_arch 4438 44 0 0
12
0
12
00000005
1
E:\Research\8PuzzleVHDL\square.vhd
0
0 0 0 0 0 0
1
1
29
0
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
512
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
1.
0
1
1
0
0.
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
1.
0
1
1
0
0.
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 8 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 10 4
4
67
0
1
12 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 11 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 12 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 12 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 13 5
5
67
0
1
12 ~ ~ 11 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 14 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 16 6
6
67
0
1
12 ~ ~ 14 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 17 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 18 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 18 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 18 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 19 7
7
67
0
1
12 ~ ~ 17 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 20 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 21 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 21 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 21 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 22 8
8
67
0
1
12 ~ ~ 20 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
12 ~ ~ 23 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
805371389 0
0
0
1
29
0
29
12 ~ ~ 25 9
9
69
0
1
12 ~ ~ 23 7
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
12 ~ ~ 26 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
#VLB_VERSION 52
#INFO
square
E 939155466.546
27
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clk 0 29 75 1 . 6
reset 1 29 165 1 . 7
~std_logic_vector{1~downto~0}~ 2 5 254 1 . 8
~NATURAL~range~1~downto~0~ 3 5 458 1 . 8
rand 4 29 626 1 . 8
~std_logic_vector{3~downto~0}~ 5 5 699 1 . 9
~NATURAL~range~3~downto~0~ 6 5 903 1 . 9
goal 7 29 1071 1 . 9
~std_logic_vector{3~downto~0}~2 8 5 1144 1 . 10
~NATURAL~range~3~downto~0~1 9 5 1348 1 . 10
init 10 29 1516 1 . 10
~std_logic_vector{3~downto~0}~4 11 5 1590 1 . 11
~NATURAL~range~3~downto~0~3 12 5 1796 1 . 11
inN 13 29 1966 1 . 11
~std_logic_vector{3~downto~0}~6 14 5 2041 1 . 12
~NATURAL~range~3~downto~0~5 15 5 2247 1 . 12
inS 16 29 2417 1 . 12
~std_logic_vector{3~downto~0}~8 17 5 2492 1 . 13
~NATURAL~range~3~downto~0~7 18 5 2698 1 . 13
inE 19 29 2868 1 . 13
~std_logic_vector{3~downto~0}~10 20 5 2943 1 . 14
~NATURAL~range~3~downto~0~9 21 5 3149 1 . 14
inW 22 29 3319 1 . 14
~std_logic_vector{3~downto~0}~12 23 5 3394 1 . 15
~NATURAL~range~3~downto~0~11 24 5 3600 1 . 15
cur 25 29 3770 1 . 15
set 26 29 3846 1 . 16
#SPECIFICATION 
#END
(unit (square 0 5 (square_arch 0 19 ))
  (version v11)
  (time 939155466.546 1999.10.05 15:31:06)
  (source (\E:\\Research\\8PuzzleVHDL\\square.vhd\))
  (use (std(standard))(ieee(std_logic_1164)))
  (object
    (port (internal clk ~extieee.std_logic_1164.std_logic 0 6 (architecture (in ))))
    (port (internal reset ~extieee.std_logic_1164.std_logic 0 7 (architecture (in ))))
    (type (internal ~std_logic_vector{1~downto~0}~ 0 8 (array ~extieee.std_logic_1164.std_logic ((downto (i 1)(i 0))))))
    (port (internal rand ~std_logic_vector{1~downto~0}~ 0 8 (architecture (in ))))
    (type (internal ~std_logic_vector{3~downto~0}~ 0 9 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (port (internal goal ~std_logic_vector{3~downto~0}~ 0 9 (architecture (in ))))
    (type (internal ~std_logic_vector{3~downto~0}~2 0 10 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (port (internal init ~std_logic_vector{3~downto~0}~2 0 10 (architecture (in ))))
    (type (internal ~std_logic_vector{3~downto~0}~4 0 11 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (port (internal inN ~std_logic_vector{3~downto~0}~4 0 11 (architecture (in ))))
    (type (internal ~std_logic_vector{3~downto~0}~6 0 12 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (port (internal inS ~std_logic_vector{3~downto~0}~6 0 12 (architecture (in ))))
    (type (internal ~std_logic_vector{3~downto~0}~8 0 13 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (port (internal inE ~std_logic_vector{3~downto~0}~8 0 13 (architecture (in ))))
    (type (internal ~std_logic_vector{3~downto~0}~10 0 14 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (port (internal inW ~std_logic_vector{3~downto~0}~10 0 14 (architecture (in ))))
    (type (internal ~std_logic_vector{3~downto~0}~12 0 15 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (port (internal cur ~std_logic_vector{3~downto~0}~12 0 15 (architecture (inout ))))
    (port (internal set ~extieee.std_logic_1164.std_logic 0 16 (architecture (out ))))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (process
      (line__21(architecture 0 0 21 (assignment (target(10))(sensitivity(9)(3)))))
      (action(architecture 1 0 22 (process (target(9))(sensitivity(0)))))
    )
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
  (static
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (model
    (
      (d6(0(15)))
      (3369(8300009(4)))
      (35aa(3))
      (3369(8300003(4)))
      (35aa(3))
      (7c12(1))
      (3(b))
      (7c5f(3))
      (105f(830000a))
      (9387)
      (1(e))
      (7c5f(2))
      (105f(830000a))
      (9387)
      (af08)
      (1)
    )
    (
      (d6(0(17)))
      (85f(8300000))
      (30b7)
      (3(44))
      (d6(0(18)))
      (330b(8300001(3)))
      (3(d))
      (d6(0(19)))
      (3369(8300004(4)))
      (105f(8300009))
      (7c5f(4))
      (9187)
      (1(43))
      (d6(0(1b)))
      (3369(8300009(4)))
      (35aa(3))
      (3369(3200000(4)))
      (35a9(0(3)))
      (7c12(1))
      (3(42))
      (d6(0(1c)))
      (66(8300002))
      (35aa(1))
      (3369(3200001(2)))
      (35a9(0(1)))
      (7c12(1))
      (3(21))
      (d6(0(1d)))
      (3369(8300005(4)))
      (105f(8300009))
      (7c5f(4))
      (9187)
      (1(41))
      (d6(0(1e)))
      (66(8300002))
      (35aa(1))
      (3369(3200002(2)))
      (35a9(0(1)))
      (7c12(1))
      (3(2e))
      (d6(0(1f)))
      (3369(8300006(4)))
      (105f(8300009))
      (7c5f(4))
      (9187)
      (1(41))
      (d6(0(20)))
      (66(8300002))
      (35aa(1))
      (3369(3200003(2)))
      (35a9(0(1)))
      (7c12(1))
      (3(3b))
      (d6(0(21)))
      (3369(8300007(4)))
      (105f(8300009))
      (7c5f(4))
      (9187)
      (1(41))
      (d6(0(23)))
      (3369(8300008(4)))
      (105f(8300009))
      (7c5f(4))
      (9187)
      (d6(0(24)))
      (d6(0(25)))
      (d6(0(26)))
      (d6(0(27)))
      (d6(0(28)))
      (af08)
      (1)
    )
  )
)
0_______
52
square_arch
0
11
std
.
.
0
0
01000068 V square_pkg 6 "E:\Research\8PuzzleVHDL\square.vhd" 3969 1187 1565
15
0
15
00000045
1
E:\Research\8PuzzleVHDL\square.vhd
0
0 0 0 0 0 0
1
1
18
0
18
15 ~ ~ 0 0
0
0
11
1
1
29
0
29
15 ~ ~ 1 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
0
29
15 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
512
5
15 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
1.
0
1
1
0
0.
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
1.
0
1
1
0
0.
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 4 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 5 0
0
67
0
1
15 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
15 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 7 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 8 0
0
67
0
1
15 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
15 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 10 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 11 0
0
67
0
1
15 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
15 ~ ~ 12 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 13 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 14 0
0
67
0
1
15 ~ ~ 12 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
15 ~ ~ 15 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 16 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 16 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 17 0
0
67
0
1
15 ~ ~ 15 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
15 ~ ~ 18 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 19 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 19 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 20 0
0
67
0
1
15 ~ ~ 18 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
15 ~ ~ 21 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 22 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 23 0
0
67
0
1
15 ~ ~ 21 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
512
5
15 ~ ~ 24 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
3.
0
1
1
0
0.
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 25 0
805371389 0
0
0
1
29
0
29
15 ~ ~ 26 0
0
69
0
1
15 ~ ~ 24 7
0
15 ieee std_logic_1164 5 3
0
0
1
29
0
29
15 ~ ~ 27 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
0
#VLB_VERSION 52
#INFO
square_pkg
P 939155466.562
28
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
square 0 18 75 1 . 46
clk 1 29 105 0 . 47
reset 2 29 195 0 . 48
~std_logic_vector{1~downto~0}~14 3 5 284 0 . 49
~NATURAL~range~1~downto~0~13 4 5 488 0 . 49
rand 5 29 656 0 . 49
~std_logic_vector{3~downto~0}~16 6 5 729 0 . 50
~NATURAL~range~3~downto~0~15 7 5 933 0 . 50
goal 8 29 1101 0 . 50
~std_logic_vector{3~downto~0}~18 9 5 1174 0 . 51
~NATURAL~range~3~downto~0~17 10 5 1379 0 . 51
init 11 29 1549 0 . 51
~std_logic_vector{3~downto~0}~20 12 5 1623 0 . 52
~NATURAL~range~3~downto~0~19 13 5 1829 0 . 52
inN 14 29 1999 0 . 52
~std_logic_vector{3~downto~0}~22 15 5 2074 0 . 53
~NATURAL~range~3~downto~0~21 16 5 2280 0 . 53
inS 17 29 2450 0 . 53
~std_logic_vector{3~downto~0}~24 18 5 2525 0 . 54
~NATURAL~range~3~downto~0~23 19 5 2731 0 . 54
inE 20 29 2901 0 . 54
~std_logic_vector{3~downto~0}~26 21 5 2976 0 . 55
~NATURAL~range~3~downto~0~25 22 5 3182 0 . 55
inW 23 29 3352 0 . 55
~std_logic_vector{3~downto~0}~28 24 5 3427 0 . 56
~NATURAL~range~3~downto~0~27 25 5 3633 0 . 56
cur 26 29 3803 0 . 56
set 27 29 3879 0 . 57
#SPECIFICATION 
#END
(unit (square_pkg 0 45 )
  (version v11)
  (time 939155466.562 1999.10.05 15:31:06)
  (source (\E:\\Research\\8PuzzleVHDL\\square.vhd\))
  (use (std(standard))(ieee(std_logic_1164)))
  (object
    (type (internal ~std_logic_vector{1~downto~0}~14 0 49 (array ~extieee.std_logic_1164.std_logic ((downto (i 1)(i 0))))))
    (type (internal ~std_logic_vector{3~downto~0}~16 0 50 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal ~std_logic_vector{3~downto~0}~18 0 51 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal ~std_logic_vector{3~downto~0}~20 0 52 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal ~std_logic_vector{3~downto~0}~22 0 53 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal ~std_logic_vector{3~downto~0}~24 0 54 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal ~std_logic_vector{3~downto~0}~26 0 55 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (internal ~std_logic_vector{3~downto~0}~28 0 56 (array ~extieee.std_logic_1164.std_logic ((downto (i 3)(i 0))))))
    (type (external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (type (external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (type (external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (subprogram
      (external resolved (ieee std_logic_1164 0))
    )
  )
)
