
Project_4_Interfacing_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001250  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800135c  0800135c  0000235c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b20  08001b20  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001b20  08001b20  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001b20  08001b20  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b20  08001b20  00002b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001b24  08001b24  00002b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001b28  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000047c  2000000c  08001b34  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  08001b34  00003488  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000096d9  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b74  00000000  00000000  0000c70e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000658  00000000  00000000  0000e288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000878  00000000  00000000  0000e8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169dc  00000000  00000000  0000f158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c445  00000000  00000000  00025b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000803df  00000000  00000000  00031f79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2358  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000114c  00000000  00000000  000b239c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00004213  00000000  00000000  000b34e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  000b76fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001344 	.word	0x08001344

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001344 	.word	0x08001344

0800014c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800014c:	b500      	push	{lr}
 800014e:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000150:	2224      	movs	r2, #36	@ 0x24
 8000152:	2100      	movs	r1, #0
 8000154:	a807      	add	r0, sp, #28
 8000156:	f001 f8c9 	bl	80012ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800015a:	2214      	movs	r2, #20
 800015c:	2100      	movs	r1, #0
 800015e:	a801      	add	r0, sp, #4
 8000160:	f001 f8c4 	bl	80012ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000164:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000166:	2101      	movs	r1, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000168:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800016a:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800016c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800016e:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000172:	f000 fe4d 	bl	8000e10 <HAL_RCC_OscConfig>
 8000176:	4601      	mov	r1, r0
 8000178:	b108      	cbz	r0, 800017e <SystemClock_Config+0x32>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800017a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800017c:	e7fe      	b.n	800017c <SystemClock_Config+0x30>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800017e:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000180:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000184:	e9cd 3001 	strd	r3, r0, [sp, #4]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000188:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800018a:	a801      	add	r0, sp, #4
 800018c:	f001 f802 	bl	8001194 <HAL_RCC_ClockConfig>
 8000190:	b108      	cbz	r0, 8000196 <SystemClock_Config+0x4a>
 8000192:	b672      	cpsid	i
  while (1)
 8000194:	e7fe      	b.n	8000194 <SystemClock_Config+0x48>
}
 8000196:	b011      	add	sp, #68	@ 0x44
 8000198:	f85d fb04 	ldr.w	pc, [sp], #4

0800019c <main>:
{
 800019c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  HAL_Init();
 800019e:	f000 fa5b 	bl	8000658 <HAL_Init>
  SystemClock_Config();
 80001a2:	f7ff ffd3 	bl	800014c <SystemClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a6:	4b23      	ldr	r3, [pc, #140]	@ (8000234 <main+0x98>)
  hi2c1.Instance = I2C1;
 80001a8:	4823      	ldr	r0, [pc, #140]	@ (8000238 <main+0x9c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001aa:	699a      	ldr	r2, [r3, #24]
 80001ac:	f042 0204 	orr.w	r2, r2, #4
 80001b0:	619a      	str	r2, [r3, #24]
 80001b2:	699a      	ldr	r2, [r3, #24]
 80001b4:	f002 0204 	and.w	r2, r2, #4
 80001b8:	9202      	str	r2, [sp, #8]
 80001ba:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001bc:	699a      	ldr	r2, [r3, #24]
 80001be:	f042 0208 	orr.w	r2, r2, #8
 80001c2:	619a      	str	r2, [r3, #24]
 80001c4:	699b      	ldr	r3, [r3, #24]
  hi2c1.Init.ClockSpeed = 400000;
 80001c6:	4a1d      	ldr	r2, [pc, #116]	@ (800023c <main+0xa0>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	9303      	str	r3, [sp, #12]
 80001ce:	9b03      	ldr	r3, [sp, #12]
  hi2c1.Init.ClockSpeed = 400000;
 80001d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000240 <main+0xa4>)
 80001d2:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80001d6:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80001d8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 80001dc:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80001e0:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80001e4:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80001e8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80001ea:	f000 fcd9 	bl	8000ba0 <HAL_I2C_Init>
 80001ee:	4604      	mov	r4, r0
 80001f0:	b108      	cbz	r0, 80001f6 <main+0x5a>
 80001f2:	b672      	cpsid	i
  while (1)
 80001f4:	e7fe      	b.n	80001f4 <main+0x58>
  ssd1306_WriteString("JATHIN PUSULURI", Font_7x10, White);
 80001f6:	2601      	movs	r6, #1
  ssd1306_Init();
 80001f8:	f000 f920 	bl	800043c <ssd1306_Init>
  ssd1306_WriteString("JATHIN PUSULURI", Font_7x10, White);
 80001fc:	4d11      	ldr	r5, [pc, #68]	@ (8000244 <main+0xa8>)
  ssd1306_Fill(Black);
 80001fe:	4620      	mov	r0, r4
 8000200:	f000 f84e 	bl	80002a0 <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8000204:	4621      	mov	r1, r4
 8000206:	4620      	mov	r0, r4
 8000208:	f000 f8fa 	bl	8000400 <ssd1306_SetCursor>
  ssd1306_WriteString("JATHIN PUSULURI", Font_7x10, White);
 800020c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8000210:	480d      	ldr	r0, [pc, #52]	@ (8000248 <main+0xac>)
 8000212:	9600      	str	r6, [sp, #0]
 8000214:	f000 f8de 	bl	80003d4 <ssd1306_WriteString>
  ssd1306_SetCursor(0, 20);
 8000218:	2114      	movs	r1, #20
 800021a:	4620      	mov	r0, r4
 800021c:	f000 f8f0 	bl	8000400 <ssd1306_SetCursor>
  ssd1306_WriteString("OLED Testing", Font_7x10, White);
 8000220:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8000224:	4809      	ldr	r0, [pc, #36]	@ (800024c <main+0xb0>)
 8000226:	9600      	str	r6, [sp, #0]
 8000228:	f000 f8d4 	bl	80003d4 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 800022c:	f000 f844 	bl	80002b8 <ssd1306_UpdateScreen>
  while (1)
 8000230:	e7fe      	b.n	8000230 <main+0x94>
 8000232:	bf00      	nop
 8000234:	40021000 	.word	0x40021000
 8000238:	20000028 	.word	0x20000028
 800023c:	40005400 	.word	0x40005400
 8000240:	00061a80 	.word	0x00061a80
 8000244:	0800137c 	.word	0x0800137c
 8000248:	0800135c 	.word	0x0800135c
 800024c:	0800136c 	.word	0x0800136c

08000250 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000250:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000252:	2301      	movs	r3, #1
 8000254:	f04f 32ff 	mov.w	r2, #4294967295
 8000258:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800025c:	f10d 0217 	add.w	r2, sp, #23
void ssd1306_WriteCommand(uint8_t byte) {
 8000260:	f88d 0017 	strb.w	r0, [sp, #23]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000264:	9200      	str	r2, [sp, #0]
 8000266:	2178      	movs	r1, #120	@ 0x78
 8000268:	2200      	movs	r2, #0
 800026a:	4803      	ldr	r0, [pc, #12]	@ (8000278 <ssd1306_WriteCommand+0x28>)
 800026c:	f000 fd40 	bl	8000cf0 <HAL_I2C_Mem_Write>
}
 8000270:	b007      	add	sp, #28
 8000272:	f85d fb04 	ldr.w	pc, [sp], #4
 8000276:	bf00      	nop
 8000278:	20000028 	.word	0x20000028

0800027c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800027c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800027e:	f04f 33ff 	mov.w	r3, #4294967295
 8000282:	b289      	uxth	r1, r1
 8000284:	e9cd 0100 	strd	r0, r1, [sp]
 8000288:	9302      	str	r3, [sp, #8]
 800028a:	2240      	movs	r2, #64	@ 0x40
 800028c:	2301      	movs	r3, #1
 800028e:	2178      	movs	r1, #120	@ 0x78
 8000290:	4802      	ldr	r0, [pc, #8]	@ (800029c <ssd1306_WriteData+0x20>)
 8000292:	f000 fd2d 	bl	8000cf0 <HAL_I2C_Mem_Write>
}
 8000296:	b005      	add	sp, #20
 8000298:	f85d fb04 	ldr.w	pc, [sp], #4
 800029c:	20000028 	.word	0x20000028

080002a0 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80002a0:	2800      	cmp	r0, #0
 80002a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80002a6:	bf14      	ite	ne
 80002a8:	21ff      	movne	r1, #255	@ 0xff
 80002aa:	2100      	moveq	r1, #0
 80002ac:	4801      	ldr	r0, [pc, #4]	@ (80002b4 <ssd1306_Fill+0x14>)
 80002ae:	f001 b81d 	b.w	80012ec <memset>
 80002b2:	bf00      	nop
 80002b4:	20000082 	.word	0x20000082

080002b8 <ssd1306_UpdateScreen>:
}

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80002b8:	b538      	push	{r3, r4, r5, lr}
 80002ba:	24b0      	movs	r4, #176	@ 0xb0
 80002bc:	4d0a      	ldr	r5, [pc, #40]	@ (80002e8 <ssd1306_UpdateScreen+0x30>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80002be:	4620      	mov	r0, r4
 80002c0:	f7ff ffc6 	bl	8000250 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80002c4:	2000      	movs	r0, #0
 80002c6:	f7ff ffc3 	bl	8000250 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80002ca:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80002cc:	2010      	movs	r0, #16
 80002ce:	f7ff ffbf 	bl	8000250 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80002d2:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80002d4:	4628      	mov	r0, r5
 80002d6:	2180      	movs	r1, #128	@ 0x80
 80002d8:	f7ff ffd0 	bl	800027c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80002dc:	2cb8      	cmp	r4, #184	@ 0xb8
 80002de:	f105 0580 	add.w	r5, r5, #128	@ 0x80
 80002e2:	d1ec      	bne.n	80002be <ssd1306_UpdateScreen+0x6>
    }
}
 80002e4:	bd38      	pop	{r3, r4, r5, pc}
 80002e6:	bf00      	nop
 80002e8:	20000082 	.word	0x20000082

080002ec <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80002ec:	0603      	lsls	r3, r0, #24
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80002ee:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80002f0:	d410      	bmi.n	8000314 <ssd1306_DrawPixel+0x28>
 80002f2:	293f      	cmp	r1, #63	@ 0x3f
 80002f4:	d80e      	bhi.n	8000314 <ssd1306_DrawPixel+0x28>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80002f6:	2401      	movs	r4, #1
 80002f8:	08cb      	lsrs	r3, r1, #3
 80002fa:	4d07      	ldr	r5, [pc, #28]	@ (8000318 <ssd1306_DrawPixel+0x2c>)
 80002fc:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8000300:	5c2b      	ldrb	r3, [r5, r0]
 8000302:	f001 0107 	and.w	r1, r1, #7
 8000306:	fa04 f101 	lsl.w	r1, r4, r1
    if(color == White) {
 800030a:	42a2      	cmp	r2, r4
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800030c:	bf0c      	ite	eq
 800030e:	430b      	orreq	r3, r1
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000310:	438b      	bicne	r3, r1
 8000312:	542b      	strb	r3, [r5, r0]
    }
}
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	bf00      	nop
 8000318:	20000082 	.word	0x20000082

0800031c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800031c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000320:	4604      	mov	r4, r0
 8000322:	b089      	sub	sp, #36	@ 0x24
 8000324:	a808      	add	r0, sp, #32
 8000326:	e900 000e 	stmdb	r0, {r1, r2, r3}
 800032a:	f89d 3048 	ldrb.w	r3, [sp, #72]	@ 0x48
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800032e:	f1a4 0520 	sub.w	r5, r4, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000332:	9302      	str	r3, [sp, #8]
    if (ch < 32 || ch > 126)
 8000334:	b2eb      	uxtb	r3, r5
 8000336:	2b5e      	cmp	r3, #94	@ 0x5e
 8000338:	d848      	bhi.n	80003cc <ssd1306_WriteChar+0xb0>
 800033a:	9b07      	ldr	r3, [sp, #28]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800033c:	b30b      	cbz	r3, 8000382 <ssd1306_WriteChar+0x66>
 800033e:	4423      	add	r3, r4
 8000340:	f813 6c20 	ldrb.w	r6, [r3, #-32]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000344:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 80003d0 <ssd1306_WriteChar+0xb4>
 8000348:	f8b9 a000 	ldrh.w	sl, [r9]
 800034c:	eb0a 0306 	add.w	r3, sl, r6
 8000350:	2b80      	cmp	r3, #128	@ 0x80
 8000352:	dc3b      	bgt.n	80003cc <ssd1306_WriteChar+0xb0>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000354:	f8b9 3002 	ldrh.w	r3, [r9, #2]
 8000358:	f89d b015 	ldrb.w	fp, [sp, #21]
 800035c:	9301      	str	r3, [sp, #4]
 800035e:	eb03 020b 	add.w	r2, r3, fp
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000362:	2a40      	cmp	r2, #64	@ 0x40
 8000364:	dc32      	bgt.n	80003cc <ssd1306_WriteChar+0xb0>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8000366:	f04f 0800 	mov.w	r8, #0
 800036a:	fb0b f505 	mul.w	r5, fp, r5
 800036e:	006d      	lsls	r5, r5, #1
 8000370:	45c3      	cmp	fp, r8
 8000372:	d809      	bhi.n	8000388 <ssd1306_WriteChar+0x6c>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000374:	4456      	add	r6, sl
 8000376:	f8a9 6000 	strh.w	r6, [r9]
    
    // Return written char for validation
    return ch;
}
 800037a:	4620      	mov	r0, r4
 800037c:	b009      	add	sp, #36	@ 0x24
 800037e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8000382:	f89d 6014 	ldrb.w	r6, [sp, #20]
 8000386:	e7dd      	b.n	8000344 <ssd1306_WriteChar+0x28>
        for(j = 0; j < char_width; j++) {
 8000388:	2700      	movs	r7, #0
        b = Font.data[(ch - 32) * Font.height + i];
 800038a:	9a06      	ldr	r2, [sp, #24]
 800038c:	5b53      	ldrh	r3, [r2, r5]
 800038e:	9304      	str	r3, [sp, #16]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000390:	9b01      	ldr	r3, [sp, #4]
 8000392:	eb08 0203 	add.w	r2, r8, r3
 8000396:	b2d3      	uxtb	r3, r2
 8000398:	9303      	str	r3, [sp, #12]
        for(j = 0; j < char_width; j++) {
 800039a:	42be      	cmp	r6, r7
 800039c:	d803      	bhi.n	80003a6 <ssd1306_WriteChar+0x8a>
    for(i = 0; i < Font.height; i++) {
 800039e:	f108 0801 	add.w	r8, r8, #1
 80003a2:	3502      	adds	r5, #2
 80003a4:	e7e4      	b.n	8000370 <ssd1306_WriteChar+0x54>
            if((b << j) & 0x8000)  {
 80003a6:	9b04      	ldr	r3, [sp, #16]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80003a8:	eb07 000a 	add.w	r0, r7, sl
            if((b << j) & 0x8000)  {
 80003ac:	fa03 f207 	lsl.w	r2, r3, r7
 80003b0:	0413      	lsls	r3, r2, #16
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80003b2:	bf56      	itet	pl
 80003b4:	9b02      	ldrpl	r3, [sp, #8]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80003b6:	9a02      	ldrmi	r2, [sp, #8]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80003b8:	fab3 f283 	clzpl	r2, r3
 80003bc:	9903      	ldr	r1, [sp, #12]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80003be:	b2c0      	uxtb	r0, r0
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80003c0:	bf58      	it	pl
 80003c2:	0952      	lsrpl	r2, r2, #5
 80003c4:	f7ff ff92 	bl	80002ec <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80003c8:	3701      	adds	r7, #1
 80003ca:	e7e6      	b.n	800039a <ssd1306_WriteChar+0x7e>
        return 0;
 80003cc:	2400      	movs	r4, #0
 80003ce:	e7d4      	b.n	800037a <ssd1306_WriteChar+0x5e>
 80003d0:	2000007c 	.word	0x2000007c

080003d4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80003d4:	b570      	push	{r4, r5, r6, lr}
 80003d6:	b086      	sub	sp, #24
 80003d8:	ac03      	add	r4, sp, #12
 80003da:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80003de:	f89d 6028 	ldrb.w	r6, [sp, #40]	@ 0x28
 80003e2:	1e45      	subs	r5, r0, #1
    while (*str) {
 80003e4:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80003e8:	b140      	cbz	r0, 80003fc <ssd1306_WriteString+0x28>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80003ea:	9600      	str	r6, [sp, #0]
 80003ec:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80003f0:	f7ff ff94 	bl	800031c <ssd1306_WriteChar>
 80003f4:	4603      	mov	r3, r0
 80003f6:	7828      	ldrb	r0, [r5, #0]
 80003f8:	4283      	cmp	r3, r0
 80003fa:	d0f3      	beq.n	80003e4 <ssd1306_WriteString+0x10>
        str++;
    }
    
    // Everything ok
    return *str;
}
 80003fc:	b006      	add	sp, #24
 80003fe:	bd70      	pop	{r4, r5, r6, pc}

08000400 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8000400:	4b01      	ldr	r3, [pc, #4]	@ (8000408 <ssd1306_SetCursor+0x8>)
 8000402:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8000404:	8059      	strh	r1, [r3, #2]
}
 8000406:	4770      	bx	lr
 8000408:	2000007c 	.word	0x2000007c

0800040c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800040c:	b510      	push	{r4, lr}
 800040e:	4604      	mov	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8000410:	2081      	movs	r0, #129	@ 0x81
 8000412:	f7ff ff1d 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8000416:	4620      	mov	r0, r4
}
 8000418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ssd1306_WriteCommand(value);
 800041c:	f7ff bf18 	b.w	8000250 <ssd1306_WriteCommand>

08000420 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
 8000420:	2800      	cmp	r0, #0
    if (on) {
 8000422:	4603      	mov	r3, r0
        SSD1306.DisplayOn = 1;
 8000424:	bf0c      	ite	eq
 8000426:	4603      	moveq	r3, r0
 8000428:	2301      	movne	r3, #1
 800042a:	4a03      	ldr	r2, [pc, #12]	@ (8000438 <ssd1306_SetDisplayOn+0x18>)
 800042c:	bf0c      	ite	eq
 800042e:	20ae      	moveq	r0, #174	@ 0xae
 8000430:	20af      	movne	r0, #175	@ 0xaf
 8000432:	7153      	strb	r3, [r2, #5]
    } else {
        value = 0xAE;   // Display off
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
 8000434:	f7ff bf0c 	b.w	8000250 <ssd1306_WriteCommand>
 8000438:	2000007c 	.word	0x2000007c

0800043c <ssd1306_Init>:
void ssd1306_Init(void) {
 800043c:	b508      	push	{r3, lr}
    HAL_Delay(100);
 800043e:	2064      	movs	r0, #100	@ 0x64
 8000440:	f000 f92e 	bl	80006a0 <HAL_Delay>
    ssd1306_SetDisplayOn(0); //display off
 8000444:	2000      	movs	r0, #0
 8000446:	f7ff ffeb 	bl	8000420 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800044a:	2020      	movs	r0, #32
 800044c:	f7ff ff00 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000450:	2000      	movs	r0, #0
 8000452:	f7ff fefd 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000456:	20b0      	movs	r0, #176	@ 0xb0
 8000458:	f7ff fefa 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800045c:	20c8      	movs	r0, #200	@ 0xc8
 800045e:	f7ff fef7 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8000462:	2000      	movs	r0, #0
 8000464:	f7ff fef4 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000468:	2010      	movs	r0, #16
 800046a:	f7ff fef1 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800046e:	2040      	movs	r0, #64	@ 0x40
 8000470:	f7ff feee 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8000474:	20ff      	movs	r0, #255	@ 0xff
 8000476:	f7ff ffc9 	bl	800040c <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800047a:	20a1      	movs	r0, #161	@ 0xa1
 800047c:	f7ff fee8 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000480:	20a6      	movs	r0, #166	@ 0xa6
 8000482:	f7ff fee5 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000486:	20a8      	movs	r0, #168	@ 0xa8
 8000488:	f7ff fee2 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 800048c:	203f      	movs	r0, #63	@ 0x3f
 800048e:	f7ff fedf 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000492:	20a4      	movs	r0, #164	@ 0xa4
 8000494:	f7ff fedc 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000498:	20d3      	movs	r0, #211	@ 0xd3
 800049a:	f7ff fed9 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800049e:	2000      	movs	r0, #0
 80004a0:	f7ff fed6 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80004a4:	20d5      	movs	r0, #213	@ 0xd5
 80004a6:	f7ff fed3 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80004aa:	20f0      	movs	r0, #240	@ 0xf0
 80004ac:	f7ff fed0 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80004b0:	20d9      	movs	r0, #217	@ 0xd9
 80004b2:	f7ff fecd 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80004b6:	2022      	movs	r0, #34	@ 0x22
 80004b8:	f7ff feca 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80004bc:	20da      	movs	r0, #218	@ 0xda
 80004be:	f7ff fec7 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 80004c2:	2012      	movs	r0, #18
 80004c4:	f7ff fec4 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 80004c8:	20db      	movs	r0, #219	@ 0xdb
 80004ca:	f7ff fec1 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80004ce:	2020      	movs	r0, #32
 80004d0:	f7ff febe 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80004d4:	208d      	movs	r0, #141	@ 0x8d
 80004d6:	f7ff febb 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80004da:	2014      	movs	r0, #20
 80004dc:	f7ff feb8 	bl	8000250 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80004e0:	2001      	movs	r0, #1
 80004e2:	f7ff ff9d 	bl	8000420 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 80004e6:	2000      	movs	r0, #0
 80004e8:	f7ff feda 	bl	80002a0 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 80004ec:	f7ff fee4 	bl	80002b8 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 80004f0:	2200      	movs	r2, #0
 80004f2:	4b03      	ldr	r3, [pc, #12]	@ (8000500 <ssd1306_Init+0xc4>)
 80004f4:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80004f6:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 80004f8:	2201      	movs	r2, #1
 80004fa:	711a      	strb	r2, [r3, #4]
}
 80004fc:	bd08      	pop	{r3, pc}
 80004fe:	bf00      	nop
 8000500:	2000007c 	.word	0x2000007c

08000504 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000504:	4b0e      	ldr	r3, [pc, #56]	@ (8000540 <HAL_MspInit+0x3c>)
{
 8000506:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000508:	699a      	ldr	r2, [r3, #24]
 800050a:	f042 0201 	orr.w	r2, r2, #1
 800050e:	619a      	str	r2, [r3, #24]
 8000510:	699a      	ldr	r2, [r3, #24]
 8000512:	f002 0201 	and.w	r2, r2, #1
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051a:	69da      	ldr	r2, [r3, #28]
 800051c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000520:	61da      	str	r2, [r3, #28]
 8000522:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000524:	4a07      	ldr	r2, [pc, #28]	@ (8000544 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800052e:	6853      	ldr	r3, [r2, #4]
 8000530:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000534:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000538:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800053a:	b002      	add	sp, #8
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	40021000 	.word	0x40021000
 8000544:	40010000 	.word	0x40010000

08000548 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000548:	b510      	push	{r4, lr}
 800054a:	4604      	mov	r4, r0
 800054c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054e:	2210      	movs	r2, #16
 8000550:	2100      	movs	r1, #0
 8000552:	a802      	add	r0, sp, #8
 8000554:	f000 feca 	bl	80012ec <memset>
  if(hi2c->Instance==I2C1)
 8000558:	6822      	ldr	r2, [r4, #0]
 800055a:	4b11      	ldr	r3, [pc, #68]	@ (80005a0 <HAL_I2C_MspInit+0x58>)
 800055c:	429a      	cmp	r2, r3
 800055e:	d11c      	bne.n	800059a <HAL_I2C_MspInit+0x52>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000560:	4c10      	ldr	r4, [pc, #64]	@ (80005a4 <HAL_I2C_MspInit+0x5c>)
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000562:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000564:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000566:	4810      	ldr	r0, [pc, #64]	@ (80005a8 <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000568:	f043 0308 	orr.w	r3, r3, #8
 800056c:	61a3      	str	r3, [r4, #24]
 800056e:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000570:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000572:	f003 0308 	and.w	r3, r3, #8
 8000576:	9300      	str	r3, [sp, #0]
 8000578:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800057a:	2312      	movs	r3, #18
 800057c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000580:	2303      	movs	r3, #3
 8000582:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000584:	f000 f8f4 	bl	8000770 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000588:	69e3      	ldr	r3, [r4, #28]
 800058a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800058e:	61e3      	str	r3, [r4, #28]
 8000590:	69e3      	ldr	r3, [r4, #28]
 8000592:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000596:	9301      	str	r3, [sp, #4]
 8000598:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800059a:	b006      	add	sp, #24
 800059c:	bd10      	pop	{r4, pc}
 800059e:	bf00      	nop
 80005a0:	40005400 	.word	0x40005400
 80005a4:	40021000 	.word	0x40021000
 80005a8:	40010c00 	.word	0x40010c00

080005ac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005ac:	e7fe      	b.n	80005ac <NMI_Handler>

080005ae <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ae:	e7fe      	b.n	80005ae <HardFault_Handler>

080005b0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b0:	e7fe      	b.n	80005b0 <MemManage_Handler>

080005b2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005b2:	e7fe      	b.n	80005b2 <BusFault_Handler>

080005b4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <UsageFault_Handler>

080005b6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005b6:	4770      	bx	lr

080005b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80005b8:	4770      	bx	lr

080005ba <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80005ba:	4770      	bx	lr

080005bc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005bc:	f000 b85e 	b.w	800067c <HAL_IncTick>

080005c0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c0:	4770      	bx	lr
	...

080005c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005c4:	f7ff fffc 	bl	80005c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005c8:	480b      	ldr	r0, [pc, #44]	@ (80005f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005ca:	490c      	ldr	r1, [pc, #48]	@ (80005fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000600 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d0:	e002      	b.n	80005d8 <LoopCopyDataInit>

080005d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005d6:	3304      	adds	r3, #4

080005d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005dc:	d3f9      	bcc.n	80005d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005de:	4a09      	ldr	r2, [pc, #36]	@ (8000604 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005e0:	4c09      	ldr	r4, [pc, #36]	@ (8000608 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e4:	e001      	b.n	80005ea <LoopFillZerobss>

080005e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005e8:	3204      	adds	r2, #4

080005ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005ec:	d3fb      	bcc.n	80005e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005ee:	f000 fe85 	bl	80012fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005f2:	f7ff fdd3 	bl	800019c <main>
  bx lr
 80005f6:	4770      	bx	lr
  ldr r0, =_sdata
 80005f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005fc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000600:	08001b28 	.word	0x08001b28
  ldr r2, =_sbss
 8000604:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000608:	20000488 	.word	0x20000488

0800060c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800060c:	e7fe      	b.n	800060c <ADC1_2_IRQHandler>
	...

08000610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000610:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000612:	4b0e      	ldr	r3, [pc, #56]	@ (800064c <HAL_InitTick+0x3c>)
{
 8000614:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000616:	781a      	ldrb	r2, [r3, #0]
 8000618:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800061c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <HAL_InitTick+0x40>)
 8000622:	6810      	ldr	r0, [r2, #0]
 8000624:	fbb0 f0f3 	udiv	r0, r0, r3
 8000628:	f000 f88e 	bl	8000748 <HAL_SYSTICK_Config>
 800062c:	4604      	mov	r4, r0
 800062e:	b958      	cbnz	r0, 8000648 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000630:	2d0f      	cmp	r5, #15
 8000632:	d809      	bhi.n	8000648 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000634:	4602      	mov	r2, r0
 8000636:	4629      	mov	r1, r5
 8000638:	f04f 30ff 	mov.w	r0, #4294967295
 800063c:	f000 f854 	bl	80006e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000640:	4620      	mov	r0, r4
 8000642:	4b04      	ldr	r3, [pc, #16]	@ (8000654 <HAL_InitTick+0x44>)
 8000644:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000646:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000648:	2001      	movs	r0, #1
 800064a:	e7fc      	b.n	8000646 <HAL_InitTick+0x36>
 800064c:	20000004 	.word	0x20000004
 8000650:	20000000 	.word	0x20000000
 8000654:	20000008 	.word	0x20000008

08000658 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000658:	4a07      	ldr	r2, [pc, #28]	@ (8000678 <HAL_Init+0x20>)
{
 800065a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800065c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800065e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000660:	f043 0310 	orr.w	r3, r3, #16
 8000664:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000666:	f000 f82d 	bl	80006c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800066a:	200f      	movs	r0, #15
 800066c:	f7ff ffd0 	bl	8000610 <HAL_InitTick>
  HAL_MspInit();
 8000670:	f7ff ff48 	bl	8000504 <HAL_MspInit>
}
 8000674:	2000      	movs	r0, #0
 8000676:	bd08      	pop	{r3, pc}
 8000678:	40022000 	.word	0x40022000

0800067c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800067c:	4a03      	ldr	r2, [pc, #12]	@ (800068c <HAL_IncTick+0x10>)
 800067e:	4b04      	ldr	r3, [pc, #16]	@ (8000690 <HAL_IncTick+0x14>)
 8000680:	6811      	ldr	r1, [r2, #0]
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	440b      	add	r3, r1
 8000686:	6013      	str	r3, [r2, #0]
}
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	20000484 	.word	0x20000484
 8000690:	20000004 	.word	0x20000004

08000694 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000694:	4b01      	ldr	r3, [pc, #4]	@ (800069c <HAL_GetTick+0x8>)
 8000696:	6818      	ldr	r0, [r3, #0]
}
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	20000484 	.word	0x20000484

080006a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a0:	b538      	push	{r3, r4, r5, lr}
 80006a2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006a4:	f7ff fff6 	bl	8000694 <HAL_GetTick>
 80006a8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006aa:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80006ac:	bf1e      	ittt	ne
 80006ae:	4b04      	ldrne	r3, [pc, #16]	@ (80006c0 <HAL_Delay+0x20>)
 80006b0:	781b      	ldrbne	r3, [r3, #0]
 80006b2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006b4:	f7ff ffee 	bl	8000694 <HAL_GetTick>
 80006b8:	1b43      	subs	r3, r0, r5
 80006ba:	42a3      	cmp	r3, r4
 80006bc:	d3fa      	bcc.n	80006b4 <HAL_Delay+0x14>
  {
  }
}
 80006be:	bd38      	pop	{r3, r4, r5, pc}
 80006c0:	20000004 	.word	0x20000004

080006c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006c4:	4907      	ldr	r1, [pc, #28]	@ (80006e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006c6:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006c8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006ca:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80006d2:	0412      	lsls	r2, r2, #16
 80006d4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80006e0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80006e2:	4770      	bx	lr
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e8:	4b15      	ldr	r3, [pc, #84]	@ (8000740 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	68dc      	ldr	r4, [r3, #12]
 80006ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	2b04      	cmp	r3, #4
 80006fa:	bf28      	it	cs
 80006fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000700:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000704:	bf94      	ite	ls
 8000706:	2400      	movls	r4, #0
 8000708:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800070a:	fa05 f303 	lsl.w	r3, r5, r3
 800070e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000712:	40a5      	lsls	r5, r4
 8000714:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 800071a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800071c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000720:	bfac      	ite	ge
 8000722:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000726:	4a07      	ldrlt	r2, [pc, #28]	@ (8000744 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000728:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800072c:	b2db      	uxtb	r3, r3
 800072e:	bfab      	itete	ge
 8000730:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000734:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000738:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073c:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	e000ed14 	.word	0xe000ed14

08000748 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000748:	3801      	subs	r0, #1
 800074a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800074e:	d20b      	bcs.n	8000768 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000750:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000754:	21f0      	movs	r1, #240	@ 0xf0
 8000756:	4a05      	ldr	r2, [pc, #20]	@ (800076c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000758:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000760:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000762:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000764:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000766:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000768:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800076a:	4770      	bx	lr
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000770:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000774:	2200      	movs	r2, #0
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000776:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 800077a:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800077c:	f8df c178 	ldr.w	ip, [pc, #376]	@ 80008f8 <HAL_GPIO_Init+0x188>
 8000780:	4b5e      	ldr	r3, [pc, #376]	@ (80008fc <HAL_GPIO_Init+0x18c>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000782:	f100 0804 	add.w	r8, r0, #4
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000786:	680d      	ldr	r5, [r1, #0]
 8000788:	fa35 f406 	lsrs.w	r4, r5, r6
 800078c:	d102      	bne.n	8000794 <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 800078e:	b003      	add	sp, #12
 8000790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000794:	2401      	movs	r4, #1
 8000796:	fa04 f706 	lsl.w	r7, r4, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800079a:	ea05 0407 	and.w	r4, r5, r7
    if (iocurrent == ioposition)
 800079e:	ea37 0505 	bics.w	r5, r7, r5
 80007a2:	d172      	bne.n	800088a <HAL_GPIO_Init+0x11a>
      switch (GPIO_Init->Mode)
 80007a4:	684d      	ldr	r5, [r1, #4]
 80007a6:	2d03      	cmp	r5, #3
 80007a8:	d806      	bhi.n	80007b8 <HAL_GPIO_Init+0x48>
 80007aa:	3d01      	subs	r5, #1
 80007ac:	2d02      	cmp	r5, #2
 80007ae:	d87f      	bhi.n	80008b0 <HAL_GPIO_Init+0x140>
 80007b0:	e8df f005 	tbb	[pc, r5]
 80007b4:	948f      	.short	0x948f
 80007b6:	9a          	.byte	0x9a
 80007b7:	00          	.byte	0x00
 80007b8:	2d12      	cmp	r5, #18
 80007ba:	f000 8092 	beq.w	80008e2 <HAL_GPIO_Init+0x172>
 80007be:	d866      	bhi.n	800088e <HAL_GPIO_Init+0x11e>
 80007c0:	2d11      	cmp	r5, #17
 80007c2:	f000 8088 	beq.w	80008d6 <HAL_GPIO_Init+0x166>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80007c6:	2cff      	cmp	r4, #255	@ 0xff
 80007c8:	bf94      	ite	ls
 80007ca:	4681      	movls	r9, r0
 80007cc:	46c1      	movhi	r9, r8
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80007ce:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80007d2:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80007d6:	bf88      	it	hi
 80007d8:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80007da:	fa0e fa05 	lsl.w	sl, lr, r5
 80007de:	ea27 070a 	bic.w	r7, r7, sl
 80007e2:	fa02 f505 	lsl.w	r5, r2, r5
 80007e6:	432f      	orrs	r7, r5
 80007e8:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007ec:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80007f0:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 80007f4:	d049      	beq.n	800088a <HAL_GPIO_Init+0x11a>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80007f6:	f8dc 5018 	ldr.w	r5, [ip, #24]
 80007fa:	f026 0703 	bic.w	r7, r6, #3
 80007fe:	f045 0501 	orr.w	r5, r5, #1
 8000802:	f8cc 5018 	str.w	r5, [ip, #24]
 8000806:	f8dc 5018 	ldr.w	r5, [ip, #24]
 800080a:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 800080e:	f005 0501 	and.w	r5, r5, #1
 8000812:	9501      	str	r5, [sp, #4]
 8000814:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000818:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800081c:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800081e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000822:	68bd      	ldr	r5, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000824:	fa0e fb0a 	lsl.w	fp, lr, sl
 8000828:	ea25 0b0b 	bic.w	fp, r5, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800082c:	4d34      	ldr	r5, [pc, #208]	@ (8000900 <HAL_GPIO_Init+0x190>)
 800082e:	42a8      	cmp	r0, r5
 8000830:	d05e      	beq.n	80008f0 <HAL_GPIO_Init+0x180>
 8000832:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8000836:	42a8      	cmp	r0, r5
 8000838:	d05c      	beq.n	80008f4 <HAL_GPIO_Init+0x184>
 800083a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800083e:	42a8      	cmp	r0, r5
 8000840:	bf14      	ite	ne
 8000842:	2503      	movne	r5, #3
 8000844:	2502      	moveq	r5, #2
 8000846:	fa05 f50a 	lsl.w	r5, r5, sl
 800084a:	ea45 050b 	orr.w	r5, r5, fp
        AFIO->EXTICR[position >> 2u] = temp;
 800084e:	60bd      	str	r5, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000850:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000852:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000856:	bf14      	ite	ne
 8000858:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800085a:	43a5      	biceq	r5, r4
 800085c:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 800085e:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000860:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000864:	bf14      	ite	ne
 8000866:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000868:	43a5      	biceq	r5, r4
 800086a:	60dd      	str	r5, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 800086c:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800086e:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000872:	bf14      	ite	ne
 8000874:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000876:	43a5      	biceq	r5, r4
 8000878:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 800087a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800087c:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000880:	bf14      	ite	ne
 8000882:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000884:	ea25 0404 	biceq.w	r4, r5, r4
 8000888:	601c      	str	r4, [r3, #0]
	position++;
 800088a:	3601      	adds	r6, #1
 800088c:	e77b      	b.n	8000786 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 800088e:	f8df 9074 	ldr.w	r9, [pc, #116]	@ 8000904 <HAL_GPIO_Init+0x194>
 8000892:	454d      	cmp	r5, r9
 8000894:	d00c      	beq.n	80008b0 <HAL_GPIO_Init+0x140>
 8000896:	d815      	bhi.n	80008c4 <HAL_GPIO_Init+0x154>
 8000898:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 800089c:	454d      	cmp	r5, r9
 800089e:	d007      	beq.n	80008b0 <HAL_GPIO_Init+0x140>
 80008a0:	f509 2970 	add.w	r9, r9, #983040	@ 0xf0000
 80008a4:	454d      	cmp	r5, r9
 80008a6:	d003      	beq.n	80008b0 <HAL_GPIO_Init+0x140>
 80008a8:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 80008ac:	454d      	cmp	r5, r9
 80008ae:	d18a      	bne.n	80007c6 <HAL_GPIO_Init+0x56>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008b0:	688a      	ldr	r2, [r1, #8]
 80008b2:	b1da      	cbz	r2, 80008ec <HAL_GPIO_Init+0x17c>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008b4:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80008b6:	bf08      	it	eq
 80008b8:	6107      	streq	r7, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008ba:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 80008be:	bf18      	it	ne
 80008c0:	6147      	strne	r7, [r0, #20]
 80008c2:	e780      	b.n	80007c6 <HAL_GPIO_Init+0x56>
      switch (GPIO_Init->Mode)
 80008c4:	f8df 9040 	ldr.w	r9, [pc, #64]	@ 8000908 <HAL_GPIO_Init+0x198>
 80008c8:	454d      	cmp	r5, r9
 80008ca:	d0f1      	beq.n	80008b0 <HAL_GPIO_Init+0x140>
 80008cc:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 80008d0:	e7ec      	b.n	80008ac <HAL_GPIO_Init+0x13c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008d2:	68ca      	ldr	r2, [r1, #12]
          break;
 80008d4:	e777      	b.n	80007c6 <HAL_GPIO_Init+0x56>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008d6:	68ca      	ldr	r2, [r1, #12]
 80008d8:	3204      	adds	r2, #4
          break;
 80008da:	e774      	b.n	80007c6 <HAL_GPIO_Init+0x56>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008dc:	68ca      	ldr	r2, [r1, #12]
 80008de:	3208      	adds	r2, #8
          break;
 80008e0:	e771      	b.n	80007c6 <HAL_GPIO_Init+0x56>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008e2:	68ca      	ldr	r2, [r1, #12]
 80008e4:	320c      	adds	r2, #12
          break;
 80008e6:	e76e      	b.n	80007c6 <HAL_GPIO_Init+0x56>
      switch (GPIO_Init->Mode)
 80008e8:	2200      	movs	r2, #0
 80008ea:	e76c      	b.n	80007c6 <HAL_GPIO_Init+0x56>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008ec:	2204      	movs	r2, #4
 80008ee:	e76a      	b.n	80007c6 <HAL_GPIO_Init+0x56>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008f0:	2500      	movs	r5, #0
 80008f2:	e7a8      	b.n	8000846 <HAL_GPIO_Init+0xd6>
 80008f4:	2501      	movs	r5, #1
 80008f6:	e7a6      	b.n	8000846 <HAL_GPIO_Init+0xd6>
 80008f8:	40021000 	.word	0x40021000
 80008fc:	40010400 	.word	0x40010400
 8000900:	40010800 	.word	0x40010800
 8000904:	10220000 	.word	0x10220000
 8000908:	10310000 	.word	0x10310000

0800090c <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800090c:	6801      	ldr	r1, [r0, #0]
 800090e:	2200      	movs	r2, #0
 8000910:	694b      	ldr	r3, [r1, #20]
 8000912:	f413 6380 	ands.w	r3, r3, #1024	@ 0x400
 8000916:	d010      	beq.n	800093a <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000918:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 800091c:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 800091e:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8000920:	6302      	str	r2, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8000922:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000926:	f880 203e 	strb.w	r2, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800092a:	6c03      	ldr	r3, [r0, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800092c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000930:	f043 0304 	orr.w	r3, r3, #4
 8000934:	6403      	str	r3, [r0, #64]	@ 0x40

    return HAL_ERROR;
 8000936:	2001      	movs	r0, #1
 8000938:	4770      	bx	lr
  }
  return HAL_OK;
 800093a:	4618      	mov	r0, r3
}
 800093c:	4770      	bx	lr

0800093e <I2C_WaitOnFlagUntilTimeout>:
{
 800093e:	e92d 46f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r9, sl, lr}
 8000942:	4606      	mov	r6, r0
 8000944:	460f      	mov	r7, r1
 8000946:	4691      	mov	r9, r2
 8000948:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800094a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800094e:	6833      	ldr	r3, [r6, #0]
 8000950:	f1ba 0f01 	cmp.w	sl, #1
 8000954:	bf0c      	ite	eq
 8000956:	695c      	ldreq	r4, [r3, #20]
 8000958:	699c      	ldrne	r4, [r3, #24]
 800095a:	ea27 0404 	bic.w	r4, r7, r4
 800095e:	b2a4      	uxth	r4, r4
 8000960:	fab4 f484 	clz	r4, r4
 8000964:	0964      	lsrs	r4, r4, #5
 8000966:	45a1      	cmp	r9, r4
 8000968:	d001      	beq.n	800096e <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 800096a:	2000      	movs	r0, #0
 800096c:	e025      	b.n	80009ba <I2C_WaitOnFlagUntilTimeout+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 800096e:	1c6a      	adds	r2, r5, #1
 8000970:	d0ee      	beq.n	8000950 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000972:	f7ff fe8f 	bl	8000694 <HAL_GetTick>
 8000976:	9b08      	ldr	r3, [sp, #32]
 8000978:	1ac0      	subs	r0, r0, r3
 800097a:	42a8      	cmp	r0, r5
 800097c:	d801      	bhi.n	8000982 <I2C_WaitOnFlagUntilTimeout+0x44>
 800097e:	2d00      	cmp	r5, #0
 8000980:	d1e5      	bne.n	800094e <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8000982:	6833      	ldr	r3, [r6, #0]
 8000984:	f1ba 0f01 	cmp.w	sl, #1
 8000988:	bf0c      	ite	eq
 800098a:	695b      	ldreq	r3, [r3, #20]
 800098c:	699b      	ldrne	r3, [r3, #24]
 800098e:	ea27 0303 	bic.w	r3, r7, r3
 8000992:	b29b      	uxth	r3, r3
 8000994:	fab3 f383 	clz	r3, r3
 8000998:	095b      	lsrs	r3, r3, #5
 800099a:	4599      	cmp	r9, r3
 800099c:	d1d7      	bne.n	800094e <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->PreviousState     = I2C_STATE_NONE;
 800099e:	2300      	movs	r3, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 80009a0:	2220      	movs	r2, #32
          return HAL_ERROR;
 80009a2:	2001      	movs	r0, #1
          hi2c->PreviousState     = I2C_STATE_NONE;
 80009a4:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80009a6:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80009aa:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80009ae:	6c32      	ldr	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80009b0:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80009b4:	f042 0220 	orr.w	r2, r2, #32
 80009b8:	6432      	str	r2, [r6, #64]	@ 0x40
}
 80009ba:	e8bd 86f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r9, sl, pc}

080009be <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80009be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009c2:	4604      	mov	r4, r0
 80009c4:	460f      	mov	r7, r1
 80009c6:	4616      	mov	r6, r2
 80009c8:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80009ca:	6825      	ldr	r5, [r4, #0]
 80009cc:	6968      	ldr	r0, [r5, #20]
 80009ce:	ea27 0000 	bic.w	r0, r7, r0
 80009d2:	b280      	uxth	r0, r0
 80009d4:	b1c0      	cbz	r0, 8000a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80009d6:	696b      	ldr	r3, [r5, #20]
 80009d8:	055a      	lsls	r2, r3, #21
 80009da:	d517      	bpl.n	8000a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80009dc:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 80009de:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80009e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009e4:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009e6:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 80009ea:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80009ec:	2300      	movs	r3, #0
 80009ee:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80009f0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80009f4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80009f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80009fa:	f043 0304 	orr.w	r3, r3, #4
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80009fe:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000a00:	2300      	movs	r3, #0
      return HAL_ERROR;
 8000a02:	2001      	movs	r0, #1
          __HAL_UNLOCK(hi2c);
 8000a04:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8000a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000a0c:	1c73      	adds	r3, r6, #1
 8000a0e:	d0dd      	beq.n	80009cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a10:	f7ff fe40 	bl	8000694 <HAL_GetTick>
 8000a14:	eba0 0008 	sub.w	r0, r0, r8
 8000a18:	42b0      	cmp	r0, r6
 8000a1a:	d801      	bhi.n	8000a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
 8000a1c:	2e00      	cmp	r6, #0
 8000a1e:	d1d4      	bne.n	80009ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8000a20:	6823      	ldr	r3, [r4, #0]
 8000a22:	695a      	ldr	r2, [r3, #20]
 8000a24:	ea27 0202 	bic.w	r2, r7, r2
 8000a28:	b292      	uxth	r2, r2
 8000a2a:	2a00      	cmp	r2, #0
 8000a2c:	d0cd      	beq.n	80009ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000a2e:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8000a30:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000a32:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000a34:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000a38:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	e7dd      	b.n	80009fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x40>

08000a42 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8000a42:	b570      	push	{r4, r5, r6, lr}
 8000a44:	4604      	mov	r4, r0
 8000a46:	460d      	mov	r5, r1
 8000a48:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000a4a:	6823      	ldr	r3, [r4, #0]
 8000a4c:	695b      	ldr	r3, [r3, #20]
 8000a4e:	061b      	lsls	r3, r3, #24
 8000a50:	d501      	bpl.n	8000a56 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8000a52:	2000      	movs	r0, #0
 8000a54:	e01e      	b.n	8000a94 <I2C_WaitOnTXEFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000a56:	4620      	mov	r0, r4
 8000a58:	f7ff ff58 	bl	800090c <I2C_IsAcknowledgeFailed>
 8000a5c:	b9c8      	cbnz	r0, 8000a92 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8000a5e:	1c6a      	adds	r2, r5, #1
 8000a60:	d0f3      	beq.n	8000a4a <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a62:	f7ff fe17 	bl	8000694 <HAL_GetTick>
 8000a66:	1b80      	subs	r0, r0, r6
 8000a68:	42a8      	cmp	r0, r5
 8000a6a:	d801      	bhi.n	8000a70 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8000a6c:	2d00      	cmp	r5, #0
 8000a6e:	d1ec      	bne.n	8000a4a <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8000a70:	6823      	ldr	r3, [r4, #0]
 8000a72:	695b      	ldr	r3, [r3, #20]
 8000a74:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8000a78:	d1e7      	bne.n	8000a4a <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8000a7a:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000a7c:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000a7e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000a82:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a86:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000a88:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a8c:	f042 0220 	orr.w	r2, r2, #32
 8000a90:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8000a92:	2001      	movs	r0, #1
}
 8000a94:	bd70      	pop	{r4, r5, r6, pc}
	...

08000a98 <I2C_RequestMemoryWrite>:
{
 8000a98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a9c:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000a9e:	6802      	ldr	r2, [r0, #0]
{
 8000aa0:	4699      	mov	r9, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000aa2:	6813      	ldr	r3, [r2, #0]
{
 8000aa4:	b085      	sub	sp, #20
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000aaa:	6013      	str	r3, [r2, #0]
{
 8000aac:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	@ 0x30
 8000ab0:	460e      	mov	r6, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000ab2:	463b      	mov	r3, r7
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8000aba:	f8cd 8000 	str.w	r8, [sp]
{
 8000abe:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000ac0:	f7ff ff3d 	bl	800093e <I2C_WaitOnFlagUntilTimeout>
 8000ac4:	6823      	ldr	r3, [r4, #0]
 8000ac6:	b138      	cbz	r0, 8000ad8 <I2C_RequestMemoryWrite+0x40>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	05db      	lsls	r3, r3, #23
 8000acc:	d502      	bpl.n	8000ad4 <I2C_RequestMemoryWrite+0x3c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8000ace:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ad2:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8000ad4:	2603      	movs	r6, #3
 8000ad6:	e020      	b.n	8000b1a <I2C_RequestMemoryWrite+0x82>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000ad8:	f006 06fe 	and.w	r6, r6, #254	@ 0xfe
 8000adc:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000ade:	463a      	mov	r2, r7
 8000ae0:	4643      	mov	r3, r8
 8000ae2:	4620      	mov	r0, r4
 8000ae4:	4918      	ldr	r1, [pc, #96]	@ (8000b48 <I2C_RequestMemoryWrite+0xb0>)
 8000ae6:	f7ff ff6a 	bl	80009be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000aea:	b9a8      	cbnz	r0, 8000b18 <I2C_RequestMemoryWrite+0x80>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000aec:	6823      	ldr	r3, [r4, #0]
 8000aee:	9003      	str	r0, [sp, #12]
 8000af0:	695a      	ldr	r2, [r3, #20]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000af2:	4639      	mov	r1, r7
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000af4:	9203      	str	r2, [sp, #12]
 8000af6:	699b      	ldr	r3, [r3, #24]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000af8:	4642      	mov	r2, r8
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000afa:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000afc:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000afe:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000b00:	f7ff ff9f 	bl	8000a42 <I2C_WaitOnTXEFlagUntilTimeout>
 8000b04:	4606      	mov	r6, r0
 8000b06:	b160      	cbz	r0, 8000b22 <I2C_RequestMemoryWrite+0x8a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000b08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b0a:	2b04      	cmp	r3, #4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000b0c:	bf01      	itttt	eq
 8000b0e:	6822      	ldreq	r2, [r4, #0]
 8000b10:	6813      	ldreq	r3, [r2, #0]
 8000b12:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
 8000b16:	6013      	streq	r3, [r2, #0]
    return HAL_ERROR;
 8000b18:	2601      	movs	r6, #1
}
 8000b1a:	4630      	mov	r0, r6
 8000b1c:	b005      	add	sp, #20
 8000b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000b22:	f1b9 0f01 	cmp.w	r9, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000b26:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000b28:	d102      	bne.n	8000b30 <I2C_RequestMemoryWrite+0x98>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8000b2a:	b2ed      	uxtb	r5, r5
 8000b2c:	611d      	str	r5, [r3, #16]
 8000b2e:	e7f4      	b.n	8000b1a <I2C_RequestMemoryWrite+0x82>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8000b30:	0a2a      	lsrs	r2, r5, #8
 8000b32:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000b34:	4639      	mov	r1, r7
 8000b36:	4642      	mov	r2, r8
 8000b38:	4620      	mov	r0, r4
 8000b3a:	f7ff ff82 	bl	8000a42 <I2C_WaitOnTXEFlagUntilTimeout>
 8000b3e:	2800      	cmp	r0, #0
 8000b40:	d1e2      	bne.n	8000b08 <I2C_RequestMemoryWrite+0x70>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8000b42:	6823      	ldr	r3, [r4, #0]
 8000b44:	e7f1      	b.n	8000b2a <I2C_RequestMemoryWrite+0x92>
 8000b46:	bf00      	nop
 8000b48:	00010002 	.word	0x00010002

08000b4c <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8000b4c:	b570      	push	{r4, r5, r6, lr}
 8000b4e:	4604      	mov	r4, r0
 8000b50:	460d      	mov	r5, r1
 8000b52:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000b54:	6823      	ldr	r3, [r4, #0]
 8000b56:	695b      	ldr	r3, [r3, #20]
 8000b58:	075b      	lsls	r3, r3, #29
 8000b5a:	d501      	bpl.n	8000b60 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	e01e      	b.n	8000b9e <I2C_WaitOnBTFFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000b60:	4620      	mov	r0, r4
 8000b62:	f7ff fed3 	bl	800090c <I2C_IsAcknowledgeFailed>
 8000b66:	b9c8      	cbnz	r0, 8000b9c <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8000b68:	1c6a      	adds	r2, r5, #1
 8000b6a:	d0f3      	beq.n	8000b54 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000b6c:	f7ff fd92 	bl	8000694 <HAL_GetTick>
 8000b70:	1b80      	subs	r0, r0, r6
 8000b72:	42a8      	cmp	r0, r5
 8000b74:	d801      	bhi.n	8000b7a <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8000b76:	2d00      	cmp	r5, #0
 8000b78:	d1ec      	bne.n	8000b54 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8000b7a:	6823      	ldr	r3, [r4, #0]
 8000b7c:	695b      	ldr	r3, [r3, #20]
 8000b7e:	f013 0304 	ands.w	r3, r3, #4
 8000b82:	d1e7      	bne.n	8000b54 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8000b84:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000b86:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000b88:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000b8c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000b90:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000b92:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000b96:	f042 0220 	orr.w	r2, r2, #32
 8000b9a:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8000b9c:	2001      	movs	r0, #1
}
 8000b9e:	bd70      	pop	{r4, r5, r6, pc}

08000ba0 <HAL_I2C_Init>:
{
 8000ba0:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	b908      	cbnz	r0, 8000baa <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8000ba6:	2001      	movs	r0, #1
}
 8000ba8:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000baa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8000bae:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000bb2:	b91b      	cbnz	r3, 8000bbc <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8000bb4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8000bb8:	f7ff fcc6 	bl	8000548 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000bbc:	2324      	movs	r3, #36	@ 0x24
 8000bbe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000bc2:	6823      	ldr	r3, [r4, #0]
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	f022 0201 	bic.w	r2, r2, #1
 8000bca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000bd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000bda:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000bdc:	f000 fb76 	bl	80012cc <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000be0:	4b3f      	ldr	r3, [pc, #252]	@ (8000ce0 <HAL_I2C_Init+0x140>)
 8000be2:	6865      	ldr	r5, [r4, #4]
 8000be4:	429d      	cmp	r5, r3
 8000be6:	bf94      	ite	ls
 8000be8:	4b3e      	ldrls	r3, [pc, #248]	@ (8000ce4 <HAL_I2C_Init+0x144>)
 8000bea:	4b3f      	ldrhi	r3, [pc, #252]	@ (8000ce8 <HAL_I2C_Init+0x148>)
 8000bec:	4298      	cmp	r0, r3
 8000bee:	bf8c      	ite	hi
 8000bf0:	2300      	movhi	r3, #0
 8000bf2:	2301      	movls	r3, #1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d1d6      	bne.n	8000ba6 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000bf8:	4e39      	ldr	r6, [pc, #228]	@ (8000ce0 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 8000bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8000cec <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000bfc:	42b5      	cmp	r5, r6
  freqrange = I2C_FREQRANGE(pclk1);
 8000bfe:	fbb0 f3f3 	udiv	r3, r0, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000c02:	bf88      	it	hi
 8000c04:	f44f 7696 	movhi.w	r6, #300	@ 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000c08:	6822      	ldr	r2, [r4, #0]
 8000c0a:	6851      	ldr	r1, [r2, #4]
 8000c0c:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8000c10:	ea41 0103 	orr.w	r1, r1, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000c14:	bf82      	ittt	hi
 8000c16:	4373      	mulhi	r3, r6
 8000c18:	f44f 767a 	movhi.w	r6, #1000	@ 0x3e8
 8000c1c:	fbb3 f3f6 	udivhi	r3, r3, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000c20:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000c22:	6a11      	ldr	r1, [r2, #32]
 8000c24:	3301      	adds	r3, #1
 8000c26:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8000c2a:	430b      	orrs	r3, r1
 8000c2c:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000c2e:	69d1      	ldr	r1, [r2, #28]
 8000c30:	1e43      	subs	r3, r0, #1
 8000c32:	482b      	ldr	r0, [pc, #172]	@ (8000ce0 <HAL_I2C_Init+0x140>)
 8000c34:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8000c38:	4285      	cmp	r5, r0
 8000c3a:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8000c3e:	d832      	bhi.n	8000ca6 <HAL_I2C_Init+0x106>
 8000c40:	006d      	lsls	r5, r5, #1
 8000c42:	fbb3 f3f5 	udiv	r3, r3, r5
 8000c46:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	4203      	tst	r3, r0
 8000c4e:	d042      	beq.n	8000cd6 <HAL_I2C_Init+0x136>
 8000c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c54:	4319      	orrs	r1, r3
 8000c56:	61d1      	str	r1, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000c58:	6811      	ldr	r1, [r2, #0]
 8000c5a:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8000c5e:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 8000c62:	4303      	orrs	r3, r0
 8000c64:	430b      	orrs	r3, r1
 8000c66:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000c68:	6891      	ldr	r1, [r2, #8]
 8000c6a:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8000c6e:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 8000c72:	4303      	orrs	r3, r0
 8000c74:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8000c78:	430b      	orrs	r3, r1
 8000c7a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000c7c:	68d1      	ldr	r1, [r2, #12]
 8000c7e:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8000c82:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8000c86:	4303      	orrs	r3, r0
 8000c88:	430b      	orrs	r3, r1
 8000c8a:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000c8c:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c8e:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000c96:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c98:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000c9a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c9e:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ca0:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  return HAL_OK;
 8000ca4:	e780      	b.n	8000ba8 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000ca6:	68a0      	ldr	r0, [r4, #8]
 8000ca8:	b950      	cbnz	r0, 8000cc0 <HAL_I2C_Init+0x120>
 8000caa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000cae:	fbb3 f3f5 	udiv	r3, r3, r5
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cb8:	b17b      	cbz	r3, 8000cda <HAL_I2C_Init+0x13a>
 8000cba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cbe:	e7c9      	b.n	8000c54 <HAL_I2C_Init+0xb4>
 8000cc0:	2019      	movs	r0, #25
 8000cc2:	4368      	muls	r0, r5
 8000cc4:	fbb3 f3f0 	udiv	r3, r3, r0
 8000cc8:	3301      	adds	r3, #1
 8000cca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cce:	b123      	cbz	r3, 8000cda <HAL_I2C_Init+0x13a>
 8000cd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cd4:	e7be      	b.n	8000c54 <HAL_I2C_Init+0xb4>
 8000cd6:	2304      	movs	r3, #4
 8000cd8:	e7bc      	b.n	8000c54 <HAL_I2C_Init+0xb4>
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e7ba      	b.n	8000c54 <HAL_I2C_Init+0xb4>
 8000cde:	bf00      	nop
 8000ce0:	000186a0 	.word	0x000186a0
 8000ce4:	001e847f 	.word	0x001e847f
 8000ce8:	003d08ff 	.word	0x003d08ff
 8000cec:	000f4240 	.word	0x000f4240

08000cf0 <HAL_I2C_Mem_Write>:
{
 8000cf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000cf4:	4604      	mov	r4, r0
 8000cf6:	4699      	mov	r9, r3
 8000cf8:	460f      	mov	r7, r1
 8000cfa:	4690      	mov	r8, r2
 8000cfc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8000cfe:	f7ff fcc9 	bl	8000694 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d02:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  uint32_t tickstart = HAL_GetTick();
 8000d06:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d08:	2b20      	cmp	r3, #32
 8000d0a:	d003      	beq.n	8000d14 <HAL_I2C_Mem_Write+0x24>
      return HAL_BUSY;
 8000d0c:	2002      	movs	r0, #2
}
 8000d0e:	b003      	add	sp, #12
 8000d10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000d14:	9000      	str	r0, [sp, #0]
 8000d16:	2319      	movs	r3, #25
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	493a      	ldr	r1, [pc, #232]	@ (8000e08 <HAL_I2C_Mem_Write+0x118>)
 8000d1e:	f7ff fe0e 	bl	800093e <I2C_WaitOnFlagUntilTimeout>
 8000d22:	2800      	cmp	r0, #0
 8000d24:	d1f2      	bne.n	8000d0c <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8000d26:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d0ee      	beq.n	8000d0c <HAL_I2C_Mem_Write+0x1c>
 8000d2e:	2301      	movs	r3, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000d30:	6820      	ldr	r0, [r4, #0]
    __HAL_LOCK(hi2c);
 8000d32:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000d36:	6803      	ldr	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d38:	4642      	mov	r2, r8
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000d3a:	07d9      	lsls	r1, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8000d3c:	bf58      	it	pl
 8000d3e:	6803      	ldrpl	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d40:	4639      	mov	r1, r7
      __HAL_I2C_ENABLE(hi2c);
 8000d42:	bf5c      	itt	pl
 8000d44:	f043 0301 	orrpl.w	r3, r3, #1
 8000d48:	6003      	strpl	r3, [r0, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000d4a:	6803      	ldr	r3, [r0, #0]
 8000d4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000d50:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000d52:	2321      	movs	r3, #33	@ 0x21
 8000d54:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000d58:	2340      	movs	r3, #64	@ 0x40
 8000d5a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8000d62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d64:	4620      	mov	r0, r4
    hi2c->pBuffPtr    = pData;
 8000d66:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8000d68:	f8bd 302c 	ldrh.w	r3, [sp, #44]	@ 0x2c
 8000d6c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000d6e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000d70:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000d72:	4b26      	ldr	r3, [pc, #152]	@ (8000e0c <HAL_I2C_Mem_Write+0x11c>)
 8000d74:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d76:	464b      	mov	r3, r9
 8000d78:	e9cd 6500 	strd	r6, r5, [sp]
 8000d7c:	f7ff fe8c 	bl	8000a98 <I2C_RequestMemoryWrite>
 8000d80:	2800      	cmp	r0, #0
 8000d82:	d02a      	beq.n	8000dda <HAL_I2C_Mem_Write+0xea>
      return HAL_ERROR;
 8000d84:	2001      	movs	r0, #1
 8000d86:	e7c2      	b.n	8000d0e <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000d88:	f7ff fe5b 	bl	8000a42 <I2C_WaitOnTXEFlagUntilTimeout>
 8000d8c:	b140      	cbz	r0, 8000da0 <HAL_I2C_Mem_Write+0xb0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d8e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d90:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000d92:	bf01      	itttt	eq
 8000d94:	6822      	ldreq	r2, [r4, #0]
 8000d96:	6813      	ldreq	r3, [r2, #0]
 8000d98:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
 8000d9c:	6013      	streq	r3, [r2, #0]
 8000d9e:	e7f1      	b.n	8000d84 <HAL_I2C_Mem_Write+0x94>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000da0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000da2:	6827      	ldr	r7, [r4, #0]
 8000da4:	461a      	mov	r2, r3
 8000da6:	f812 1b01 	ldrb.w	r1, [r2], #1
 8000daa:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 8000dac:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8000dae:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8000db0:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8000db2:	3a01      	subs	r2, #1
 8000db4:	b292      	uxth	r2, r2
 8000db6:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000db8:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 8000dba:	1e48      	subs	r0, r1, #1
 8000dbc:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000dbe:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 8000dc0:	8520      	strh	r0, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000dc2:	d50a      	bpl.n	8000dda <HAL_I2C_Mem_Write+0xea>
 8000dc4:	b148      	cbz	r0, 8000dda <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000dc6:	785a      	ldrb	r2, [r3, #1]
        hi2c->pBuffPtr++;
 8000dc8:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000dca:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 8000dcc:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8000dce:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8000dd0:	3902      	subs	r1, #2
        hi2c->XferCount--;
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8000dd6:	8521      	strh	r1, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8000dd8:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8000dda:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ddc:	462a      	mov	r2, r5
 8000dde:	4631      	mov	r1, r6
 8000de0:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d1d0      	bne.n	8000d88 <HAL_I2C_Mem_Write+0x98>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000de6:	f7ff feb1 	bl	8000b4c <I2C_WaitOnBTFFlagUntilTimeout>
 8000dea:	2800      	cmp	r0, #0
 8000dec:	d1cf      	bne.n	8000d8e <HAL_I2C_Mem_Write+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000dee:	6822      	ldr	r2, [r4, #0]
 8000df0:	6813      	ldr	r3, [r2, #0]
 8000df2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000df6:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000df8:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8000dfa:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8000dfe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e02:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
    return HAL_OK;
 8000e06:	e782      	b.n	8000d0e <HAL_I2C_Mem_Write+0x1e>
 8000e08:	00100002 	.word	0x00100002
 8000e0c:	ffff0000 	.word	0xffff0000

08000e10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e10:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e14:	4605      	mov	r5, r0
 8000e16:	b338      	cbz	r0, 8000e68 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e18:	6803      	ldr	r3, [r0, #0]
 8000e1a:	07db      	lsls	r3, r3, #31
 8000e1c:	d410      	bmi.n	8000e40 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e1e:	682b      	ldr	r3, [r5, #0]
 8000e20:	079f      	lsls	r7, r3, #30
 8000e22:	d45e      	bmi.n	8000ee2 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e24:	682b      	ldr	r3, [r5, #0]
 8000e26:	0719      	lsls	r1, r3, #28
 8000e28:	f100 8095 	bmi.w	8000f56 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e2c:	682b      	ldr	r3, [r5, #0]
 8000e2e:	075a      	lsls	r2, r3, #29
 8000e30:	f100 80c1 	bmi.w	8000fb6 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e34:	69eb      	ldr	r3, [r5, #28]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	f040 812c 	bne.w	8001094 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	e029      	b.n	8000e94 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e40:	4c90      	ldr	r4, [pc, #576]	@ (8001084 <HAL_RCC_OscConfig+0x274>)
 8000e42:	6863      	ldr	r3, [r4, #4]
 8000e44:	f003 030c 	and.w	r3, r3, #12
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d007      	beq.n	8000e5c <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e4c:	6863      	ldr	r3, [r4, #4]
 8000e4e:	f003 030c 	and.w	r3, r3, #12
 8000e52:	2b08      	cmp	r3, #8
 8000e54:	d10a      	bne.n	8000e6c <HAL_RCC_OscConfig+0x5c>
 8000e56:	6863      	ldr	r3, [r4, #4]
 8000e58:	03de      	lsls	r6, r3, #15
 8000e5a:	d507      	bpl.n	8000e6c <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e5c:	6823      	ldr	r3, [r4, #0]
 8000e5e:	039c      	lsls	r4, r3, #14
 8000e60:	d5dd      	bpl.n	8000e1e <HAL_RCC_OscConfig+0xe>
 8000e62:	686b      	ldr	r3, [r5, #4]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1da      	bne.n	8000e1e <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8000e68:	2001      	movs	r0, #1
 8000e6a:	e013      	b.n	8000e94 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e6c:	686b      	ldr	r3, [r5, #4]
 8000e6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e72:	d112      	bne.n	8000e9a <HAL_RCC_OscConfig+0x8a>
 8000e74:	6823      	ldr	r3, [r4, #0]
 8000e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e7a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e7c:	f7ff fc0a 	bl	8000694 <HAL_GetTick>
 8000e80:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e82:	6823      	ldr	r3, [r4, #0]
 8000e84:	0398      	lsls	r0, r3, #14
 8000e86:	d4ca      	bmi.n	8000e1e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e88:	f7ff fc04 	bl	8000694 <HAL_GetTick>
 8000e8c:	1b80      	subs	r0, r0, r6
 8000e8e:	2864      	cmp	r0, #100	@ 0x64
 8000e90:	d9f7      	bls.n	8000e82 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8000e92:	2003      	movs	r0, #3
}
 8000e94:	b002      	add	sp, #8
 8000e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e9a:	b99b      	cbnz	r3, 8000ec4 <HAL_RCC_OscConfig+0xb4>
 8000e9c:	6823      	ldr	r3, [r4, #0]
 8000e9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ea2:	6023      	str	r3, [r4, #0]
 8000ea4:	6823      	ldr	r3, [r4, #0]
 8000ea6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000eaa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000eac:	f7ff fbf2 	bl	8000694 <HAL_GetTick>
 8000eb0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eb2:	6823      	ldr	r3, [r4, #0]
 8000eb4:	0399      	lsls	r1, r3, #14
 8000eb6:	d5b2      	bpl.n	8000e1e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb8:	f7ff fbec 	bl	8000694 <HAL_GetTick>
 8000ebc:	1b80      	subs	r0, r0, r6
 8000ebe:	2864      	cmp	r0, #100	@ 0x64
 8000ec0:	d9f7      	bls.n	8000eb2 <HAL_RCC_OscConfig+0xa2>
 8000ec2:	e7e6      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ec4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ec8:	6823      	ldr	r3, [r4, #0]
 8000eca:	d103      	bne.n	8000ed4 <HAL_RCC_OscConfig+0xc4>
 8000ecc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ed0:	6023      	str	r3, [r4, #0]
 8000ed2:	e7cf      	b.n	8000e74 <HAL_RCC_OscConfig+0x64>
 8000ed4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ed8:	6023      	str	r3, [r4, #0]
 8000eda:	6823      	ldr	r3, [r4, #0]
 8000edc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ee0:	e7cb      	b.n	8000e7a <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ee2:	4c68      	ldr	r4, [pc, #416]	@ (8001084 <HAL_RCC_OscConfig+0x274>)
 8000ee4:	6863      	ldr	r3, [r4, #4]
 8000ee6:	f013 0f0c 	tst.w	r3, #12
 8000eea:	d007      	beq.n	8000efc <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000eec:	6863      	ldr	r3, [r4, #4]
 8000eee:	f003 030c 	and.w	r3, r3, #12
 8000ef2:	2b08      	cmp	r3, #8
 8000ef4:	d110      	bne.n	8000f18 <HAL_RCC_OscConfig+0x108>
 8000ef6:	6863      	ldr	r3, [r4, #4]
 8000ef8:	03da      	lsls	r2, r3, #15
 8000efa:	d40d      	bmi.n	8000f18 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000efc:	6823      	ldr	r3, [r4, #0]
 8000efe:	079b      	lsls	r3, r3, #30
 8000f00:	d502      	bpl.n	8000f08 <HAL_RCC_OscConfig+0xf8>
 8000f02:	692b      	ldr	r3, [r5, #16]
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d1af      	bne.n	8000e68 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f08:	6823      	ldr	r3, [r4, #0]
 8000f0a:	696a      	ldr	r2, [r5, #20]
 8000f0c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000f10:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000f14:	6023      	str	r3, [r4, #0]
 8000f16:	e785      	b.n	8000e24 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f18:	692a      	ldr	r2, [r5, #16]
 8000f1a:	4b5b      	ldr	r3, [pc, #364]	@ (8001088 <HAL_RCC_OscConfig+0x278>)
 8000f1c:	b16a      	cbz	r2, 8000f3a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 8000f1e:	2201      	movs	r2, #1
 8000f20:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f22:	f7ff fbb7 	bl	8000694 <HAL_GetTick>
 8000f26:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f28:	6823      	ldr	r3, [r4, #0]
 8000f2a:	079f      	lsls	r7, r3, #30
 8000f2c:	d4ec      	bmi.n	8000f08 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f2e:	f7ff fbb1 	bl	8000694 <HAL_GetTick>
 8000f32:	1b80      	subs	r0, r0, r6
 8000f34:	2802      	cmp	r0, #2
 8000f36:	d9f7      	bls.n	8000f28 <HAL_RCC_OscConfig+0x118>
 8000f38:	e7ab      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 8000f3a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f3c:	f7ff fbaa 	bl	8000694 <HAL_GetTick>
 8000f40:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f42:	6823      	ldr	r3, [r4, #0]
 8000f44:	0798      	lsls	r0, r3, #30
 8000f46:	f57f af6d 	bpl.w	8000e24 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f4a:	f7ff fba3 	bl	8000694 <HAL_GetTick>
 8000f4e:	1b80      	subs	r0, r0, r6
 8000f50:	2802      	cmp	r0, #2
 8000f52:	d9f6      	bls.n	8000f42 <HAL_RCC_OscConfig+0x132>
 8000f54:	e79d      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f56:	69aa      	ldr	r2, [r5, #24]
 8000f58:	4e4a      	ldr	r6, [pc, #296]	@ (8001084 <HAL_RCC_OscConfig+0x274>)
 8000f5a:	4b4b      	ldr	r3, [pc, #300]	@ (8001088 <HAL_RCC_OscConfig+0x278>)
 8000f5c:	b1e2      	cbz	r2, 8000f98 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000f5e:	2201      	movs	r2, #1
 8000f60:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8000f64:	f7ff fb96 	bl	8000694 <HAL_GetTick>
 8000f68:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f6a:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8000f6c:	079b      	lsls	r3, r3, #30
 8000f6e:	d50d      	bpl.n	8000f8c <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f70:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000f74:	4b45      	ldr	r3, [pc, #276]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f7c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000f7e:	bf00      	nop
  }
  while (Delay --);
 8000f80:	9b01      	ldr	r3, [sp, #4]
 8000f82:	1e5a      	subs	r2, r3, #1
 8000f84:	9201      	str	r2, [sp, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1f9      	bne.n	8000f7e <HAL_RCC_OscConfig+0x16e>
 8000f8a:	e74f      	b.n	8000e2c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f8c:	f7ff fb82 	bl	8000694 <HAL_GetTick>
 8000f90:	1b00      	subs	r0, r0, r4
 8000f92:	2802      	cmp	r0, #2
 8000f94:	d9e9      	bls.n	8000f6a <HAL_RCC_OscConfig+0x15a>
 8000f96:	e77c      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8000f98:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8000f9c:	f7ff fb7a 	bl	8000694 <HAL_GetTick>
 8000fa0:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fa2:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8000fa4:	079f      	lsls	r7, r3, #30
 8000fa6:	f57f af41 	bpl.w	8000e2c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000faa:	f7ff fb73 	bl	8000694 <HAL_GetTick>
 8000fae:	1b00      	subs	r0, r0, r4
 8000fb0:	2802      	cmp	r0, #2
 8000fb2:	d9f6      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x192>
 8000fb4:	e76d      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fb6:	4c33      	ldr	r4, [pc, #204]	@ (8001084 <HAL_RCC_OscConfig+0x274>)
 8000fb8:	69e3      	ldr	r3, [r4, #28]
 8000fba:	00d8      	lsls	r0, r3, #3
 8000fbc:	d424      	bmi.n	8001008 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 8000fbe:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fc0:	69e3      	ldr	r3, [r4, #28]
 8000fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fc6:	61e3      	str	r3, [r4, #28]
 8000fc8:	69e3      	ldr	r3, [r4, #28]
 8000fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd2:	4e2f      	ldr	r6, [pc, #188]	@ (8001090 <HAL_RCC_OscConfig+0x280>)
 8000fd4:	6833      	ldr	r3, [r6, #0]
 8000fd6:	05d9      	lsls	r1, r3, #23
 8000fd8:	d518      	bpl.n	800100c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fda:	68eb      	ldr	r3, [r5, #12]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d126      	bne.n	800102e <HAL_RCC_OscConfig+0x21e>
 8000fe0:	6a23      	ldr	r3, [r4, #32]
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000fe8:	f7ff fb54 	bl	8000694 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fec:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8000ff0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ff2:	6a23      	ldr	r3, [r4, #32]
 8000ff4:	079b      	lsls	r3, r3, #30
 8000ff6:	d53f      	bpl.n	8001078 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8000ff8:	2f00      	cmp	r7, #0
 8000ffa:	f43f af1b 	beq.w	8000e34 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ffe:	69e3      	ldr	r3, [r4, #28]
 8001000:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001004:	61e3      	str	r3, [r4, #28]
 8001006:	e715      	b.n	8000e34 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8001008:	2700      	movs	r7, #0
 800100a:	e7e2      	b.n	8000fd2 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800100c:	6833      	ldr	r3, [r6, #0]
 800100e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001012:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001014:	f7ff fb3e 	bl	8000694 <HAL_GetTick>
 8001018:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800101a:	6833      	ldr	r3, [r6, #0]
 800101c:	05da      	lsls	r2, r3, #23
 800101e:	d4dc      	bmi.n	8000fda <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001020:	f7ff fb38 	bl	8000694 <HAL_GetTick>
 8001024:	eba0 0008 	sub.w	r0, r0, r8
 8001028:	2864      	cmp	r0, #100	@ 0x64
 800102a:	d9f6      	bls.n	800101a <HAL_RCC_OscConfig+0x20a>
 800102c:	e731      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800102e:	b9ab      	cbnz	r3, 800105c <HAL_RCC_OscConfig+0x24c>
 8001030:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001032:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001036:	f023 0301 	bic.w	r3, r3, #1
 800103a:	6223      	str	r3, [r4, #32]
 800103c:	6a23      	ldr	r3, [r4, #32]
 800103e:	f023 0304 	bic.w	r3, r3, #4
 8001042:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001044:	f7ff fb26 	bl	8000694 <HAL_GetTick>
 8001048:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800104a:	6a23      	ldr	r3, [r4, #32]
 800104c:	0798      	lsls	r0, r3, #30
 800104e:	d5d3      	bpl.n	8000ff8 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001050:	f7ff fb20 	bl	8000694 <HAL_GetTick>
 8001054:	1b80      	subs	r0, r0, r6
 8001056:	4540      	cmp	r0, r8
 8001058:	d9f7      	bls.n	800104a <HAL_RCC_OscConfig+0x23a>
 800105a:	e71a      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800105c:	2b05      	cmp	r3, #5
 800105e:	6a23      	ldr	r3, [r4, #32]
 8001060:	d103      	bne.n	800106a <HAL_RCC_OscConfig+0x25a>
 8001062:	f043 0304 	orr.w	r3, r3, #4
 8001066:	6223      	str	r3, [r4, #32]
 8001068:	e7ba      	b.n	8000fe0 <HAL_RCC_OscConfig+0x1d0>
 800106a:	f023 0301 	bic.w	r3, r3, #1
 800106e:	6223      	str	r3, [r4, #32]
 8001070:	6a23      	ldr	r3, [r4, #32]
 8001072:	f023 0304 	bic.w	r3, r3, #4
 8001076:	e7b6      	b.n	8000fe6 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001078:	f7ff fb0c 	bl	8000694 <HAL_GetTick>
 800107c:	1b80      	subs	r0, r0, r6
 800107e:	4540      	cmp	r0, r8
 8001080:	d9b7      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x1e2>
 8001082:	e706      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
 8001084:	40021000 	.word	0x40021000
 8001088:	42420000 	.word	0x42420000
 800108c:	20000000 	.word	0x20000000
 8001090:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001094:	4c2a      	ldr	r4, [pc, #168]	@ (8001140 <HAL_RCC_OscConfig+0x330>)
 8001096:	6862      	ldr	r2, [r4, #4]
 8001098:	f002 020c 	and.w	r2, r2, #12
 800109c:	2a08      	cmp	r2, #8
 800109e:	d03e      	beq.n	800111e <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010a0:	2200      	movs	r2, #0
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	4b27      	ldr	r3, [pc, #156]	@ (8001144 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_DISABLE();
 80010a6:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010a8:	d12c      	bne.n	8001104 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80010aa:	f7ff faf3 	bl	8000694 <HAL_GetTick>
 80010ae:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010b0:	6823      	ldr	r3, [r4, #0]
 80010b2:	0199      	lsls	r1, r3, #6
 80010b4:	d420      	bmi.n	80010f8 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010b6:	6a2b      	ldr	r3, [r5, #32]
 80010b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010bc:	d105      	bne.n	80010ca <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010be:	6862      	ldr	r2, [r4, #4]
 80010c0:	68a9      	ldr	r1, [r5, #8]
 80010c2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80010c6:	430a      	orrs	r2, r1
 80010c8:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010ca:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 80010cc:	6862      	ldr	r2, [r4, #4]
 80010ce:	430b      	orrs	r3, r1
 80010d0:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 80010d4:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 80010d6:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010d8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80010da:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <HAL_RCC_OscConfig+0x334>)
 80010dc:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80010de:	f7ff fad9 	bl	8000694 <HAL_GetTick>
 80010e2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010e4:	6823      	ldr	r3, [r4, #0]
 80010e6:	019a      	lsls	r2, r3, #6
 80010e8:	f53f aea8 	bmi.w	8000e3c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ec:	f7ff fad2 	bl	8000694 <HAL_GetTick>
 80010f0:	1b40      	subs	r0, r0, r5
 80010f2:	2802      	cmp	r0, #2
 80010f4:	d9f6      	bls.n	80010e4 <HAL_RCC_OscConfig+0x2d4>
 80010f6:	e6cc      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010f8:	f7ff facc 	bl	8000694 <HAL_GetTick>
 80010fc:	1b80      	subs	r0, r0, r6
 80010fe:	2802      	cmp	r0, #2
 8001100:	d9d6      	bls.n	80010b0 <HAL_RCC_OscConfig+0x2a0>
 8001102:	e6c6      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001104:	f7ff fac6 	bl	8000694 <HAL_GetTick>
 8001108:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	019b      	lsls	r3, r3, #6
 800110e:	f57f ae95 	bpl.w	8000e3c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001112:	f7ff fabf 	bl	8000694 <HAL_GetTick>
 8001116:	1b40      	subs	r0, r0, r5
 8001118:	2802      	cmp	r0, #2
 800111a:	d9f6      	bls.n	800110a <HAL_RCC_OscConfig+0x2fa>
 800111c:	e6b9      	b.n	8000e92 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800111e:	2b01      	cmp	r3, #1
 8001120:	f43f aea2 	beq.w	8000e68 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 8001124:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001126:	6a2b      	ldr	r3, [r5, #32]
 8001128:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 800112c:	429a      	cmp	r2, r3
 800112e:	f47f ae9b 	bne.w	8000e68 <HAL_RCC_OscConfig+0x58>
 8001132:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001134:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001138:	1ac0      	subs	r0, r0, r3
 800113a:	bf18      	it	ne
 800113c:	2001      	movne	r0, #1
 800113e:	e6a9      	b.n	8000e94 <HAL_RCC_OscConfig+0x84>
 8001140:	40021000 	.word	0x40021000
 8001144:	42420000 	.word	0x42420000

08001148 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8001148:	4a0d      	ldr	r2, [pc, #52]	@ (8001180 <HAL_RCC_GetSysClockFreq+0x38>)
 800114a:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800114c:	f003 010c 	and.w	r1, r3, #12
 8001150:	2908      	cmp	r1, #8
 8001152:	d112      	bne.n	800117a <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001154:	480b      	ldr	r0, [pc, #44]	@ (8001184 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001156:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800115a:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800115c:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800115e:	d509      	bpl.n	8001174 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001160:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001162:	4a09      	ldr	r2, [pc, #36]	@ (8001188 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001164:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001168:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800116a:	4a08      	ldr	r2, [pc, #32]	@ (800118c <HAL_RCC_GetSysClockFreq+0x44>)
 800116c:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800116e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001172:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001174:	4b06      	ldr	r3, [pc, #24]	@ (8001190 <HAL_RCC_GetSysClockFreq+0x48>)
 8001176:	4358      	muls	r0, r3
 8001178:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800117a:	4803      	ldr	r0, [pc, #12]	@ (8001188 <HAL_RCC_GetSysClockFreq+0x40>)
}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	40021000 	.word	0x40021000
 8001184:	08001b0e 	.word	0x08001b0e
 8001188:	007a1200 	.word	0x007a1200
 800118c:	08001b0c 	.word	0x08001b0c
 8001190:	003d0900 	.word	0x003d0900

08001194 <HAL_RCC_ClockConfig>:
{
 8001194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001198:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800119a:	4604      	mov	r4, r0
 800119c:	b910      	cbnz	r0, 80011a4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800119e:	2001      	movs	r0, #1
}
 80011a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011a4:	4a44      	ldr	r2, [pc, #272]	@ (80012b8 <HAL_RCC_ClockConfig+0x124>)
 80011a6:	6813      	ldr	r3, [r2, #0]
 80011a8:	f003 0307 	and.w	r3, r3, #7
 80011ac:	428b      	cmp	r3, r1
 80011ae:	d328      	bcc.n	8001202 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011b0:	6821      	ldr	r1, [r4, #0]
 80011b2:	078e      	lsls	r6, r1, #30
 80011b4:	d430      	bmi.n	8001218 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011b6:	07ca      	lsls	r2, r1, #31
 80011b8:	d443      	bmi.n	8001242 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011ba:	4a3f      	ldr	r2, [pc, #252]	@ (80012b8 <HAL_RCC_ClockConfig+0x124>)
 80011bc:	6813      	ldr	r3, [r2, #0]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	42ab      	cmp	r3, r5
 80011c4:	d865      	bhi.n	8001292 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011c6:	6822      	ldr	r2, [r4, #0]
 80011c8:	4d3c      	ldr	r5, [pc, #240]	@ (80012bc <HAL_RCC_ClockConfig+0x128>)
 80011ca:	f012 0f04 	tst.w	r2, #4
 80011ce:	d16c      	bne.n	80012aa <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011d0:	0713      	lsls	r3, r2, #28
 80011d2:	d506      	bpl.n	80011e2 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011d4:	686b      	ldr	r3, [r5, #4]
 80011d6:	6922      	ldr	r2, [r4, #16]
 80011d8:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80011dc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80011e0:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011e2:	f7ff ffb1 	bl	8001148 <HAL_RCC_GetSysClockFreq>
 80011e6:	686b      	ldr	r3, [r5, #4]
 80011e8:	4a35      	ldr	r2, [pc, #212]	@ (80012c0 <HAL_RCC_ClockConfig+0x12c>)
 80011ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80011ee:	5cd3      	ldrb	r3, [r2, r3]
 80011f0:	40d8      	lsrs	r0, r3
 80011f2:	4b34      	ldr	r3, [pc, #208]	@ (80012c4 <HAL_RCC_ClockConfig+0x130>)
 80011f4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80011f6:	4b34      	ldr	r3, [pc, #208]	@ (80012c8 <HAL_RCC_ClockConfig+0x134>)
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	f7ff fa09 	bl	8000610 <HAL_InitTick>
  return HAL_OK;
 80011fe:	2000      	movs	r0, #0
 8001200:	e7ce      	b.n	80011a0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001202:	6813      	ldr	r3, [r2, #0]
 8001204:	f023 0307 	bic.w	r3, r3, #7
 8001208:	430b      	orrs	r3, r1
 800120a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800120c:	6813      	ldr	r3, [r2, #0]
 800120e:	f003 0307 	and.w	r3, r3, #7
 8001212:	428b      	cmp	r3, r1
 8001214:	d1c3      	bne.n	800119e <HAL_RCC_ClockConfig+0xa>
 8001216:	e7cb      	b.n	80011b0 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001218:	4b28      	ldr	r3, [pc, #160]	@ (80012bc <HAL_RCC_ClockConfig+0x128>)
 800121a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800121e:	bf1e      	ittt	ne
 8001220:	685a      	ldrne	r2, [r3, #4]
 8001222:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 8001226:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001228:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800122a:	bf42      	ittt	mi
 800122c:	685a      	ldrmi	r2, [r3, #4]
 800122e:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 8001232:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	68a0      	ldr	r0, [r4, #8]
 8001238:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800123c:	4302      	orrs	r2, r0
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	e7b9      	b.n	80011b6 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001242:	6862      	ldr	r2, [r4, #4]
 8001244:	4e1d      	ldr	r6, [pc, #116]	@ (80012bc <HAL_RCC_ClockConfig+0x128>)
 8001246:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001248:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800124a:	d11a      	bne.n	8001282 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800124c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001250:	d0a5      	beq.n	800119e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001252:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001254:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001258:	f023 0303 	bic.w	r3, r3, #3
 800125c:	4313      	orrs	r3, r2
 800125e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001260:	f7ff fa18 	bl	8000694 <HAL_GetTick>
 8001264:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001266:	6873      	ldr	r3, [r6, #4]
 8001268:	6862      	ldr	r2, [r4, #4]
 800126a:	f003 030c 	and.w	r3, r3, #12
 800126e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001272:	d0a2      	beq.n	80011ba <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001274:	f7ff fa0e 	bl	8000694 <HAL_GetTick>
 8001278:	1bc0      	subs	r0, r0, r7
 800127a:	4540      	cmp	r0, r8
 800127c:	d9f3      	bls.n	8001266 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 800127e:	2003      	movs	r0, #3
 8001280:	e78e      	b.n	80011a0 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001282:	2a02      	cmp	r2, #2
 8001284:	d102      	bne.n	800128c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001286:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800128a:	e7e1      	b.n	8001250 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800128c:	f013 0f02 	tst.w	r3, #2
 8001290:	e7de      	b.n	8001250 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001292:	6813      	ldr	r3, [r2, #0]
 8001294:	f023 0307 	bic.w	r3, r3, #7
 8001298:	432b      	orrs	r3, r5
 800129a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800129c:	6813      	ldr	r3, [r2, #0]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	42ab      	cmp	r3, r5
 80012a4:	f47f af7b 	bne.w	800119e <HAL_RCC_ClockConfig+0xa>
 80012a8:	e78d      	b.n	80011c6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012aa:	686b      	ldr	r3, [r5, #4]
 80012ac:	68e1      	ldr	r1, [r4, #12]
 80012ae:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80012b2:	430b      	orrs	r3, r1
 80012b4:	606b      	str	r3, [r5, #4]
 80012b6:	e78b      	b.n	80011d0 <HAL_RCC_ClockConfig+0x3c>
 80012b8:	40022000 	.word	0x40022000
 80012bc:	40021000 	.word	0x40021000
 80012c0:	08001afc 	.word	0x08001afc
 80012c4:	20000000 	.word	0x20000000
 80012c8:	20000008 	.word	0x20000008

080012cc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012cc:	4b04      	ldr	r3, [pc, #16]	@ (80012e0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80012ce:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80012d6:	5cd3      	ldrb	r3, [r2, r3]
 80012d8:	4a03      	ldr	r2, [pc, #12]	@ (80012e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80012da:	6810      	ldr	r0, [r2, #0]
}
 80012dc:	40d8      	lsrs	r0, r3
 80012de:	4770      	bx	lr
 80012e0:	40021000 	.word	0x40021000
 80012e4:	08001af4 	.word	0x08001af4
 80012e8:	20000000 	.word	0x20000000

080012ec <memset>:
 80012ec:	4603      	mov	r3, r0
 80012ee:	4402      	add	r2, r0
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d100      	bne.n	80012f6 <memset+0xa>
 80012f4:	4770      	bx	lr
 80012f6:	f803 1b01 	strb.w	r1, [r3], #1
 80012fa:	e7f9      	b.n	80012f0 <memset+0x4>

080012fc <__libc_init_array>:
 80012fc:	b570      	push	{r4, r5, r6, lr}
 80012fe:	2600      	movs	r6, #0
 8001300:	4d0c      	ldr	r5, [pc, #48]	@ (8001334 <__libc_init_array+0x38>)
 8001302:	4c0d      	ldr	r4, [pc, #52]	@ (8001338 <__libc_init_array+0x3c>)
 8001304:	1b64      	subs	r4, r4, r5
 8001306:	10a4      	asrs	r4, r4, #2
 8001308:	42a6      	cmp	r6, r4
 800130a:	d109      	bne.n	8001320 <__libc_init_array+0x24>
 800130c:	f000 f81a 	bl	8001344 <_init>
 8001310:	2600      	movs	r6, #0
 8001312:	4d0a      	ldr	r5, [pc, #40]	@ (800133c <__libc_init_array+0x40>)
 8001314:	4c0a      	ldr	r4, [pc, #40]	@ (8001340 <__libc_init_array+0x44>)
 8001316:	1b64      	subs	r4, r4, r5
 8001318:	10a4      	asrs	r4, r4, #2
 800131a:	42a6      	cmp	r6, r4
 800131c:	d105      	bne.n	800132a <__libc_init_array+0x2e>
 800131e:	bd70      	pop	{r4, r5, r6, pc}
 8001320:	f855 3b04 	ldr.w	r3, [r5], #4
 8001324:	4798      	blx	r3
 8001326:	3601      	adds	r6, #1
 8001328:	e7ee      	b.n	8001308 <__libc_init_array+0xc>
 800132a:	f855 3b04 	ldr.w	r3, [r5], #4
 800132e:	4798      	blx	r3
 8001330:	3601      	adds	r6, #1
 8001332:	e7f2      	b.n	800131a <__libc_init_array+0x1e>
 8001334:	08001b20 	.word	0x08001b20
 8001338:	08001b20 	.word	0x08001b20
 800133c:	08001b20 	.word	0x08001b20
 8001340:	08001b24 	.word	0x08001b24

08001344 <_init>:
 8001344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001346:	bf00      	nop
 8001348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800134a:	bc08      	pop	{r3}
 800134c:	469e      	mov	lr, r3
 800134e:	4770      	bx	lr

08001350 <_fini>:
 8001350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001352:	bf00      	nop
 8001354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001356:	bc08      	pop	{r3}
 8001358:	469e      	mov	lr, r3
 800135a:	4770      	bx	lr
