$date
	Sun Oct 23 09:49:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#940782
b101 &
b101 %
1$
b101 !
1"
#940783
0"
#940786
b10000 &
b10000 %
#940790
b1000 &
b1000 %
#940794
b100 &
b100 %
#940798
b10 &
b10 %
#940802
b1 &
b1 %
1#
#940806
b0 &
0#
b0 %
0$
#1956860
b10011 !
1"
#1956862
b10011 &
b10011 %
1$
#1956863
0"
#1956866
b111010 &
b111010 %
#1956870
b11101 &
b11101 %
#1956874
b1011000 &
b1011000 %
#1956878
b101100 &
b101100 %
#1956882
b10110 &
b10110 %
#1956886
b1011 &
b1011 %
#1956890
b100010 &
b100010 %
#1956894
b10001 &
b10001 %
#1956898
b110100 &
b110100 %
#1956902
b11010 &
b11010 %
#1956906
b1101 &
b1101 %
#1956910
b101000 &
b101000 %
#1956914
b10100 &
b10100 %
#1956918
b1010 &
b1010 %
#1956922
b101 &
b101 %
#1956926
b10000 &
b10000 %
#1956930
b1000 &
b1000 %
#1956934
b100 &
b100 %
#1956938
b10 &
b10 %
#1956942
b1 &
1#
b1 %
#1956946
b0 &
b0 %
0#
0$
#2949838
b10000 &
b10000 %
1$
b10000 !
1"
#2949839
0"
#2949842
b1000 &
b1000 %
#2949846
b100 &
b100 %
#2949850
b10 &
b10 %
#2949854
b1 &
1#
b1 %
#2949858
b0 &
b0 %
0#
0$
#4500012
