// Seed: 3147587581
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2
    , id_8,
    input wor id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6
);
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  wire id_4,
    output wire id_5,
    input  wand id_6,
    input  tri  id_7,
    output tri0 id_8
);
  supply1 id_10;
  tri0 id_11 = 1;
  wire id_12;
  wire id_13;
  wire id_14;
  supply0 id_15;
  assign id_15 = id_2;
  wire  id_16;
  uwire id_17 = 1'b0 * id_1 - id_10;
  module_0(
      id_3, id_8, id_2, id_4, id_1, id_8, id_7
  );
endmodule
