bench,l1d_size,l1d_assoc,cacheline_size,system.cpu.numCycles,sim_insts,sim_seconds,system.cpu.dcache.overall_miss_rate::total
CRC,16kB,64,128,373065965,719021518,0.186533,0.000002
SUSAN,16kB,8,128,286160191,364696464,0.143080,0.000157
