# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hw_test.gen/sources_1/bd/yolo_design_1/ipshared/4547/src" --include "../../../../hw_test.gen/sources_1/bd/yolo_design_1/ipshared/c2c6" --include "../../../../hw_test.gen/sources_1/bd/yolo_design_1/ipshared/ec67/hdl" --include "../../../../hw_test.gen/sources_1/bd/yolo_design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hw_test.gen/sources_1/bd/yolo_design_1/ipshared/35de/hdl/verilog" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../hw_test.srcs/sources_1/imports/src/axi_dma_ctrl.v" \
"../../../../hw_test.srcs/sources_1/imports/src/axi_dma_rd.v" \
"../../../../hw_test.srcs/sources_1/imports/src/axi_dma_wr.v" \
"../../../../hw_test.srcs/sim_1/imports/sim_dram_model/axi_slave_if_sync.v" \
"../../../../hw_test.srcs/sim_1/imports/sim_dram_model/axi_sram_if.v" \
"../../../../hw_test.srcs/sources_1/imports/src/dpram_wrapper.v" \
"../../../../hw_test.srcs/sim_1/imports/sim_dram_model/sram.v" \
"../../../../hw_test.srcs/sim_1/imports/sim_dram_model/sram_ctrl.v" \
"../../../../hw_test.srcs/sim_1/imports/sim_dram_model/sync_reg_fifo.v" \
"../../../../hw_test.srcs/sources_1/imports/src/yolo_engine.v" \
"../../../../hw_test.srcs/sim_1/imports/sim/yolo_engine_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
