Language File-Name         IP      Library         File-Path                                                            
Verilog, clkgen_clk_wiz.v, clkgen, xil_defaultlib, ./../../../../ac701_targetx.srcs/sources_1/ip/clkgen/clkgen_clk_wiz.v
Verilog, clkgen.v,         clkgen, xil_defaultlib, ./../../../../ac701_targetx.srcs/sources_1/ip/clkgen/clkgen.v        
