###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Jul  1 21:32:38 2016
#  Design:            spc2
#  Command:           timeDesign -prePlace -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   RE       (^) checked with  leading edge of 'Clk'
Beginpoint: RE_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | RE_reg/Q  |   ^   | RE    | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | RE        |   ^   | RE    | spc2      | 0.000 | 126.567 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   FS       (^) checked with  leading edge of 'Clk'
Beginpoint: FS_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | FS_reg/Q  |   ^   | FS    | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | FS        |   ^   | FS    | spc2      | 0.000 | 126.567 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   GD[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | GD_reg[0]/Q  |   ^   | GD[0] | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | GD[0]        |   ^   | GD[0] | spc2      | 0.000 | 126.567 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   GD[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | GD_reg[1]/Q  |   ^   | GD[1] | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | GD[1]        |   ^   | GD[1] | spc2      | 0.000 | 126.567 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   GD[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | GD_reg[2]/Q  |   ^   | GD[2] | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | GD[2]        |   ^   | GD[2] | spc2      | 0.000 | 126.567 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   NS       (^) checked with  leading edge of 'Clk'
Beginpoint: NS_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | NS_reg/Q  |   ^   | NS    | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | NS        |   ^   | NS    | spc2      | 0.000 | 126.567 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   CE       (^) checked with  leading edge of 'Clk'
Beginpoint: CE_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | CE_reg/Q  |   ^   | CE    | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | CE        |   ^   | CE    | spc2      | 0.000 | 126.567 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   GS[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | GS_reg[0]/Q  |   ^   | GS[0] | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | GS[0]        |   ^   | GS[0] | spc2      | 0.000 | 126.567 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   GS[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | GS_reg[1]/Q  |   ^   | GS[1] | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | GS[1]        |   ^   | GS[1] | spc2      | 0.000 | 126.567 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   GS[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | GS_reg[2]/Q  |   ^   | GS[2] | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | GS[2]        |   ^   | GS[2] | spc2      | 0.000 | 126.567 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   GS[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | GS_reg[3]/Q  |   ^   | GS[3] | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | GS[3]        |   ^   | GS[3] | spc2      | 0.000 | 126.567 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   IQ       (^) checked with  leading edge of 'Clk'
Beginpoint: IQ_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | IQ_reg/Q  |   ^   | IQ    | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | IQ        |   ^   | IQ    | spc2      | 0.000 | 126.567 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   F[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | F_reg[0]/Q  |   ^   | F[0]  | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | F[0]        |   ^   | F[0]  | spc2      | 0.000 | 126.567 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   F[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | F_reg[1]/Q  |   ^   | F[1]  | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | F[1]        |   ^   | F[1]  | spc2      | 0.000 | 126.567 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   F[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | F_reg[2]/Q  |   ^   | F[2]  | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | F[2]        |   ^   | F[2]  | spc2      | 0.000 | 126.567 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   F[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.567
= Slack Time                  119.333
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.333 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |  244.333 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |  244.333 | 
     | F_reg[3]/Q  |   ^   | F[3]  | DFCX3_HV  | 1.567 | 126.567 |  245.900 | 
     | F[3]        |   ^   | F[3]  | spc2      | 0.000 | 126.567 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | F_reg[1]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | F_reg[2]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | F_reg[3]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | F_reg[0]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | IQ_reg/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +--------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | GS_reg[3]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | GS_reg[2]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +-----------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | GS_reg[1]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | GS_reg[0]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin CE_reg/CP 
Endpoint:   CE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | CE_reg/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin NS_reg/CP 
Endpoint:   NS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | NS_reg/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | GD_reg[2]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | GD_reg[1]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | GD_reg[0]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin FS_reg/CP 
Endpoint:   FS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | FS_reg/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin RE_reg/CP 
Endpoint:   RE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.047
- Arrival Time                  3.000
= Slack Time                  122.047
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.047 | 
     | RE_reg/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   3.000 |  125.047 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.953 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    2.953 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    2.953 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Clock Gating Setup Check with Pin g96/A 
Endpoint:   g96/B          (v) checked with trailing edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2cgate}
Analysis View: test_max
Other End Arrival Time        125.000
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.900
- Arrival Time                  0.735
= Slack Time                  124.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |  124.165 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |  124.165 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.404 |   0.404 |  124.569 | 
     | g36/B           |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.404 |  124.569 | 
     | g36/Q           |   ^   | n_13     | NOR2XL_HV  | 0.230 |   0.634 |  124.799 | 
     | g98/A           |   ^   | n_13     | NAND3X1_HV | 0.000 |   0.634 |  124.799 | 
     | g98/Q           |   v   | n_8      | NAND3X1_HV | 0.101 |   0.735 |  124.900 | 
     | g96/B           |   v   | n_8      | NOR2XL_HV  | 0.000 |   0.735 |  124.900 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Pin  |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |       |       |       |           |       |  Time   |   Time   | 
     |-------+-------+-------+-----------+-------+---------+----------| 
     | Clk   |   v   | Clk   |           |       | 125.000 |    0.835 | 
     | g96/A |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.835 | 
     +----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.297 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.297 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +----------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.297 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +----------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.297 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.297 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +--------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.297 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +--------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +--------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.233
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.667
- Arrival Time                  0.370
= Slack Time                  124.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.297 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.297 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.370 |   0.370 |  124.667 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3_HV | 0.000 |   0.370 |  124.667 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.703 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.703 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.703 | 
     +--------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.224
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.676
- Arrival Time                  0.345
= Slack Time                  124.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.331 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.331 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1_HV | 0.345 |   0.345 |  124.676 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3_HV | 0.000 |   0.345 |  124.676 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.669 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.669 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 0.000 | 125.000 |    0.669 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 125.000 |    0.669 | 
     +--------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (^) checked with  leading edge of 'Clk'
Beginpoint: Cfg_in        (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.697
- Arrival Time                  3.000
= Slack Time                  246.697
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Cfg_in        |   ^   | Cfg_in |          |       |   3.000 |  249.697 | 
     | out_reg[15]/D |   ^   | Cfg_in | DFCX1_HV | 0.000 |   3.000 |  249.697 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -246.697 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -246.697 | 
     +------------------------------------------------------------------------+ 

