------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 14.956
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 36.391
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.436
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.009
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 19.267
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 14.744
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 36.501
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.446
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.455
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.036
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 19.187
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 17.139
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 37.844
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.182
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.204
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.058
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 19.553
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 17.370
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 38.215
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.168
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.092
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'G_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 19.546
TNS   : 0.000

------------------------------------------------------------
