#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 21 02:53:51 2020
# Process ID: 16272
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6064 C:\Users\danie\Documents\Repaso_VIVADO\PYNQ_comblock\comblock_pynq.xpr
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/vivado.log
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.srcs/sources_1/bd/comblock_desing/comblock_desing.bd}
close_project
create_project PYNQ_segundoIntento_Sumador C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_segundoIntento_Sumador -part xc7z020clg400-1
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "sumador"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property -dict [list CONFIG.B_Width.VALUE_SRC USER CONFIG.A_Type.VALUE_SRC USER CONFIG.A_Width.VALUE_SRC USER CONFIG.B_Type.VALUE_SRC USER] [get_bd_cells c_addsub_0]
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {16} CONFIG.B_Width {16} CONFIG.Add_Mode {Add_Subtract} CONFIG.B_Width {16} CONFIG.Out_Width {16} CONFIG.Latency {1} CONFIG.B_Value {0000000000000000}] [get_bd_cells c_addsub_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins c_addsub_0/CLK]
undo
undo
delete_bd_objs [get_bd_cells c_addsub_0]
set_property location {1.5 238 -158} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
