INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /data/xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top -prj myproject.prj --initfile /data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/compute_layer_0_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_0_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/compute_layer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_layer_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18sbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18sbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module myproject_mul_18sbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18scud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18scud_MulnS_1
INFO: [VRFC 10-311] analyzing module myproject_mul_18scud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18sdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18sdEe_MulnS_2
INFO: [VRFC 10-311] analyzing module myproject_mul_18sdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18seOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18seOg_MulnS_3
INFO: [VRFC 10-311] analyzing module myproject_mul_18seOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18sfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18sfYi_MulnS_4
INFO: [VRFC 10-311] analyzing module myproject_mul_18sfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18sg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18sg8j_MulnS_5
INFO: [VRFC 10-311] analyzing module myproject_mul_18sg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18shbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18shbi_MulnS_6
INFO: [VRFC 10-311] analyzing module myproject_mul_18shbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18sibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18sibs_MulnS_7
INFO: [VRFC 10-311] analyzing module myproject_mul_18sibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18sjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18sjbC_MulnS_8
INFO: [VRFC 10-311] analyzing module myproject_mul_18sjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18skbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18skbM_MulnS_9
INFO: [VRFC 10-311] analyzing module myproject_mul_18skbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18slbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18slbW_MulnS_10
INFO: [VRFC 10-311] analyzing module myproject_mul_18slbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18smb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18smb6_MulnS_11
INFO: [VRFC 10-311] analyzing module myproject_mul_18smb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18sncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18sncg_MulnS_12
INFO: [VRFC 10-311] analyzing module myproject_mul_18sncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/myproject_mul_18socq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_18socq_MulnS_13
INFO: [VRFC 10-311] analyzing module myproject_mul_18socq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse2/myproject_prj/solution1/sim/verilog/sigmoid_sigmoid_tpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_sigmoid_tpcA_rom
INFO: [VRFC 10-311] analyzing module sigmoid_sigmoid_tpcA
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myproject_mul_18sbkb_MulnS_0
Compiling module xil_defaultlib.myproject_mul_18sbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18scud_MulnS_1
Compiling module xil_defaultlib.myproject_mul_18scud(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18sdEe_MulnS_2
Compiling module xil_defaultlib.myproject_mul_18sdEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18seOg_MulnS_3
Compiling module xil_defaultlib.myproject_mul_18seOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18sfYi_MulnS_4
Compiling module xil_defaultlib.myproject_mul_18sfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18sg8j_MulnS_5
Compiling module xil_defaultlib.myproject_mul_18sg8j(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18shbi_MulnS_6
Compiling module xil_defaultlib.myproject_mul_18shbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18sibs_MulnS_7
Compiling module xil_defaultlib.myproject_mul_18sibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18sjbC_MulnS_8
Compiling module xil_defaultlib.myproject_mul_18sjbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18skbM_MulnS_9
Compiling module xil_defaultlib.myproject_mul_18skbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18slbW_MulnS_10
Compiling module xil_defaultlib.myproject_mul_18slbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18smb6_MulnS_11
Compiling module xil_defaultlib.myproject_mul_18smb6(ID=1,NUM_ST...
Compiling module xil_defaultlib.myproject_mul_18sncg_MulnS_12
Compiling module xil_defaultlib.myproject_mul_18sncg(ID=1,NUM_ST...
Compiling module xil_defaultlib.compute_layer_0_0_0_s
Compiling module xil_defaultlib.myproject_mul_18socq_MulnS_13
Compiling module xil_defaultlib.myproject_mul_18socq(ID=1,NUM_ST...
Compiling module xil_defaultlib.compute_layer_0_0
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.sigmoid_sigmoid_tpcA_rom
Compiling module xil_defaultlib.sigmoid_sigmoid_tpcA(DataWidth=1...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.apatb_myproject_top
Built simulation snapshot myproject
