0.7
2020.2
Feb 21 2023
20:21:35
C:/Github_Repo/Logic_Design_final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sim_1/new/testb.v,1686842692,verilog,,,,testbench,,,,,,,,
C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/new/black_jack.v,1686885659,verilog,,C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sim_1/new/testb.v,,blackjack,,,,,,,,
