/filespace/people/c/chandana/Chandana/551/551_project/ScalarRegFile.v {1 {vlog -work work -vopt /filespace/people/c/chandana/Chandana/551/551_project/ScalarRegFile.v
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
-- Compiling module ScalarRegFile

Top level modules:
	ScalarRegFile

} {} {}} /filespace/people/c/chandana/Chandana/551/551_project/decoder3to8.v {1 {vlog -work work -vopt /filespace/people/c/chandana/Chandana/551/551_project/decoder3to8.v
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
-- Compiling module dec3to8

Top level modules:
	dec3to8

} {} {}} /filespace/people/c/chandana/Chandana/551/551_project/simplemem.v {1 {vlog -work work -vopt /filespace/people/c/chandana/Chandana/551/551_project/simplemem.v
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
-- Compiling module staticram
-- Compiling module t_staticram

Top level modules:
	t_staticram

} {} {}} /filespace/people/c/chandana/Chandana/551/551_project/mux8to1.v {1 {vlog -work work -vopt /filespace/people/c/chandana/Chandana/551/551_project/mux8to1.v
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
-- Compiling module Mux8to1

Top level modules:
	Mux8to1

} {} {}} /filespace/people/c/chandana/Chandana/551/551_project/buffer.v {1 {vlog -work work -vopt /filespace/people/c/chandana/Chandana/551/551_project/buffer.v
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013

} {} {}} /filespace/people/c/chandana/Chandana/551/551_project/top.v {0 {vlog -work work -vopt /filespace/people/c/chandana/Chandana/551/551_project/top.v
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
-- Compiling module cpu
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(17): (vlog-2730) Undefined variable: 'rst'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(18): (vlog-2730) Undefined variable: 'state'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(20): (vlog-2730) Undefined variable: 'next_state'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(27): (vlog-2730) Undefined variable: 'DataOut'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(27): (vlog-2730) Undefined variable: 'Addr'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(27): (vlog-2730) Undefined variable: 'DataIn'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(27): (vlog-2730) Undefined variable: 'RD'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(27): (vlog-2730) Undefined variable: 'WR'.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(27): Checker 'staticram' not found.  Instantiation 'DUT_sram' must be of a visible checker.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(27): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
** Error: /filespace/people/c/chandana/Chandana/551/551_project/top.v(1): Identifier must be declared with a port mode: rst.

} {4.0 15.0} {}} /filespace/people/c/chandana/Chandana/551/551_project/DFF16.v {1 {vlog -work work -vopt /filespace/people/c/chandana/Chandana/551/551_project/DFF16.v
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
-- Compiling module Dff16

Top level modules:
	Dff16

} {} {}}
