
Application_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08004400  08004400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001454  0800450c  0800450c  0000050c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08005960  08005960  00001960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800598c  0800598c  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800598c  0800598c  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800598c  0800598c  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800598c  0800598c  0000198c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005990  08005990  00001990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005994  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  080059a0  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  080059a0  00002074  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000064de  00000000  00000000  00002035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001248  00000000  00000000  00008513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f0  00000000  00000000  00009760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000487  00000000  00000000  00009d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015de9  00000000  00000000  0000a1d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006f77  00000000  00000000  0001ffc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e3b9  00000000  00000000  00026f37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a52f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016d4  00000000  00000000  000a5334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000a6a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800450c <__do_global_dtors_aux>:
 800450c:	b510      	push	{r4, lr}
 800450e:	4c05      	ldr	r4, [pc, #20]	@ (8004524 <__do_global_dtors_aux+0x18>)
 8004510:	7823      	ldrb	r3, [r4, #0]
 8004512:	b933      	cbnz	r3, 8004522 <__do_global_dtors_aux+0x16>
 8004514:	4b04      	ldr	r3, [pc, #16]	@ (8004528 <__do_global_dtors_aux+0x1c>)
 8004516:	b113      	cbz	r3, 800451e <__do_global_dtors_aux+0x12>
 8004518:	4804      	ldr	r0, [pc, #16]	@ (800452c <__do_global_dtors_aux+0x20>)
 800451a:	f3af 8000 	nop.w
 800451e:	2301      	movs	r3, #1
 8004520:	7023      	strb	r3, [r4, #0]
 8004522:	bd10      	pop	{r4, pc}
 8004524:	2000000c 	.word	0x2000000c
 8004528:	00000000 	.word	0x00000000
 800452c:	08005948 	.word	0x08005948

08004530 <frame_dummy>:
 8004530:	b508      	push	{r3, lr}
 8004532:	4b03      	ldr	r3, [pc, #12]	@ (8004540 <frame_dummy+0x10>)
 8004534:	b11b      	cbz	r3, 800453e <frame_dummy+0xe>
 8004536:	4903      	ldr	r1, [pc, #12]	@ (8004544 <frame_dummy+0x14>)
 8004538:	4803      	ldr	r0, [pc, #12]	@ (8004548 <frame_dummy+0x18>)
 800453a:	f3af 8000 	nop.w
 800453e:	bd08      	pop	{r3, pc}
 8004540:	00000000 	.word	0x00000000
 8004544:	20000010 	.word	0x20000010
 8004548:	08005948 	.word	0x08005948

0800454c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004550:	f000 f9c0 	bl	80048d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004554:	f000 f812 	bl	800457c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004558:	f000 f876 	bl	8004648 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800455c:	f000 f84a 	bl	80045f4 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004560:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004564:	4804      	ldr	r0, [pc, #16]	@ (8004578 <main+0x2c>)
 8004566:	f000 fcbb 	bl	8004ee0 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 800456a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800456e:	f000 fa13 	bl	8004998 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004572:	bf00      	nop
 8004574:	e7f4      	b.n	8004560 <main+0x14>
 8004576:	bf00      	nop
 8004578:	40011000 	.word	0x40011000

0800457c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b090      	sub	sp, #64	@ 0x40
 8004580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004582:	f107 0318 	add.w	r3, r7, #24
 8004586:	2228      	movs	r2, #40	@ 0x28
 8004588:	2100      	movs	r1, #0
 800458a:	4618      	mov	r0, r3
 800458c:	f001 f9b0 	bl	80058f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004590:	1d3b      	adds	r3, r7, #4
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	605a      	str	r2, [r3, #4]
 8004598:	609a      	str	r2, [r3, #8]
 800459a:	60da      	str	r2, [r3, #12]
 800459c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800459e:	2302      	movs	r3, #2
 80045a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045a2:	2301      	movs	r3, #1
 80045a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80045a6:	2310      	movs	r3, #16
 80045a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80045aa:	2300      	movs	r3, #0
 80045ac:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045ae:	f107 0318 	add.w	r3, r7, #24
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 fcae 	bl	8004f14 <HAL_RCC_OscConfig>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80045be:	f000 f8a5 	bl	800470c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045c2:	230f      	movs	r3, #15
 80045c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80045c6:	2300      	movs	r3, #0
 80045c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80045ce:	2300      	movs	r3, #0
 80045d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045d2:	2300      	movs	r3, #0
 80045d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80045d6:	1d3b      	adds	r3, r7, #4
 80045d8:	2100      	movs	r1, #0
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 ff1c 	bl	8005418 <HAL_RCC_ClockConfig>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80045e6:	f000 f891 	bl	800470c <Error_Handler>
  }
}
 80045ea:	bf00      	nop
 80045ec:	3740      	adds	r7, #64	@ 0x40
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
	...

080045f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80045f8:	4b11      	ldr	r3, [pc, #68]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 80045fa:	4a12      	ldr	r2, [pc, #72]	@ (8004644 <MX_USART1_UART_Init+0x50>)
 80045fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80045fe:	4b10      	ldr	r3, [pc, #64]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 8004600:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004604:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004606:	4b0e      	ldr	r3, [pc, #56]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 8004608:	2200      	movs	r2, #0
 800460a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800460c:	4b0c      	ldr	r3, [pc, #48]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 800460e:	2200      	movs	r2, #0
 8004610:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004612:	4b0b      	ldr	r3, [pc, #44]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 8004614:	2200      	movs	r2, #0
 8004616:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004618:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 800461a:	220c      	movs	r2, #12
 800461c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800461e:	4b08      	ldr	r3, [pc, #32]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 8004620:	2200      	movs	r2, #0
 8004622:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004624:	4b06      	ldr	r3, [pc, #24]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 8004626:	2200      	movs	r2, #0
 8004628:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800462a:	4805      	ldr	r0, [pc, #20]	@ (8004640 <MX_USART1_UART_Init+0x4c>)
 800462c:	f001 f882 	bl	8005734 <HAL_UART_Init>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004636:	f000 f869 	bl	800470c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800463a:	bf00      	nop
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20000028 	.word	0x20000028
 8004644:	40013800 	.word	0x40013800

08004648 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b088      	sub	sp, #32
 800464c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800464e:	f107 0310 	add.w	r3, r7, #16
 8004652:	2200      	movs	r2, #0
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	605a      	str	r2, [r3, #4]
 8004658:	609a      	str	r2, [r3, #8]
 800465a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800465c:	4b28      	ldr	r3, [pc, #160]	@ (8004700 <MX_GPIO_Init+0xb8>)
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	4a27      	ldr	r2, [pc, #156]	@ (8004700 <MX_GPIO_Init+0xb8>)
 8004662:	f043 0310 	orr.w	r3, r3, #16
 8004666:	6193      	str	r3, [r2, #24]
 8004668:	4b25      	ldr	r3, [pc, #148]	@ (8004700 <MX_GPIO_Init+0xb8>)
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	60fb      	str	r3, [r7, #12]
 8004672:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004674:	4b22      	ldr	r3, [pc, #136]	@ (8004700 <MX_GPIO_Init+0xb8>)
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	4a21      	ldr	r2, [pc, #132]	@ (8004700 <MX_GPIO_Init+0xb8>)
 800467a:	f043 0308 	orr.w	r3, r3, #8
 800467e:	6193      	str	r3, [r2, #24]
 8004680:	4b1f      	ldr	r3, [pc, #124]	@ (8004700 <MX_GPIO_Init+0xb8>)
 8004682:	699b      	ldr	r3, [r3, #24]
 8004684:	f003 0308 	and.w	r3, r3, #8
 8004688:	60bb      	str	r3, [r7, #8]
 800468a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800468c:	4b1c      	ldr	r3, [pc, #112]	@ (8004700 <MX_GPIO_Init+0xb8>)
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	4a1b      	ldr	r2, [pc, #108]	@ (8004700 <MX_GPIO_Init+0xb8>)
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6193      	str	r3, [r2, #24]
 8004698:	4b19      	ldr	r3, [pc, #100]	@ (8004700 <MX_GPIO_Init+0xb8>)
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	607b      	str	r3, [r7, #4]
 80046a2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80046a4:	2200      	movs	r2, #0
 80046a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80046aa:	4816      	ldr	r0, [pc, #88]	@ (8004704 <MX_GPIO_Init+0xbc>)
 80046ac:	f000 fc00 	bl	8004eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_RESET);
 80046b0:	2200      	movs	r2, #0
 80046b2:	f240 4103 	movw	r1, #1027	@ 0x403
 80046b6:	4814      	ldr	r0, [pc, #80]	@ (8004708 <MX_GPIO_Init+0xc0>)
 80046b8:	f000 fbfa 	bl	8004eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80046bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046c2:	2301      	movs	r3, #1
 80046c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ca:	2302      	movs	r3, #2
 80046cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046ce:	f107 0310 	add.w	r3, r7, #16
 80046d2:	4619      	mov	r1, r3
 80046d4:	480b      	ldr	r0, [pc, #44]	@ (8004704 <MX_GPIO_Init+0xbc>)
 80046d6:	f000 fa67 	bl	8004ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10;
 80046da:	f240 4303 	movw	r3, #1027	@ 0x403
 80046de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046e0:	2301      	movs	r3, #1
 80046e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046e4:	2300      	movs	r3, #0
 80046e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046e8:	2302      	movs	r3, #2
 80046ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046ec:	f107 0310 	add.w	r3, r7, #16
 80046f0:	4619      	mov	r1, r3
 80046f2:	4805      	ldr	r0, [pc, #20]	@ (8004708 <MX_GPIO_Init+0xc0>)
 80046f4:	f000 fa58 	bl	8004ba8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80046f8:	bf00      	nop
 80046fa:	3720      	adds	r7, #32
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	40021000 	.word	0x40021000
 8004704:	40011000 	.word	0x40011000
 8004708:	40010c00 	.word	0x40010c00

0800470c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004710:	b672      	cpsid	i
}
 8004712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004714:	bf00      	nop
 8004716:	e7fd      	b.n	8004714 <Error_Handler+0x8>

08004718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800471e:	4b15      	ldr	r3, [pc, #84]	@ (8004774 <HAL_MspInit+0x5c>)
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	4a14      	ldr	r2, [pc, #80]	@ (8004774 <HAL_MspInit+0x5c>)
 8004724:	f043 0301 	orr.w	r3, r3, #1
 8004728:	6193      	str	r3, [r2, #24]
 800472a:	4b12      	ldr	r3, [pc, #72]	@ (8004774 <HAL_MspInit+0x5c>)
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004736:	4b0f      	ldr	r3, [pc, #60]	@ (8004774 <HAL_MspInit+0x5c>)
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	4a0e      	ldr	r2, [pc, #56]	@ (8004774 <HAL_MspInit+0x5c>)
 800473c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004740:	61d3      	str	r3, [r2, #28]
 8004742:	4b0c      	ldr	r3, [pc, #48]	@ (8004774 <HAL_MspInit+0x5c>)
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474a:	607b      	str	r3, [r7, #4]
 800474c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800474e:	4b0a      	ldr	r3, [pc, #40]	@ (8004778 <HAL_MspInit+0x60>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	60fb      	str	r3, [r7, #12]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004762:	60fb      	str	r3, [r7, #12]
 8004764:	4a04      	ldr	r2, [pc, #16]	@ (8004778 <HAL_MspInit+0x60>)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800476a:	bf00      	nop
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr
 8004774:	40021000 	.word	0x40021000
 8004778:	40010000 	.word	0x40010000

0800477c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b088      	sub	sp, #32
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004784:	f107 0310 	add.w	r3, r7, #16
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	609a      	str	r2, [r3, #8]
 8004790:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a1c      	ldr	r2, [pc, #112]	@ (8004808 <HAL_UART_MspInit+0x8c>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d131      	bne.n	8004800 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800479c:	4b1b      	ldr	r3, [pc, #108]	@ (800480c <HAL_UART_MspInit+0x90>)
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	4a1a      	ldr	r2, [pc, #104]	@ (800480c <HAL_UART_MspInit+0x90>)
 80047a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047a6:	6193      	str	r3, [r2, #24]
 80047a8:	4b18      	ldr	r3, [pc, #96]	@ (800480c <HAL_UART_MspInit+0x90>)
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047b4:	4b15      	ldr	r3, [pc, #84]	@ (800480c <HAL_UART_MspInit+0x90>)
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	4a14      	ldr	r2, [pc, #80]	@ (800480c <HAL_UART_MspInit+0x90>)
 80047ba:	f043 0304 	orr.w	r3, r3, #4
 80047be:	6193      	str	r3, [r2, #24]
 80047c0:	4b12      	ldr	r3, [pc, #72]	@ (800480c <HAL_UART_MspInit+0x90>)
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	f003 0304 	and.w	r3, r3, #4
 80047c8:	60bb      	str	r3, [r7, #8]
 80047ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80047d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047d2:	2302      	movs	r3, #2
 80047d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047d6:	2303      	movs	r3, #3
 80047d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047da:	f107 0310 	add.w	r3, r7, #16
 80047de:	4619      	mov	r1, r3
 80047e0:	480b      	ldr	r0, [pc, #44]	@ (8004810 <HAL_UART_MspInit+0x94>)
 80047e2:	f000 f9e1 	bl	8004ba8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80047e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047ec:	2300      	movs	r3, #0
 80047ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047f0:	2300      	movs	r3, #0
 80047f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047f4:	f107 0310 	add.w	r3, r7, #16
 80047f8:	4619      	mov	r1, r3
 80047fa:	4805      	ldr	r0, [pc, #20]	@ (8004810 <HAL_UART_MspInit+0x94>)
 80047fc:	f000 f9d4 	bl	8004ba8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004800:	bf00      	nop
 8004802:	3720      	adds	r7, #32
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	40013800 	.word	0x40013800
 800480c:	40021000 	.word	0x40021000
 8004810:	40010800 	.word	0x40010800

08004814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004818:	bf00      	nop
 800481a:	e7fd      	b.n	8004818 <NMI_Handler+0x4>

0800481c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004820:	bf00      	nop
 8004822:	e7fd      	b.n	8004820 <HardFault_Handler+0x4>

08004824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004828:	bf00      	nop
 800482a:	e7fd      	b.n	8004828 <MemManage_Handler+0x4>

0800482c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004830:	bf00      	nop
 8004832:	e7fd      	b.n	8004830 <BusFault_Handler+0x4>

08004834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004838:	bf00      	nop
 800483a:	e7fd      	b.n	8004838 <UsageFault_Handler+0x4>

0800483c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004840:	bf00      	nop
 8004842:	46bd      	mov	sp, r7
 8004844:	bc80      	pop	{r7}
 8004846:	4770      	bx	lr

08004848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800484c:	bf00      	nop
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr

08004854 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004854:	b480      	push	{r7}
 8004856:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004858:	bf00      	nop
 800485a:	46bd      	mov	sp, r7
 800485c:	bc80      	pop	{r7}
 800485e:	4770      	bx	lr

08004860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004864:	f000 f87c 	bl	8004960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004868:	bf00      	nop
 800486a:	bd80      	pop	{r7, pc}

0800486c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 8004870:	4b03      	ldr	r3, [pc, #12]	@ (8004880 <SystemInit+0x14>)
 8004872:	4a04      	ldr	r2, [pc, #16]	@ (8004884 <SystemInit+0x18>)
 8004874:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004876:	bf00      	nop
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	e000ed00 	.word	0xe000ed00
 8004884:	08004400 	.word	0x08004400

08004888 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004888:	f7ff fff0 	bl	800486c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800488c:	480b      	ldr	r0, [pc, #44]	@ (80048bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800488e:	490c      	ldr	r1, [pc, #48]	@ (80048c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004890:	4a0c      	ldr	r2, [pc, #48]	@ (80048c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004892:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004894:	e002      	b.n	800489c <LoopCopyDataInit>

08004896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800489a:	3304      	adds	r3, #4

0800489c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800489c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800489e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048a0:	d3f9      	bcc.n	8004896 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048a2:	4a09      	ldr	r2, [pc, #36]	@ (80048c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80048a4:	4c09      	ldr	r4, [pc, #36]	@ (80048cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80048a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048a8:	e001      	b.n	80048ae <LoopFillZerobss>

080048aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048ac:	3204      	adds	r2, #4

080048ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048b0:	d3fb      	bcc.n	80048aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048b2:	f001 f825 	bl	8005900 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80048b6:	f7ff fe49 	bl	800454c <main>
  bx lr
 80048ba:	4770      	bx	lr
  ldr r0, =_sdata
 80048bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80048c4:	08005994 	.word	0x08005994
  ldr r2, =_sbss
 80048c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80048cc:	20000074 	.word	0x20000074

080048d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80048d0:	e7fe      	b.n	80048d0 <ADC1_2_IRQHandler>
	...

080048d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048d8:	4b08      	ldr	r3, [pc, #32]	@ (80048fc <HAL_Init+0x28>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a07      	ldr	r2, [pc, #28]	@ (80048fc <HAL_Init+0x28>)
 80048de:	f043 0310 	orr.w	r3, r3, #16
 80048e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048e4:	2003      	movs	r0, #3
 80048e6:	f000 f92b 	bl	8004b40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048ea:	200f      	movs	r0, #15
 80048ec:	f000 f808 	bl	8004900 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048f0:	f7ff ff12 	bl	8004718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	40022000 	.word	0x40022000

08004900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004908:	4b12      	ldr	r3, [pc, #72]	@ (8004954 <HAL_InitTick+0x54>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	4b12      	ldr	r3, [pc, #72]	@ (8004958 <HAL_InitTick+0x58>)
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	4619      	mov	r1, r3
 8004912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004916:	fbb3 f3f1 	udiv	r3, r3, r1
 800491a:	fbb2 f3f3 	udiv	r3, r2, r3
 800491e:	4618      	mov	r0, r3
 8004920:	f000 f935 	bl	8004b8e <HAL_SYSTICK_Config>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e00e      	b.n	800494c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b0f      	cmp	r3, #15
 8004932:	d80a      	bhi.n	800494a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004934:	2200      	movs	r2, #0
 8004936:	6879      	ldr	r1, [r7, #4]
 8004938:	f04f 30ff 	mov.w	r0, #4294967295
 800493c:	f000 f90b 	bl	8004b56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004940:	4a06      	ldr	r2, [pc, #24]	@ (800495c <HAL_InitTick+0x5c>)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004946:	2300      	movs	r3, #0
 8004948:	e000      	b.n	800494c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
}
 800494c:	4618      	mov	r0, r3
 800494e:	3708      	adds	r7, #8
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	20000000 	.word	0x20000000
 8004958:	20000008 	.word	0x20000008
 800495c:	20000004 	.word	0x20000004

08004960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004964:	4b05      	ldr	r3, [pc, #20]	@ (800497c <HAL_IncTick+0x1c>)
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	461a      	mov	r2, r3
 800496a:	4b05      	ldr	r3, [pc, #20]	@ (8004980 <HAL_IncTick+0x20>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4413      	add	r3, r2
 8004970:	4a03      	ldr	r2, [pc, #12]	@ (8004980 <HAL_IncTick+0x20>)
 8004972:	6013      	str	r3, [r2, #0]
}
 8004974:	bf00      	nop
 8004976:	46bd      	mov	sp, r7
 8004978:	bc80      	pop	{r7}
 800497a:	4770      	bx	lr
 800497c:	20000008 	.word	0x20000008
 8004980:	20000070 	.word	0x20000070

08004984 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  return uwTick;
 8004988:	4b02      	ldr	r3, [pc, #8]	@ (8004994 <HAL_GetTick+0x10>)
 800498a:	681b      	ldr	r3, [r3, #0]
}
 800498c:	4618      	mov	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr
 8004994:	20000070 	.word	0x20000070

08004998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049a0:	f7ff fff0 	bl	8004984 <HAL_GetTick>
 80049a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b0:	d005      	beq.n	80049be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049b2:	4b0a      	ldr	r3, [pc, #40]	@ (80049dc <HAL_Delay+0x44>)
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	461a      	mov	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4413      	add	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80049be:	bf00      	nop
 80049c0:	f7ff ffe0 	bl	8004984 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d8f7      	bhi.n	80049c0 <HAL_Delay+0x28>
  {
  }
}
 80049d0:	bf00      	nop
 80049d2:	bf00      	nop
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	20000008 	.word	0x20000008

080049e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004a24 <__NVIC_SetPriorityGrouping+0x44>)
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80049fc:	4013      	ands	r3, r2
 80049fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a12:	4a04      	ldr	r2, [pc, #16]	@ (8004a24 <__NVIC_SetPriorityGrouping+0x44>)
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	60d3      	str	r3, [r2, #12]
}
 8004a18:	bf00      	nop
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bc80      	pop	{r7}
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	e000ed00 	.word	0xe000ed00

08004a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a2c:	4b04      	ldr	r3, [pc, #16]	@ (8004a40 <__NVIC_GetPriorityGrouping+0x18>)
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	0a1b      	lsrs	r3, r3, #8
 8004a32:	f003 0307 	and.w	r3, r3, #7
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bc80      	pop	{r7}
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	e000ed00 	.word	0xe000ed00

08004a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	6039      	str	r1, [r7, #0]
 8004a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	db0a      	blt.n	8004a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	490c      	ldr	r1, [pc, #48]	@ (8004a90 <__NVIC_SetPriority+0x4c>)
 8004a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a62:	0112      	lsls	r2, r2, #4
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	440b      	add	r3, r1
 8004a68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a6c:	e00a      	b.n	8004a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	b2da      	uxtb	r2, r3
 8004a72:	4908      	ldr	r1, [pc, #32]	@ (8004a94 <__NVIC_SetPriority+0x50>)
 8004a74:	79fb      	ldrb	r3, [r7, #7]
 8004a76:	f003 030f 	and.w	r3, r3, #15
 8004a7a:	3b04      	subs	r3, #4
 8004a7c:	0112      	lsls	r2, r2, #4
 8004a7e:	b2d2      	uxtb	r2, r2
 8004a80:	440b      	add	r3, r1
 8004a82:	761a      	strb	r2, [r3, #24]
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bc80      	pop	{r7}
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	e000e100 	.word	0xe000e100
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b089      	sub	sp, #36	@ 0x24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f003 0307 	and.w	r3, r3, #7
 8004aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	f1c3 0307 	rsb	r3, r3, #7
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	bf28      	it	cs
 8004ab6:	2304      	movcs	r3, #4
 8004ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	3304      	adds	r3, #4
 8004abe:	2b06      	cmp	r3, #6
 8004ac0:	d902      	bls.n	8004ac8 <NVIC_EncodePriority+0x30>
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	3b03      	subs	r3, #3
 8004ac6:	e000      	b.n	8004aca <NVIC_EncodePriority+0x32>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004acc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad6:	43da      	mvns	r2, r3
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	401a      	ands	r2, r3
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aea:	43d9      	mvns	r1, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004af0:	4313      	orrs	r3, r2
         );
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3724      	adds	r7, #36	@ 0x24
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b0c:	d301      	bcc.n	8004b12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e00f      	b.n	8004b32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b12:	4a0a      	ldr	r2, [pc, #40]	@ (8004b3c <SysTick_Config+0x40>)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b1a:	210f      	movs	r1, #15
 8004b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b20:	f7ff ff90 	bl	8004a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b24:	4b05      	ldr	r3, [pc, #20]	@ (8004b3c <SysTick_Config+0x40>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b2a:	4b04      	ldr	r3, [pc, #16]	@ (8004b3c <SysTick_Config+0x40>)
 8004b2c:	2207      	movs	r2, #7
 8004b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	e000e010 	.word	0xe000e010

08004b40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f7ff ff49 	bl	80049e0 <__NVIC_SetPriorityGrouping>
}
 8004b4e:	bf00      	nop
 8004b50:	3708      	adds	r7, #8
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b56:	b580      	push	{r7, lr}
 8004b58:	b086      	sub	sp, #24
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	60b9      	str	r1, [r7, #8]
 8004b60:	607a      	str	r2, [r7, #4]
 8004b62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b68:	f7ff ff5e 	bl	8004a28 <__NVIC_GetPriorityGrouping>
 8004b6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	68b9      	ldr	r1, [r7, #8]
 8004b72:	6978      	ldr	r0, [r7, #20]
 8004b74:	f7ff ff90 	bl	8004a98 <NVIC_EncodePriority>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b7e:	4611      	mov	r1, r2
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff ff5f 	bl	8004a44 <__NVIC_SetPriority>
}
 8004b86:	bf00      	nop
 8004b88:	3718      	adds	r7, #24
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b082      	sub	sp, #8
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff ffb0 	bl	8004afc <SysTick_Config>
 8004b9c:	4603      	mov	r3, r0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b08b      	sub	sp, #44	@ 0x2c
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bba:	e169      	b.n	8004e90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	69fa      	ldr	r2, [r7, #28]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	f040 8158 	bne.w	8004e8a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	4a9a      	ldr	r2, [pc, #616]	@ (8004e48 <HAL_GPIO_Init+0x2a0>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d05e      	beq.n	8004ca2 <HAL_GPIO_Init+0xfa>
 8004be4:	4a98      	ldr	r2, [pc, #608]	@ (8004e48 <HAL_GPIO_Init+0x2a0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d875      	bhi.n	8004cd6 <HAL_GPIO_Init+0x12e>
 8004bea:	4a98      	ldr	r2, [pc, #608]	@ (8004e4c <HAL_GPIO_Init+0x2a4>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d058      	beq.n	8004ca2 <HAL_GPIO_Init+0xfa>
 8004bf0:	4a96      	ldr	r2, [pc, #600]	@ (8004e4c <HAL_GPIO_Init+0x2a4>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d86f      	bhi.n	8004cd6 <HAL_GPIO_Init+0x12e>
 8004bf6:	4a96      	ldr	r2, [pc, #600]	@ (8004e50 <HAL_GPIO_Init+0x2a8>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d052      	beq.n	8004ca2 <HAL_GPIO_Init+0xfa>
 8004bfc:	4a94      	ldr	r2, [pc, #592]	@ (8004e50 <HAL_GPIO_Init+0x2a8>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d869      	bhi.n	8004cd6 <HAL_GPIO_Init+0x12e>
 8004c02:	4a94      	ldr	r2, [pc, #592]	@ (8004e54 <HAL_GPIO_Init+0x2ac>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d04c      	beq.n	8004ca2 <HAL_GPIO_Init+0xfa>
 8004c08:	4a92      	ldr	r2, [pc, #584]	@ (8004e54 <HAL_GPIO_Init+0x2ac>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d863      	bhi.n	8004cd6 <HAL_GPIO_Init+0x12e>
 8004c0e:	4a92      	ldr	r2, [pc, #584]	@ (8004e58 <HAL_GPIO_Init+0x2b0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d046      	beq.n	8004ca2 <HAL_GPIO_Init+0xfa>
 8004c14:	4a90      	ldr	r2, [pc, #576]	@ (8004e58 <HAL_GPIO_Init+0x2b0>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d85d      	bhi.n	8004cd6 <HAL_GPIO_Init+0x12e>
 8004c1a:	2b12      	cmp	r3, #18
 8004c1c:	d82a      	bhi.n	8004c74 <HAL_GPIO_Init+0xcc>
 8004c1e:	2b12      	cmp	r3, #18
 8004c20:	d859      	bhi.n	8004cd6 <HAL_GPIO_Init+0x12e>
 8004c22:	a201      	add	r2, pc, #4	@ (adr r2, 8004c28 <HAL_GPIO_Init+0x80>)
 8004c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c28:	08004ca3 	.word	0x08004ca3
 8004c2c:	08004c7d 	.word	0x08004c7d
 8004c30:	08004c8f 	.word	0x08004c8f
 8004c34:	08004cd1 	.word	0x08004cd1
 8004c38:	08004cd7 	.word	0x08004cd7
 8004c3c:	08004cd7 	.word	0x08004cd7
 8004c40:	08004cd7 	.word	0x08004cd7
 8004c44:	08004cd7 	.word	0x08004cd7
 8004c48:	08004cd7 	.word	0x08004cd7
 8004c4c:	08004cd7 	.word	0x08004cd7
 8004c50:	08004cd7 	.word	0x08004cd7
 8004c54:	08004cd7 	.word	0x08004cd7
 8004c58:	08004cd7 	.word	0x08004cd7
 8004c5c:	08004cd7 	.word	0x08004cd7
 8004c60:	08004cd7 	.word	0x08004cd7
 8004c64:	08004cd7 	.word	0x08004cd7
 8004c68:	08004cd7 	.word	0x08004cd7
 8004c6c:	08004c85 	.word	0x08004c85
 8004c70:	08004c99 	.word	0x08004c99
 8004c74:	4a79      	ldr	r2, [pc, #484]	@ (8004e5c <HAL_GPIO_Init+0x2b4>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d013      	beq.n	8004ca2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004c7a:	e02c      	b.n	8004cd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	623b      	str	r3, [r7, #32]
          break;
 8004c82:	e029      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	623b      	str	r3, [r7, #32]
          break;
 8004c8c:	e024      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	3308      	adds	r3, #8
 8004c94:	623b      	str	r3, [r7, #32]
          break;
 8004c96:	e01f      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	330c      	adds	r3, #12
 8004c9e:	623b      	str	r3, [r7, #32]
          break;
 8004ca0:	e01a      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d102      	bne.n	8004cb0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004caa:	2304      	movs	r3, #4
 8004cac:	623b      	str	r3, [r7, #32]
          break;
 8004cae:	e013      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d105      	bne.n	8004cc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cb8:	2308      	movs	r3, #8
 8004cba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	69fa      	ldr	r2, [r7, #28]
 8004cc0:	611a      	str	r2, [r3, #16]
          break;
 8004cc2:	e009      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cc4:	2308      	movs	r3, #8
 8004cc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	69fa      	ldr	r2, [r7, #28]
 8004ccc:	615a      	str	r2, [r3, #20]
          break;
 8004cce:	e003      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	623b      	str	r3, [r7, #32]
          break;
 8004cd4:	e000      	b.n	8004cd8 <HAL_GPIO_Init+0x130>
          break;
 8004cd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	2bff      	cmp	r3, #255	@ 0xff
 8004cdc:	d801      	bhi.n	8004ce2 <HAL_GPIO_Init+0x13a>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	e001      	b.n	8004ce6 <HAL_GPIO_Init+0x13e>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	3304      	adds	r3, #4
 8004ce6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	2bff      	cmp	r3, #255	@ 0xff
 8004cec:	d802      	bhi.n	8004cf4 <HAL_GPIO_Init+0x14c>
 8004cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	e002      	b.n	8004cfa <HAL_GPIO_Init+0x152>
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf6:	3b08      	subs	r3, #8
 8004cf8:	009b      	lsls	r3, r3, #2
 8004cfa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	210f      	movs	r1, #15
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	fa01 f303 	lsl.w	r3, r1, r3
 8004d08:	43db      	mvns	r3, r3
 8004d0a:	401a      	ands	r2, r3
 8004d0c:	6a39      	ldr	r1, [r7, #32]
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	fa01 f303 	lsl.w	r3, r1, r3
 8004d14:	431a      	orrs	r2, r3
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 80b1 	beq.w	8004e8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004d28:	4b4d      	ldr	r3, [pc, #308]	@ (8004e60 <HAL_GPIO_Init+0x2b8>)
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	4a4c      	ldr	r2, [pc, #304]	@ (8004e60 <HAL_GPIO_Init+0x2b8>)
 8004d2e:	f043 0301 	orr.w	r3, r3, #1
 8004d32:	6193      	str	r3, [r2, #24]
 8004d34:	4b4a      	ldr	r3, [pc, #296]	@ (8004e60 <HAL_GPIO_Init+0x2b8>)
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	60bb      	str	r3, [r7, #8]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004d40:	4a48      	ldr	r2, [pc, #288]	@ (8004e64 <HAL_GPIO_Init+0x2bc>)
 8004d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d44:	089b      	lsrs	r3, r3, #2
 8004d46:	3302      	adds	r3, #2
 8004d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d50:	f003 0303 	and.w	r3, r3, #3
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	220f      	movs	r2, #15
 8004d58:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5c:	43db      	mvns	r3, r3
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	4013      	ands	r3, r2
 8004d62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a40      	ldr	r2, [pc, #256]	@ (8004e68 <HAL_GPIO_Init+0x2c0>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d013      	beq.n	8004d94 <HAL_GPIO_Init+0x1ec>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a3f      	ldr	r2, [pc, #252]	@ (8004e6c <HAL_GPIO_Init+0x2c4>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d00d      	beq.n	8004d90 <HAL_GPIO_Init+0x1e8>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a3e      	ldr	r2, [pc, #248]	@ (8004e70 <HAL_GPIO_Init+0x2c8>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d007      	beq.n	8004d8c <HAL_GPIO_Init+0x1e4>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a3d      	ldr	r2, [pc, #244]	@ (8004e74 <HAL_GPIO_Init+0x2cc>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d101      	bne.n	8004d88 <HAL_GPIO_Init+0x1e0>
 8004d84:	2303      	movs	r3, #3
 8004d86:	e006      	b.n	8004d96 <HAL_GPIO_Init+0x1ee>
 8004d88:	2304      	movs	r3, #4
 8004d8a:	e004      	b.n	8004d96 <HAL_GPIO_Init+0x1ee>
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	e002      	b.n	8004d96 <HAL_GPIO_Init+0x1ee>
 8004d90:	2301      	movs	r3, #1
 8004d92:	e000      	b.n	8004d96 <HAL_GPIO_Init+0x1ee>
 8004d94:	2300      	movs	r3, #0
 8004d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d98:	f002 0203 	and.w	r2, r2, #3
 8004d9c:	0092      	lsls	r2, r2, #2
 8004d9e:	4093      	lsls	r3, r2
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004da6:	492f      	ldr	r1, [pc, #188]	@ (8004e64 <HAL_GPIO_Init+0x2bc>)
 8004da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004daa:	089b      	lsrs	r3, r3, #2
 8004dac:	3302      	adds	r3, #2
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d006      	beq.n	8004dce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	492c      	ldr	r1, [pc, #176]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	608b      	str	r3, [r1, #8]
 8004dcc:	e006      	b.n	8004ddc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004dce:	4b2a      	ldr	r3, [pc, #168]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	43db      	mvns	r3, r3
 8004dd6:	4928      	ldr	r1, [pc, #160]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004dd8:	4013      	ands	r3, r2
 8004dda:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d006      	beq.n	8004df6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004de8:	4b23      	ldr	r3, [pc, #140]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004dea:	68da      	ldr	r2, [r3, #12]
 8004dec:	4922      	ldr	r1, [pc, #136]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60cb      	str	r3, [r1, #12]
 8004df4:	e006      	b.n	8004e04 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004df6:	4b20      	ldr	r3, [pc, #128]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004df8:	68da      	ldr	r2, [r3, #12]
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	43db      	mvns	r3, r3
 8004dfe:	491e      	ldr	r1, [pc, #120]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004e00:	4013      	ands	r3, r2
 8004e02:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d006      	beq.n	8004e1e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004e10:	4b19      	ldr	r3, [pc, #100]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	4918      	ldr	r1, [pc, #96]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	604b      	str	r3, [r1, #4]
 8004e1c:	e006      	b.n	8004e2c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004e1e:	4b16      	ldr	r3, [pc, #88]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	43db      	mvns	r3, r3
 8004e26:	4914      	ldr	r1, [pc, #80]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004e28:	4013      	ands	r3, r2
 8004e2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d021      	beq.n	8004e7c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004e38:	4b0f      	ldr	r3, [pc, #60]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	490e      	ldr	r1, [pc, #56]	@ (8004e78 <HAL_GPIO_Init+0x2d0>)
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	600b      	str	r3, [r1, #0]
 8004e44:	e021      	b.n	8004e8a <HAL_GPIO_Init+0x2e2>
 8004e46:	bf00      	nop
 8004e48:	10320000 	.word	0x10320000
 8004e4c:	10310000 	.word	0x10310000
 8004e50:	10220000 	.word	0x10220000
 8004e54:	10210000 	.word	0x10210000
 8004e58:	10120000 	.word	0x10120000
 8004e5c:	10110000 	.word	0x10110000
 8004e60:	40021000 	.word	0x40021000
 8004e64:	40010000 	.word	0x40010000
 8004e68:	40010800 	.word	0x40010800
 8004e6c:	40010c00 	.word	0x40010c00
 8004e70:	40011000 	.word	0x40011000
 8004e74:	40011400 	.word	0x40011400
 8004e78:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004eac <HAL_GPIO_Init+0x304>)
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	43db      	mvns	r3, r3
 8004e84:	4909      	ldr	r1, [pc, #36]	@ (8004eac <HAL_GPIO_Init+0x304>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e96:	fa22 f303 	lsr.w	r3, r2, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f47f ae8e 	bne.w	8004bbc <HAL_GPIO_Init+0x14>
  }
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	372c      	adds	r7, #44	@ 0x2c
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr
 8004eac:	40010400 	.word	0x40010400

08004eb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	807b      	strh	r3, [r7, #2]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ec0:	787b      	ldrb	r3, [r7, #1]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d003      	beq.n	8004ece <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ec6:	887a      	ldrh	r2, [r7, #2]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004ecc:	e003      	b.n	8004ed6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004ece:	887b      	ldrh	r3, [r7, #2]
 8004ed0:	041a      	lsls	r2, r3, #16
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	611a      	str	r2, [r3, #16]
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bc80      	pop	{r7}
 8004ede:	4770      	bx	lr

08004ee0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ef2:	887a      	ldrh	r2, [r7, #2]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	041a      	lsls	r2, r3, #16
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	43d9      	mvns	r1, r3
 8004efe:	887b      	ldrh	r3, [r7, #2]
 8004f00:	400b      	ands	r3, r1
 8004f02:	431a      	orrs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	611a      	str	r2, [r3, #16]
}
 8004f08:	bf00      	nop
 8004f0a:	3714      	adds	r7, #20
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bc80      	pop	{r7}
 8004f10:	4770      	bx	lr
	...

08004f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e272      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f000 8087 	beq.w	8005042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f34:	4b92      	ldr	r3, [pc, #584]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f003 030c 	and.w	r3, r3, #12
 8004f3c:	2b04      	cmp	r3, #4
 8004f3e:	d00c      	beq.n	8004f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f40:	4b8f      	ldr	r3, [pc, #572]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f003 030c 	and.w	r3, r3, #12
 8004f48:	2b08      	cmp	r3, #8
 8004f4a:	d112      	bne.n	8004f72 <HAL_RCC_OscConfig+0x5e>
 8004f4c:	4b8c      	ldr	r3, [pc, #560]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f58:	d10b      	bne.n	8004f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5a:	4b89      	ldr	r3, [pc, #548]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d06c      	beq.n	8005040 <HAL_RCC_OscConfig+0x12c>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d168      	bne.n	8005040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e24c      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_OscConfig+0x76>
 8004f7c:	4b80      	ldr	r3, [pc, #512]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a7f      	ldr	r2, [pc, #508]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f86:	6013      	str	r3, [r2, #0]
 8004f88:	e02e      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10c      	bne.n	8004fac <HAL_RCC_OscConfig+0x98>
 8004f92:	4b7b      	ldr	r3, [pc, #492]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a7a      	ldr	r2, [pc, #488]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f9c:	6013      	str	r3, [r2, #0]
 8004f9e:	4b78      	ldr	r3, [pc, #480]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a77      	ldr	r2, [pc, #476]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fa8:	6013      	str	r3, [r2, #0]
 8004faa:	e01d      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fb4:	d10c      	bne.n	8004fd0 <HAL_RCC_OscConfig+0xbc>
 8004fb6:	4b72      	ldr	r3, [pc, #456]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a71      	ldr	r2, [pc, #452]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fc0:	6013      	str	r3, [r2, #0]
 8004fc2:	4b6f      	ldr	r3, [pc, #444]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a6e      	ldr	r2, [pc, #440]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fcc:	6013      	str	r3, [r2, #0]
 8004fce:	e00b      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004fd0:	4b6b      	ldr	r3, [pc, #428]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a6a      	ldr	r2, [pc, #424]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fda:	6013      	str	r3, [r2, #0]
 8004fdc:	4b68      	ldr	r3, [pc, #416]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a67      	ldr	r2, [pc, #412]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d013      	beq.n	8005018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff0:	f7ff fcc8 	bl	8004984 <HAL_GetTick>
 8004ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff6:	e008      	b.n	800500a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ff8:	f7ff fcc4 	bl	8004984 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b64      	cmp	r3, #100	@ 0x64
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e200      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500a:	4b5d      	ldr	r3, [pc, #372]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0f0      	beq.n	8004ff8 <HAL_RCC_OscConfig+0xe4>
 8005016:	e014      	b.n	8005042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005018:	f7ff fcb4 	bl	8004984 <HAL_GetTick>
 800501c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800501e:	e008      	b.n	8005032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005020:	f7ff fcb0 	bl	8004984 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b64      	cmp	r3, #100	@ 0x64
 800502c:	d901      	bls.n	8005032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e1ec      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005032:	4b53      	ldr	r3, [pc, #332]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1f0      	bne.n	8005020 <HAL_RCC_OscConfig+0x10c>
 800503e:	e000      	b.n	8005042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d063      	beq.n	8005116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800504e:	4b4c      	ldr	r3, [pc, #304]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f003 030c 	and.w	r3, r3, #12
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00b      	beq.n	8005072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800505a:	4b49      	ldr	r3, [pc, #292]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f003 030c 	and.w	r3, r3, #12
 8005062:	2b08      	cmp	r3, #8
 8005064:	d11c      	bne.n	80050a0 <HAL_RCC_OscConfig+0x18c>
 8005066:	4b46      	ldr	r3, [pc, #280]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d116      	bne.n	80050a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005072:	4b43      	ldr	r3, [pc, #268]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_RCC_OscConfig+0x176>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d001      	beq.n	800508a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e1c0      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800508a:	4b3d      	ldr	r3, [pc, #244]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	4939      	ldr	r1, [pc, #228]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 800509a:	4313      	orrs	r3, r2
 800509c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800509e:	e03a      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d020      	beq.n	80050ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050a8:	4b36      	ldr	r3, [pc, #216]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ae:	f7ff fc69 	bl	8004984 <HAL_GetTick>
 80050b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b6:	f7ff fc65 	bl	8004984 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e1a1      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050c8:	4b2d      	ldr	r3, [pc, #180]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d4:	4b2a      	ldr	r3, [pc, #168]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	00db      	lsls	r3, r3, #3
 80050e2:	4927      	ldr	r1, [pc, #156]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	600b      	str	r3, [r1, #0]
 80050e8:	e015      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ea:	4b26      	ldr	r3, [pc, #152]	@ (8005184 <HAL_RCC_OscConfig+0x270>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f0:	f7ff fc48 	bl	8004984 <HAL_GetTick>
 80050f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f8:	f7ff fc44 	bl	8004984 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e180      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510a:	4b1d      	ldr	r3, [pc, #116]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f0      	bne.n	80050f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d03a      	beq.n	8005198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d019      	beq.n	800515e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800512a:	4b17      	ldr	r3, [pc, #92]	@ (8005188 <HAL_RCC_OscConfig+0x274>)
 800512c:	2201      	movs	r2, #1
 800512e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005130:	f7ff fc28 	bl	8004984 <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005138:	f7ff fc24 	bl	8004984 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e160      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514a:	4b0d      	ldr	r3, [pc, #52]	@ (8005180 <HAL_RCC_OscConfig+0x26c>)
 800514c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d0f0      	beq.n	8005138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005156:	2001      	movs	r0, #1
 8005158:	f000 face 	bl	80056f8 <RCC_Delay>
 800515c:	e01c      	b.n	8005198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800515e:	4b0a      	ldr	r3, [pc, #40]	@ (8005188 <HAL_RCC_OscConfig+0x274>)
 8005160:	2200      	movs	r2, #0
 8005162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005164:	f7ff fc0e 	bl	8004984 <HAL_GetTick>
 8005168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800516a:	e00f      	b.n	800518c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800516c:	f7ff fc0a 	bl	8004984 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b02      	cmp	r3, #2
 8005178:	d908      	bls.n	800518c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e146      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
 800517e:	bf00      	nop
 8005180:	40021000 	.word	0x40021000
 8005184:	42420000 	.word	0x42420000
 8005188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800518c:	4b92      	ldr	r3, [pc, #584]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800518e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1e9      	bne.n	800516c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f000 80a6 	beq.w	80052f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051a6:	2300      	movs	r3, #0
 80051a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051aa:	4b8b      	ldr	r3, [pc, #556]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10d      	bne.n	80051d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b6:	4b88      	ldr	r3, [pc, #544]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	4a87      	ldr	r2, [pc, #540]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80051bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051c0:	61d3      	str	r3, [r2, #28]
 80051c2:	4b85      	ldr	r3, [pc, #532]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ca:	60bb      	str	r3, [r7, #8]
 80051cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ce:	2301      	movs	r3, #1
 80051d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d2:	4b82      	ldr	r3, [pc, #520]	@ (80053dc <HAL_RCC_OscConfig+0x4c8>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d118      	bne.n	8005210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051de:	4b7f      	ldr	r3, [pc, #508]	@ (80053dc <HAL_RCC_OscConfig+0x4c8>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a7e      	ldr	r2, [pc, #504]	@ (80053dc <HAL_RCC_OscConfig+0x4c8>)
 80051e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ea:	f7ff fbcb 	bl	8004984 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051f2:	f7ff fbc7 	bl	8004984 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b64      	cmp	r3, #100	@ 0x64
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e103      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005204:	4b75      	ldr	r3, [pc, #468]	@ (80053dc <HAL_RCC_OscConfig+0x4c8>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d106      	bne.n	8005226 <HAL_RCC_OscConfig+0x312>
 8005218:	4b6f      	ldr	r3, [pc, #444]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	4a6e      	ldr	r2, [pc, #440]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800521e:	f043 0301 	orr.w	r3, r3, #1
 8005222:	6213      	str	r3, [r2, #32]
 8005224:	e02d      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10c      	bne.n	8005248 <HAL_RCC_OscConfig+0x334>
 800522e:	4b6a      	ldr	r3, [pc, #424]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	4a69      	ldr	r2, [pc, #420]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005234:	f023 0301 	bic.w	r3, r3, #1
 8005238:	6213      	str	r3, [r2, #32]
 800523a:	4b67      	ldr	r3, [pc, #412]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	4a66      	ldr	r2, [pc, #408]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005240:	f023 0304 	bic.w	r3, r3, #4
 8005244:	6213      	str	r3, [r2, #32]
 8005246:	e01c      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	2b05      	cmp	r3, #5
 800524e:	d10c      	bne.n	800526a <HAL_RCC_OscConfig+0x356>
 8005250:	4b61      	ldr	r3, [pc, #388]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	4a60      	ldr	r2, [pc, #384]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005256:	f043 0304 	orr.w	r3, r3, #4
 800525a:	6213      	str	r3, [r2, #32]
 800525c:	4b5e      	ldr	r3, [pc, #376]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	4a5d      	ldr	r2, [pc, #372]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005262:	f043 0301 	orr.w	r3, r3, #1
 8005266:	6213      	str	r3, [r2, #32]
 8005268:	e00b      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 800526a:	4b5b      	ldr	r3, [pc, #364]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	4a5a      	ldr	r2, [pc, #360]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005270:	f023 0301 	bic.w	r3, r3, #1
 8005274:	6213      	str	r3, [r2, #32]
 8005276:	4b58      	ldr	r3, [pc, #352]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	4a57      	ldr	r2, [pc, #348]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800527c:	f023 0304 	bic.w	r3, r3, #4
 8005280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d015      	beq.n	80052b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800528a:	f7ff fb7b 	bl	8004984 <HAL_GetTick>
 800528e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005290:	e00a      	b.n	80052a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005292:	f7ff fb77 	bl	8004984 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e0b1      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a8:	4b4b      	ldr	r3, [pc, #300]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0ee      	beq.n	8005292 <HAL_RCC_OscConfig+0x37e>
 80052b4:	e014      	b.n	80052e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b6:	f7ff fb65 	bl	8004984 <HAL_GetTick>
 80052ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052bc:	e00a      	b.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052be:	f7ff fb61 	bl	8004984 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e09b      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d4:	4b40      	ldr	r3, [pc, #256]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1ee      	bne.n	80052be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052e0:	7dfb      	ldrb	r3, [r7, #23]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e6:	4b3c      	ldr	r3, [pc, #240]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	4a3b      	ldr	r2, [pc, #236]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80052ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f000 8087 	beq.w	800540a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052fc:	4b36      	ldr	r3, [pc, #216]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f003 030c 	and.w	r3, r3, #12
 8005304:	2b08      	cmp	r3, #8
 8005306:	d061      	beq.n	80053cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69db      	ldr	r3, [r3, #28]
 800530c:	2b02      	cmp	r3, #2
 800530e:	d146      	bne.n	800539e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005310:	4b33      	ldr	r3, [pc, #204]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005316:	f7ff fb35 	bl	8004984 <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800531e:	f7ff fb31 	bl	8004984 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e06d      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005330:	4b29      	ldr	r3, [pc, #164]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f0      	bne.n	800531e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005344:	d108      	bne.n	8005358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005346:	4b24      	ldr	r3, [pc, #144]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	4921      	ldr	r1, [pc, #132]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005354:	4313      	orrs	r3, r2
 8005356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005358:	4b1f      	ldr	r3, [pc, #124]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a19      	ldr	r1, [r3, #32]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	430b      	orrs	r3, r1
 800536a:	491b      	ldr	r1, [pc, #108]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 800536c:	4313      	orrs	r3, r2
 800536e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005370:	4b1b      	ldr	r3, [pc, #108]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005372:	2201      	movs	r2, #1
 8005374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005376:	f7ff fb05 	bl	8004984 <HAL_GetTick>
 800537a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800537c:	e008      	b.n	8005390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800537e:	f7ff fb01 	bl	8004984 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b02      	cmp	r3, #2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e03d      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005390:	4b11      	ldr	r3, [pc, #68]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d0f0      	beq.n	800537e <HAL_RCC_OscConfig+0x46a>
 800539c:	e035      	b.n	800540a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800539e:	4b10      	ldr	r3, [pc, #64]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a4:	f7ff faee 	bl	8004984 <HAL_GetTick>
 80053a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053aa:	e008      	b.n	80053be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ac:	f7ff faea 	bl	8004984 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e026      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053be:	4b06      	ldr	r3, [pc, #24]	@ (80053d8 <HAL_RCC_OscConfig+0x4c4>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1f0      	bne.n	80053ac <HAL_RCC_OscConfig+0x498>
 80053ca:	e01e      	b.n	800540a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d107      	bne.n	80053e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e019      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
 80053d8:	40021000 	.word	0x40021000
 80053dc:	40007000 	.word	0x40007000
 80053e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005414 <HAL_RCC_OscConfig+0x500>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d106      	bne.n	8005406 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005402:	429a      	cmp	r2, r3
 8005404:	d001      	beq.n	800540a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e000      	b.n	800540c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3718      	adds	r7, #24
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40021000 	.word	0x40021000

08005418 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e0d0      	b.n	80055ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800542c:	4b6a      	ldr	r3, [pc, #424]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0307 	and.w	r3, r3, #7
 8005434:	683a      	ldr	r2, [r7, #0]
 8005436:	429a      	cmp	r2, r3
 8005438:	d910      	bls.n	800545c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800543a:	4b67      	ldr	r3, [pc, #412]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f023 0207 	bic.w	r2, r3, #7
 8005442:	4965      	ldr	r1, [pc, #404]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	4313      	orrs	r3, r2
 8005448:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800544a:	4b63      	ldr	r3, [pc, #396]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	429a      	cmp	r2, r3
 8005456:	d001      	beq.n	800545c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e0b8      	b.n	80055ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0302 	and.w	r3, r3, #2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d020      	beq.n	80054aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0304 	and.w	r3, r3, #4
 8005470:	2b00      	cmp	r3, #0
 8005472:	d005      	beq.n	8005480 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005474:	4b59      	ldr	r3, [pc, #356]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	4a58      	ldr	r2, [pc, #352]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 800547a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800547e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	2b00      	cmp	r3, #0
 800548a:	d005      	beq.n	8005498 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800548c:	4b53      	ldr	r3, [pc, #332]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	4a52      	ldr	r2, [pc, #328]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 8005492:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005496:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005498:	4b50      	ldr	r3, [pc, #320]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	494d      	ldr	r1, [pc, #308]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d040      	beq.n	8005538 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d107      	bne.n	80054ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054be:	4b47      	ldr	r3, [pc, #284]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d115      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e07f      	b.n	80055ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d107      	bne.n	80054e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054d6:	4b41      	ldr	r3, [pc, #260]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d109      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e073      	b.n	80055ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054e6:	4b3d      	ldr	r3, [pc, #244]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e06b      	b.n	80055ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054f6:	4b39      	ldr	r3, [pc, #228]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f023 0203 	bic.w	r2, r3, #3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	4936      	ldr	r1, [pc, #216]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 8005504:	4313      	orrs	r3, r2
 8005506:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005508:	f7ff fa3c 	bl	8004984 <HAL_GetTick>
 800550c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800550e:	e00a      	b.n	8005526 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005510:	f7ff fa38 	bl	8004984 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800551e:	4293      	cmp	r3, r2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e053      	b.n	80055ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005526:	4b2d      	ldr	r3, [pc, #180]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f003 020c 	and.w	r2, r3, #12
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	429a      	cmp	r2, r3
 8005536:	d1eb      	bne.n	8005510 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005538:	4b27      	ldr	r3, [pc, #156]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	429a      	cmp	r2, r3
 8005544:	d210      	bcs.n	8005568 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005546:	4b24      	ldr	r3, [pc, #144]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f023 0207 	bic.w	r2, r3, #7
 800554e:	4922      	ldr	r1, [pc, #136]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	4313      	orrs	r3, r2
 8005554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005556:	4b20      	ldr	r3, [pc, #128]	@ (80055d8 <HAL_RCC_ClockConfig+0x1c0>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e032      	b.n	80055ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b00      	cmp	r3, #0
 8005572:	d008      	beq.n	8005586 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005574:	4b19      	ldr	r3, [pc, #100]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	4916      	ldr	r1, [pc, #88]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 8005582:	4313      	orrs	r3, r2
 8005584:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0308 	and.w	r3, r3, #8
 800558e:	2b00      	cmp	r3, #0
 8005590:	d009      	beq.n	80055a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005592:	4b12      	ldr	r3, [pc, #72]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	00db      	lsls	r3, r3, #3
 80055a0:	490e      	ldr	r1, [pc, #56]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055a6:	f000 f821 	bl	80055ec <HAL_RCC_GetSysClockFreq>
 80055aa:	4602      	mov	r2, r0
 80055ac:	4b0b      	ldr	r3, [pc, #44]	@ (80055dc <HAL_RCC_ClockConfig+0x1c4>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	091b      	lsrs	r3, r3, #4
 80055b2:	f003 030f 	and.w	r3, r3, #15
 80055b6:	490a      	ldr	r1, [pc, #40]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c8>)
 80055b8:	5ccb      	ldrb	r3, [r1, r3]
 80055ba:	fa22 f303 	lsr.w	r3, r2, r3
 80055be:	4a09      	ldr	r2, [pc, #36]	@ (80055e4 <HAL_RCC_ClockConfig+0x1cc>)
 80055c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80055c2:	4b09      	ldr	r3, [pc, #36]	@ (80055e8 <HAL_RCC_ClockConfig+0x1d0>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7ff f99a 	bl	8004900 <HAL_InitTick>

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	40022000 	.word	0x40022000
 80055dc:	40021000 	.word	0x40021000
 80055e0:	08005960 	.word	0x08005960
 80055e4:	20000000 	.word	0x20000000
 80055e8:	20000004 	.word	0x20000004

080055ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b087      	sub	sp, #28
 80055f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055f2:	2300      	movs	r3, #0
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	2300      	movs	r3, #0
 80055f8:	60bb      	str	r3, [r7, #8]
 80055fa:	2300      	movs	r3, #0
 80055fc:	617b      	str	r3, [r7, #20]
 80055fe:	2300      	movs	r3, #0
 8005600:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005602:	2300      	movs	r3, #0
 8005604:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005606:	4b1e      	ldr	r3, [pc, #120]	@ (8005680 <HAL_RCC_GetSysClockFreq+0x94>)
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f003 030c 	and.w	r3, r3, #12
 8005612:	2b04      	cmp	r3, #4
 8005614:	d002      	beq.n	800561c <HAL_RCC_GetSysClockFreq+0x30>
 8005616:	2b08      	cmp	r3, #8
 8005618:	d003      	beq.n	8005622 <HAL_RCC_GetSysClockFreq+0x36>
 800561a:	e027      	b.n	800566c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800561c:	4b19      	ldr	r3, [pc, #100]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x98>)
 800561e:	613b      	str	r3, [r7, #16]
      break;
 8005620:	e027      	b.n	8005672 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	0c9b      	lsrs	r3, r3, #18
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	4a17      	ldr	r2, [pc, #92]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x9c>)
 800562c:	5cd3      	ldrb	r3, [r2, r3]
 800562e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d010      	beq.n	800565c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800563a:	4b11      	ldr	r3, [pc, #68]	@ (8005680 <HAL_RCC_GetSysClockFreq+0x94>)
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	0c5b      	lsrs	r3, r3, #17
 8005640:	f003 0301 	and.w	r3, r3, #1
 8005644:	4a11      	ldr	r2, [pc, #68]	@ (800568c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005646:	5cd3      	ldrb	r3, [r2, r3]
 8005648:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a0d      	ldr	r2, [pc, #52]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x98>)
 800564e:	fb03 f202 	mul.w	r2, r3, r2
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	fbb2 f3f3 	udiv	r3, r2, r3
 8005658:	617b      	str	r3, [r7, #20]
 800565a:	e004      	b.n	8005666 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a0c      	ldr	r2, [pc, #48]	@ (8005690 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005660:	fb02 f303 	mul.w	r3, r2, r3
 8005664:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	613b      	str	r3, [r7, #16]
      break;
 800566a:	e002      	b.n	8005672 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800566c:	4b05      	ldr	r3, [pc, #20]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x98>)
 800566e:	613b      	str	r3, [r7, #16]
      break;
 8005670:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005672:	693b      	ldr	r3, [r7, #16]
}
 8005674:	4618      	mov	r0, r3
 8005676:	371c      	adds	r7, #28
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	40021000 	.word	0x40021000
 8005684:	007a1200 	.word	0x007a1200
 8005688:	08005978 	.word	0x08005978
 800568c:	08005988 	.word	0x08005988
 8005690:	003d0900 	.word	0x003d0900

08005694 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005698:	4b02      	ldr	r3, [pc, #8]	@ (80056a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800569a:	681b      	ldr	r3, [r3, #0]
}
 800569c:	4618      	mov	r0, r3
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr
 80056a4:	20000000 	.word	0x20000000

080056a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056ac:	f7ff fff2 	bl	8005694 <HAL_RCC_GetHCLKFreq>
 80056b0:	4602      	mov	r2, r0
 80056b2:	4b05      	ldr	r3, [pc, #20]	@ (80056c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	0a1b      	lsrs	r3, r3, #8
 80056b8:	f003 0307 	and.w	r3, r3, #7
 80056bc:	4903      	ldr	r1, [pc, #12]	@ (80056cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80056be:	5ccb      	ldrb	r3, [r1, r3]
 80056c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	40021000 	.word	0x40021000
 80056cc:	08005970 	.word	0x08005970

080056d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056d4:	f7ff ffde 	bl	8005694 <HAL_RCC_GetHCLKFreq>
 80056d8:	4602      	mov	r2, r0
 80056da:	4b05      	ldr	r3, [pc, #20]	@ (80056f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	0adb      	lsrs	r3, r3, #11
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	4903      	ldr	r1, [pc, #12]	@ (80056f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056e6:	5ccb      	ldrb	r3, [r1, r3]
 80056e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	40021000 	.word	0x40021000
 80056f4:	08005970 	.word	0x08005970

080056f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005700:	4b0a      	ldr	r3, [pc, #40]	@ (800572c <RCC_Delay+0x34>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a0a      	ldr	r2, [pc, #40]	@ (8005730 <RCC_Delay+0x38>)
 8005706:	fba2 2303 	umull	r2, r3, r2, r3
 800570a:	0a5b      	lsrs	r3, r3, #9
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	fb02 f303 	mul.w	r3, r2, r3
 8005712:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005714:	bf00      	nop
  }
  while (Delay --);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	1e5a      	subs	r2, r3, #1
 800571a:	60fa      	str	r2, [r7, #12]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1f9      	bne.n	8005714 <RCC_Delay+0x1c>
}
 8005720:	bf00      	nop
 8005722:	bf00      	nop
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	bc80      	pop	{r7}
 800572a:	4770      	bx	lr
 800572c:	20000000 	.word	0x20000000
 8005730:	10624dd3 	.word	0x10624dd3

08005734 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e042      	b.n	80057cc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7ff f80e 	bl	800477c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2224      	movs	r2, #36	@ 0x24
 8005764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68da      	ldr	r2, [r3, #12]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005776:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f82b 	bl	80057d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	691a      	ldr	r2, [r3, #16]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800578c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695a      	ldr	r2, [r3, #20]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800579c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2220      	movs	r2, #32
 80057c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057ca:	2300      	movs	r3, #0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689a      	ldr	r2, [r3, #8]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	431a      	orrs	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	4313      	orrs	r3, r2
 8005802:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800580e:	f023 030c 	bic.w	r3, r3, #12
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	6812      	ldr	r2, [r2, #0]
 8005816:	68b9      	ldr	r1, [r7, #8]
 8005818:	430b      	orrs	r3, r1
 800581a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	699a      	ldr	r2, [r3, #24]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	430a      	orrs	r2, r1
 8005830:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a2c      	ldr	r2, [pc, #176]	@ (80058e8 <UART_SetConfig+0x114>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d103      	bne.n	8005844 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800583c:	f7ff ff48 	bl	80056d0 <HAL_RCC_GetPCLK2Freq>
 8005840:	60f8      	str	r0, [r7, #12]
 8005842:	e002      	b.n	800584a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005844:	f7ff ff30 	bl	80056a8 <HAL_RCC_GetPCLK1Freq>
 8005848:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	4613      	mov	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	009a      	lsls	r2, r3, #2
 8005854:	441a      	add	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005860:	4a22      	ldr	r2, [pc, #136]	@ (80058ec <UART_SetConfig+0x118>)
 8005862:	fba2 2303 	umull	r2, r3, r2, r3
 8005866:	095b      	lsrs	r3, r3, #5
 8005868:	0119      	lsls	r1, r3, #4
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4613      	mov	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	009a      	lsls	r2, r3, #2
 8005874:	441a      	add	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005880:	4b1a      	ldr	r3, [pc, #104]	@ (80058ec <UART_SetConfig+0x118>)
 8005882:	fba3 0302 	umull	r0, r3, r3, r2
 8005886:	095b      	lsrs	r3, r3, #5
 8005888:	2064      	movs	r0, #100	@ 0x64
 800588a:	fb00 f303 	mul.w	r3, r0, r3
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	011b      	lsls	r3, r3, #4
 8005892:	3332      	adds	r3, #50	@ 0x32
 8005894:	4a15      	ldr	r2, [pc, #84]	@ (80058ec <UART_SetConfig+0x118>)
 8005896:	fba2 2303 	umull	r2, r3, r2, r3
 800589a:	095b      	lsrs	r3, r3, #5
 800589c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058a0:	4419      	add	r1, r3
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	4613      	mov	r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	4413      	add	r3, r2
 80058aa:	009a      	lsls	r2, r3, #2
 80058ac:	441a      	add	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80058b8:	4b0c      	ldr	r3, [pc, #48]	@ (80058ec <UART_SetConfig+0x118>)
 80058ba:	fba3 0302 	umull	r0, r3, r3, r2
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	2064      	movs	r0, #100	@ 0x64
 80058c2:	fb00 f303 	mul.w	r3, r0, r3
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	011b      	lsls	r3, r3, #4
 80058ca:	3332      	adds	r3, #50	@ 0x32
 80058cc:	4a07      	ldr	r2, [pc, #28]	@ (80058ec <UART_SetConfig+0x118>)
 80058ce:	fba2 2303 	umull	r2, r3, r2, r3
 80058d2:	095b      	lsrs	r3, r3, #5
 80058d4:	f003 020f 	and.w	r2, r3, #15
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	440a      	add	r2, r1
 80058de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80058e0:	bf00      	nop
 80058e2:	3710      	adds	r7, #16
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	40013800 	.word	0x40013800
 80058ec:	51eb851f 	.word	0x51eb851f

080058f0 <memset>:
 80058f0:	4603      	mov	r3, r0
 80058f2:	4402      	add	r2, r0
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d100      	bne.n	80058fa <memset+0xa>
 80058f8:	4770      	bx	lr
 80058fa:	f803 1b01 	strb.w	r1, [r3], #1
 80058fe:	e7f9      	b.n	80058f4 <memset+0x4>

08005900 <__libc_init_array>:
 8005900:	b570      	push	{r4, r5, r6, lr}
 8005902:	2600      	movs	r6, #0
 8005904:	4d0c      	ldr	r5, [pc, #48]	@ (8005938 <__libc_init_array+0x38>)
 8005906:	4c0d      	ldr	r4, [pc, #52]	@ (800593c <__libc_init_array+0x3c>)
 8005908:	1b64      	subs	r4, r4, r5
 800590a:	10a4      	asrs	r4, r4, #2
 800590c:	42a6      	cmp	r6, r4
 800590e:	d109      	bne.n	8005924 <__libc_init_array+0x24>
 8005910:	f000 f81a 	bl	8005948 <_init>
 8005914:	2600      	movs	r6, #0
 8005916:	4d0a      	ldr	r5, [pc, #40]	@ (8005940 <__libc_init_array+0x40>)
 8005918:	4c0a      	ldr	r4, [pc, #40]	@ (8005944 <__libc_init_array+0x44>)
 800591a:	1b64      	subs	r4, r4, r5
 800591c:	10a4      	asrs	r4, r4, #2
 800591e:	42a6      	cmp	r6, r4
 8005920:	d105      	bne.n	800592e <__libc_init_array+0x2e>
 8005922:	bd70      	pop	{r4, r5, r6, pc}
 8005924:	f855 3b04 	ldr.w	r3, [r5], #4
 8005928:	4798      	blx	r3
 800592a:	3601      	adds	r6, #1
 800592c:	e7ee      	b.n	800590c <__libc_init_array+0xc>
 800592e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005932:	4798      	blx	r3
 8005934:	3601      	adds	r6, #1
 8005936:	e7f2      	b.n	800591e <__libc_init_array+0x1e>
 8005938:	0800598c 	.word	0x0800598c
 800593c:	0800598c 	.word	0x0800598c
 8005940:	0800598c 	.word	0x0800598c
 8005944:	08005990 	.word	0x08005990

08005948 <_init>:
 8005948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594a:	bf00      	nop
 800594c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800594e:	bc08      	pop	{r3}
 8005950:	469e      	mov	lr, r3
 8005952:	4770      	bx	lr

08005954 <_fini>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	bf00      	nop
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr
