###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       161527   # Number of WRITE/WRITEP commands
num_reads_done                 =       755311   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       567209   # Number of read row buffer hits
num_read_cmds                  =       755315   # Number of READ/READP commands
num_writes_done                =       161543   # Number of read requests issued
num_write_row_hits             =       117916   # Number of write row buffer hits
num_act_cmds                   =       232770   # Number of ACT commands
num_pre_cmds                   =       232742   # Number of PRE commands
num_ondemand_pres              =       209739   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9388232   # Cyles of rank active rank.0
rank_active_cycles.1           =      9151781   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       611768   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       848219   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       862576   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13487   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10183   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2480   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          897   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1221   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1508   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1081   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1513   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2678   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19248   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          211   # Write cmd latency (cycles)
write_latency[40-59]           =          252   # Write cmd latency (cycles)
write_latency[60-79]           =          414   # Write cmd latency (cycles)
write_latency[80-99]           =          960   # Write cmd latency (cycles)
write_latency[100-119]         =         1795   # Write cmd latency (cycles)
write_latency[120-139]         =         3296   # Write cmd latency (cycles)
write_latency[140-159]         =         4827   # Write cmd latency (cycles)
write_latency[160-179]         =         6295   # Write cmd latency (cycles)
write_latency[180-199]         =         7057   # Write cmd latency (cycles)
write_latency[200-]            =       136401   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       271437   # Read request latency (cycles)
read_latency[40-59]            =        85655   # Read request latency (cycles)
read_latency[60-79]            =       112075   # Read request latency (cycles)
read_latency[80-99]            =        52431   # Read request latency (cycles)
read_latency[100-119]          =        38291   # Read request latency (cycles)
read_latency[120-139]          =        30334   # Read request latency (cycles)
read_latency[140-159]          =        19611   # Read request latency (cycles)
read_latency[160-179]          =        15052   # Read request latency (cycles)
read_latency[180-199]          =        12344   # Read request latency (cycles)
read_latency[200-]             =       118081   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.06343e+08   # Write energy
read_energy                    =  3.04543e+09   # Read energy
act_energy                     =  6.36859e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.93649e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.07145e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85826e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71071e+09   # Active standby energy rank.1
average_read_latency           =      127.013   # Average read request latency (cycles)
average_interarrival           =      10.9066   # Average request interarrival latency (cycles)
total_energy                   =   1.7463e+10   # Total energy (pJ)
average_power                  =       1746.3   # Average power (mW)
average_bandwidth              =      7.82382   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       165686   # Number of WRITE/WRITEP commands
num_reads_done                 =       823451   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       619854   # Number of read row buffer hits
num_read_cmds                  =       823448   # Number of READ/READP commands
num_writes_done                =       165693   # Number of read requests issued
num_write_row_hits             =       119729   # Number of write row buffer hits
num_act_cmds                   =       250798   # Number of ACT commands
num_pre_cmds                   =       250771   # Number of PRE commands
num_ondemand_pres              =       227014   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9269084   # Cyles of rank active rank.0
rank_active_cycles.1           =      9248325   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       730916   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       751675   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       937157   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11422   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10146   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2364   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          888   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1249   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1418   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1156   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1484   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2702   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19163   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          117   # Write cmd latency (cycles)
write_latency[40-59]           =          145   # Write cmd latency (cycles)
write_latency[60-79]           =          266   # Write cmd latency (cycles)
write_latency[80-99]           =          577   # Write cmd latency (cycles)
write_latency[100-119]         =         1188   # Write cmd latency (cycles)
write_latency[120-139]         =         2182   # Write cmd latency (cycles)
write_latency[140-159]         =         3393   # Write cmd latency (cycles)
write_latency[160-179]         =         4421   # Write cmd latency (cycles)
write_latency[180-199]         =         5383   # Write cmd latency (cycles)
write_latency[200-]            =       148002   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       271584   # Read request latency (cycles)
read_latency[40-59]            =        89645   # Read request latency (cycles)
read_latency[60-79]            =       110565   # Read request latency (cycles)
read_latency[80-99]            =        56833   # Read request latency (cycles)
read_latency[100-119]          =        42872   # Read request latency (cycles)
read_latency[120-139]          =        34658   # Read request latency (cycles)
read_latency[140-159]          =        24348   # Read request latency (cycles)
read_latency[160-179]          =        19410   # Read request latency (cycles)
read_latency[180-199]          =        16033   # Read request latency (cycles)
read_latency[200-]             =       157500   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.27105e+08   # Write energy
read_energy                    =  3.32014e+09   # Read energy
act_energy                     =  6.86183e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.5084e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.60804e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78391e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77095e+09   # Active standby energy rank.1
average_read_latency           =      149.532   # Average read request latency (cycles)
average_interarrival           =      10.1097   # Average request interarrival latency (cycles)
total_energy                   =  1.78046e+10   # Total energy (pJ)
average_power                  =      1780.46   # Average power (mW)
average_bandwidth              =       8.4407   # Average bandwidth
