# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do IO_driver_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/0\ Nalith\ Drive/FYP/FPGA/IO_driver_rev3 {C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:56 on Jan 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3" C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v 
# -- Compiling module IO_driver
# 
# Top level modules:
# 	IO_driver
# End time: 00:14:56 on Jan 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/0\ Nalith\ Drive/FYP/FPGA/IO_driver_rev3 {C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:57 on Jan 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3" C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v 
# -- Compiling module fifo_2clk
# 
# Top level modules:
# 	fifo_2clk
# End time: 00:14:57 on Jan 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/0\ Nalith\ Drive/FYP/FPGA/IO_driver_rev3 {C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:57 on Jan 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3" C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/fifo_1clk.v 
# -- Compiling module fifo_1clk
# 
# Top level modules:
# 	fifo_1clk
# End time: 00:14:57 on Jan 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/0\ Nalith\ Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim {C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:57 on Jan 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim" C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:14:57 on Jan 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 00:14:57 on Jan 17,2021
# Loading work.tb
# Loading work.IO_driver
# Loading work.fifo_2clk
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# Loading work.fifo_1clk
# Loading altera_mf_ver.scfifo
# ** Warning: (vsim-3017) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v(420): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1 File: C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v
# ** Warning: (vsim-3722) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v(420): [TFMPC] - Missing connection for port 'clock_probe'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_mosi_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v(278): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_miso_fifo File: C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v
# ** Warning: (vsim-3722) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v(278): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_miso_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nalith  Hostname: DESKTOP-MJ8OCHS  ProcessID: 3960
#           Attempting to use alternate WLF file "./wlft57eqbx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft57eqbx
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ps
restart
# ** Warning: (vsim-3017) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v(420): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1 File: C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v
# ** Warning: (vsim-3722) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v(420): [TFMPC] - Missing connection for port 'clock_probe'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_mosi_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v(278): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_miso_fifo File: C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v
# ** Warning: (vsim-3722) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v(278): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_miso_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position 1  sim:/tb/fpga1/clk1
restart
# ** Warning: (vsim-3017) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v(420): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1 File: C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v
# ** Warning: (vsim-3722) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/simulation/modelsim/tb.v(420): [TFMPC] - Missing connection for port 'clock_probe'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_mosi_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v(278): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_miso_fifo File: C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/fifo_2clk.v
# ** Warning: (vsim-3722) C:/0 Nalith Drive/FYP/FPGA/IO_driver_rev3/IO_driver.v(278): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/fpga1/spi_miso_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
