

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Thu Nov  2 17:54:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  148167666|  148192146|  1.482 sec|  1.482 sec|  148167666|  148192146|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302  |conv2_Pipeline_LOAD_INPUT_BH_L  |    48971|    48971|  0.490 ms|  0.490 ms|   48971|   48971|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312   |conv2_Pipeline_LOAD_WEIGHTS_L   |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_321      |conv2_Pipeline_OUT_ROW_COL      |   195850|   195850|  1.958 ms|  1.958 ms|  195850|  195850|       no|
        |grp_conv2_Pipeline_RELU_fu_331             |conv2_Pipeline_RELU             |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_5_fu_339                |conv2_Pipeline_5                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU7_fu_349            |conv2_Pipeline_RELU7            |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_7_fu_357                |conv2_Pipeline_7                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_367               |conv2_Pipeline_BW               |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW8_fu_375              |conv2_Pipeline_BW8              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW9_fu_382              |conv2_Pipeline_BW9              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  148167665|  148192145|  1743149 ~ 1743437|          -|          -|    85|        no|
        | + TILE_OUT  |    1694168|    1694456|    211771 ~ 211807|          -|          -|     8|        no|
        |  ++ EXPORT  |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH    |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    617|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    1264|   2193|    -|
|Memory           |        9|    -|      64|  24480|    0|
|Multiplexer      |        -|    -|       -|   1083|    -|
|Register         |        -|    -|     610|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    2|    1938|  28373|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|       1|     40|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_conv2_Pipeline_5_fu_339                |conv2_Pipeline_5                |        0|   0|   46|   98|    0|
    |grp_conv2_Pipeline_7_fu_357                |conv2_Pipeline_7                |        0|   0|   46|   98|    0|
    |grp_conv2_Pipeline_BW_fu_367               |conv2_Pipeline_BW               |        0|   0|   10|   76|    0|
    |grp_conv2_Pipeline_BW8_fu_375              |conv2_Pipeline_BW8              |        0|   0|   10|   76|    0|
    |grp_conv2_Pipeline_BW9_fu_382              |conv2_Pipeline_BW9              |        0|   0|   10|   76|    0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302  |conv2_Pipeline_LOAD_INPUT_BH_L  |        0|   1|  372|  570|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312   |conv2_Pipeline_LOAD_WEIGHTS_L   |        0|   0|   57|  151|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_321      |conv2_Pipeline_OUT_ROW_COL      |        0|   0|  397|  568|    0|
    |grp_conv2_Pipeline_RELU_fu_331             |conv2_Pipeline_RELU             |        0|   0|  158|  237|    0|
    |grp_conv2_Pipeline_RELU7_fu_349            |conv2_Pipeline_RELU7            |        0|   0|  158|  237|    0|
    |mul_5ns_19ns_23_1_1_U1866                  |mul_5ns_19ns_23_1_1             |        0|   1|    0|    6|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                |        0|   2| 1264| 2193|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+--------------------------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |        Memory       |                   Module                   | BRAM_18K| FF |  LUT  | URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |input_fm_buffer_1_U  |conv2_input_fm_buffer_1_RAM_2P_LUTRAM_1R1W  |        0|  64|  24480|    0|  48960|   32|     1|      1566720|
    |output_fm_buffer_U   |conv2_output_fm_buffer_RAM_AUTO_1R1W        |        8|   0|      0|    0|   3060|   32|     1|        97920|
    |weight_buffer_U      |conv2_weight_buffer_RAM_AUTO_1R1W           |        1|   0|      0|    0|    256|   32|     1|         8192|
    +---------------------+--------------------------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |Total                |                                            |        9|  64|  24480|    0|  52276|   96|     3|      1672832|
    +---------------------+--------------------------------------------+---------+----+-------+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_489_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln105_fu_767_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln108_1_fu_604_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln108_2_fu_643_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln108_3_fu_668_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln108_4_fu_707_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln108_fu_523_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln111_1_fu_725_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln111_fu_568_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln32_fu_469_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln36_1_fu_463_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_801_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln58_1_fu_783_p2    |         +|   0|  0|  19|          12|          10|
    |add_ln58_fu_795_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln63_1_fu_814_p2    |         +|   0|  0|  19|          12|           9|
    |add_ln63_fu_807_p2      |         +|   0|  0|  19|          12|           8|
    |empty_107_fu_499_p2     |         +|   0|  0|  12|           5|           5|
    |sub_ln108_1_fu_697_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln108_fu_633_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln111_1_fu_589_p2   |         -|   0|  0|  19|          12|          12|
    |sub_ln111_2_fu_746_p2   |         -|   0|  0|  19|          12|          12|
    |sub_ln111_fu_544_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln76_fu_447_p2      |         -|   0|  0|  26|          19|          19|
    |ap_block_state25        |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_483_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln105_1_fu_753_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln105_fu_558_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln32_fu_417_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln36_fu_457_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln58_fu_789_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln108_fu_658_p2      |        or|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 617|         407|         376|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  177|         40|    1|         40|
    |bh_reg_267                 |    9|          2|    3|          6|
    |bout_1_reg_255             |    9|          2|    3|          6|
    |grp_fu_1002_ce             |   14|          3|    1|          3|
    |grp_fu_1002_opcode         |   14|          3|    5|         15|
    |grp_fu_1002_p0             |   14|          3|   32|         96|
    |grp_fu_1002_p1             |   14|          3|   32|         96|
    |grp_fu_994_ce              |   20|          4|    1|          4|
    |grp_fu_994_p0              |   20|          4|   32|        128|
    |grp_fu_994_p1              |   20|          4|   32|        128|
    |grp_fu_998_ce              |    9|          2|    1|          2|
    |h_fu_174                   |    9|          2|    8|         16|
    |i3_blk_n_AW                |    9|          2|    1|          2|
    |i3_blk_n_B                 |    9|          2|    1|          2|
    |indvar_reg_232             |    9|          2|    4|          8|
    |input_fm_buffer_1_ce0      |    9|          2|    1|          2|
    |input_fm_buffer_1_ce1      |    9|          2|    1|          2|
    |input_fm_buffer_1_we1      |    9|          2|    1|          2|
    |m_axi_i2_ARVALID           |    9|          2|    1|          2|
    |m_axi_i2_RREADY            |    9|          2|    1|          2|
    |m_axi_i3_AWADDR            |   26|          5|   64|        320|
    |m_axi_i3_AWBURST           |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE           |   14|          3|    4|         12|
    |m_axi_i3_AWID              |   14|          3|    1|          3|
    |m_axi_i3_AWLEN             |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK            |   14|          3|    2|          6|
    |m_axi_i3_AWPROT            |   14|          3|    3|          9|
    |m_axi_i3_AWQOS             |   14|          3|    4|         12|
    |m_axi_i3_AWREGION          |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE            |   14|          3|    3|          9|
    |m_axi_i3_AWUSER            |   14|          3|    1|          3|
    |m_axi_i3_AWVALID           |   20|          4|    1|          4|
    |m_axi_i3_BREADY            |   20|          4|    1|          4|
    |m_axi_i3_WDATA             |   14|          3|   32|         96|
    |m_axi_i3_WID               |   14|          3|    1|          3|
    |m_axi_i3_WLAST             |   14|          3|    1|          3|
    |m_axi_i3_WSTRB             |   14|          3|    4|         12|
    |m_axi_i3_WUSER             |   14|          3|    1|          3|
    |m_axi_i3_WVALID            |   14|          3|    1|          3|
    |m_axi_w2_ARADDR            |   14|          3|   64|        192|
    |m_axi_w2_ARBURST           |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE           |    9|          2|    4|          8|
    |m_axi_w2_ARID              |    9|          2|    1|          2|
    |m_axi_w2_ARLEN             |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK            |    9|          2|    2|          4|
    |m_axi_w2_ARPROT            |    9|          2|    3|          6|
    |m_axi_w2_ARQOS             |    9|          2|    4|          8|
    |m_axi_w2_ARREGION          |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE            |    9|          2|    3|          6|
    |m_axi_w2_ARUSER            |    9|          2|    1|          2|
    |m_axi_w2_ARVALID           |   14|          3|    1|          3|
    |m_axi_w2_RREADY            |    9|          2|    1|          2|
    |o_1_reg_279                |    9|          2|    3|          6|
    |out_reg_243                |    9|          2|    6|         12|
    |output_fm_buffer_address0  |   49|          9|   12|        108|
    |output_fm_buffer_ce0       |   49|          9|    1|          9|
    |output_fm_buffer_ce1       |    9|          2|    1|          2|
    |output_fm_buffer_d0        |   37|          7|   32|        224|
    |output_fm_buffer_we0       |   37|          7|    1|          7|
    |phi_mul_reg_290            |    9|          2|   12|         24|
    |w2_blk_n_AR                |    9|          2|    1|          2|
    |weight_buffer_address0     |   14|          3|    8|         24|
    |weight_buffer_ce0          |   14|          3|    1|          3|
    |weight_buffer_we0          |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 1083|        229|  525|       1974|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln104_reg_881                                       |   3|   0|    3|          0|
    |add_ln105_reg_956                                       |   3|   0|    3|          0|
    |add_ln108_4_reg_931                                     |  64|   0|   64|          0|
    |add_ln108_reg_891                                       |  64|   0|   64|          0|
    |add_ln36_1_reg_868                                      |   4|   0|    4|          0|
    |add_ln58_1_reg_966                                      |  12|   0|   12|          0|
    |add_ln58_reg_974                                        |   3|   0|    3|          0|
    |add_ln63_1_reg_989                                      |  12|   0|   12|          0|
    |add_ln63_reg_984                                        |  12|   0|   12|          0|
    |ap_CS_fsm                                               |  39|   0|   39|          0|
    |bh_reg_267                                              |   3|   0|    3|          0|
    |bout_1_reg_255                                          |   3|   0|    3|          0|
    |empty_108_reg_903                                       |  32|   0|   32|          0|
    |grp_conv2_Pipeline_5_fu_339_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_7_fu_357_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW8_fu_375_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW9_fu_382_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_367_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_321_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU7_fu_349_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_331_ap_start_reg             |   1|   0|    1|          0|
    |h_fu_174                                                |   8|   0|    8|          0|
    |icmp_ln105_reg_909                                      |   1|   0|    1|          0|
    |indvar_reg_232                                          |   4|   0|    4|          0|
    |o_1_reg_279                                             |   3|   0|    3|          0|
    |or_ln108_reg_925                                        |   1|   0|    2|          1|
    |out_reg_243                                             |   6|   0|    6|          0|
    |phi_mul_reg_290                                         |  12|   0|   12|          0|
    |sext_ln104_reg_897                                      |   7|   0|    7|          0|
    |sub_ln111_1_reg_913                                     |  12|   0|   12|          0|
    |sub_ln111_2_reg_941                                     |  12|   0|   12|          0|
    |sub_ln76_reg_854                                        |  17|   0|   19|          2|
    |trunc_ln100_reg_873                                     |   5|   0|    5|          0|
    |trunc_ln118_1_reg_950                                   |  62|   0|   62|          0|
    |trunc_ln1_reg_919                                       |  62|   0|   62|          0|
    |trunc_ln_reg_838                                        |  62|   0|   62|          0|
    |w2_addr_reg_843                                         |  64|   0|   64|          0|
    |zext_ln101_reg_859                                      |   8|   0|    9|          1|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 610|   0|  614|          4|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_908_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_908_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_908_p_opcode    |  out|    5|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_908_p_dout0     |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_908_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_892_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_892_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_892_p_opcode    |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_892_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_892_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_900_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_900_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_900_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_900_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID           |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA         |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM      |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER         |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights          |   in|   64|     ap_none|  conv2_weights|        scalar|
|conv2_biases_address0  |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0       |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0        |   in|   32|   ap_memory|   conv2_biases|         array|
|m_axi_i3_AWVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID           |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA         |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM      |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER         |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 34 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 15 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 17 
34 --> 35 11 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 40 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_3, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_1, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_27, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_34, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer_1, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 45 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 46 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 47 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 51 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 54 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_4, i8 255" [src/conv2.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end58" [src/conv2.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_4, i10 0" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i18 %shl_ln" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 58 'zext' 'zext_ln76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_4, i2 0" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 59 'bitconcatenate' 'shl_ln76_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i10 %shl_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 60 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.87ns)   --->   "%sub_ln76 = sub i19 %zext_ln76, i19 %zext_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 61 'sub' 'sub_ln76' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln76, i32 %input_fm_buffer_1" [src/conv2.cpp:36]   --->   Operation 62 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [src/conv2.cpp:54]   --->   Operation 63 'ret' 'ret_ln54' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln76, i32 %input_fm_buffer_1" [src/conv2.cpp:36]   --->   Operation 64 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %h_4" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 72 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv2.cpp:32]   --->   Operation 74 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 76 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 77 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 78 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 79 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 80 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc53" [src/conv2.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 82 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_4, i8 3" [src/conv2.cpp:32]   --->   Operation 83 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 84 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 85 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 86 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %input_fm_buffer_1, i32 %output_fm_buffer"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i6 %out" [src/conv2.cpp:100->src/conv2.cpp:51]   --->   Operation 88 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv2.cpp:36]   --->   Operation 90 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %input_fm_buffer_1, i32 %output_fm_buffer"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln104 = br void %BH.i23" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 92 'br' 'br_ln104' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%bout_1 = phi i3 %add_ln104, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 93 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.67ns)   --->   "%icmp_ln104 = icmp_eq  i3 %bout_1, i3 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 94 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.67ns)   --->   "%add_ln104 = add i3 %bout_1, i3 1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 95 'add' 'add_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %BH.i23.split, void %BW.i.i.preheader" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 96 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i3 %bout_1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 97 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.78ns)   --->   "%empty_107 = add i5 %zext_ln104, i5 %trunc_ln100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 98 'add' 'empty_107' <Predicate = (!icmp_ln104)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast14 = zext i5 %empty_107" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 99 'zext' 'p_cast14' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty_107" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 100 'zext' 'p_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %p_cast14" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 101 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 102 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 102 'load' 'conv2_biases_load' <Predicate = (!icmp_ln104)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 103 [1/1] (2.49ns)   --->   "%mul_ln108 = mul i23 %p_cast, i23 260100" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 103 'mul' 'mul_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i23 %mul_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 104 'zext' 'zext_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %zext_ln108, i64 %output_ftmap_read" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 105 'add' 'add_ln108' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 106 'br' 'br_ln58' <Predicate = (icmp_ln104)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %bout_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 107 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout_1, i2 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 108 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i5 %tmp_s" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 109 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.78ns)   --->   "%sub_ln111 = sub i6 %zext_ln111_3, i6 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 110 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i6 %sub_ln111" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 111 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 113 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 114 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%empty_108 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 115 'bitcast' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 116 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 17 <SV = 16> <Delay = 3.63>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln105, void %for.body8.1.i.preheader, i3 0, void %BH.i23.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 117 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.67ns)   --->   "%icmp_ln105 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 118 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 119 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i3 %bh" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 120 'zext' 'zext_ln111_4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln111 = add i7 %sext_ln104, i7 %zext_ln111_4" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 121 'add' 'add_ln111' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i7 %add_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 122 'sext' 'sext_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i7 %add_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 123 'trunc' 'trunc_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln111, i8 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 124 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.80ns)   --->   "%sub_ln111_1 = sub i12 %p_shl4, i12 %sext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 125 'sub' 'sub_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 126 'trunc' 'trunc_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 127 'zext' 'zext_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 128 [2/2] (2.04ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i12 %sub_ln111_1, i32 %empty_108, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 128 'call' 'call_ln111' <Predicate = (icmp_ln105)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 129 [1/1] (0.76ns)   --->   "%add_ln108_1 = add i9 %zext_ln105, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 129 'add' 'add_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_1, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 130 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i19 %shl_ln2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 131 'zext' 'zext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln108_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_1, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 132 'bitconcatenate' 'shl_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i11 %shl_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 133 'zext' 'zext_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.88ns)   --->   "%sub_ln108 = sub i20 %zext_ln108_1, i20 %zext_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 134 'sub' 'sub_ln108' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i20 %sub_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 135 'sext' 'sext_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (1.08ns)   --->   "%add_ln108_2 = add i64 %sext_ln108, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 136 'add' 'add_ln108_2' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_2, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 137 'partselect' 'trunc_ln1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln108 = or i2 %trunc_ln105, i2 1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 138 'or' 'or_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i2 %or_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 139 'zext' 'zext_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln108_3 = add i9 %zext_ln108_3, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 140 'add' 'add_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln108_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_3, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 141 'bitconcatenate' 'shl_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i19 %shl_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 142 'zext' 'zext_ln108_4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln108_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_3, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 143 'bitconcatenate' 'shl_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln108_5 = zext i11 %shl_ln108_3" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 144 'zext' 'zext_ln108_5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.88ns)   --->   "%sub_ln108_1 = sub i20 %zext_ln108_4, i20 %zext_ln108_5" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 145 'sub' 'sub_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i20 %sub_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 146 'sext' 'sext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (1.08ns)   --->   "%add_ln108_4 = add i64 %sext_ln108_1, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 147 'add' 'add_ln108_4' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i12 %sub_ln111_1, i32 %empty_108, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 148 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 149 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln118" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 150 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (7.30ns)   --->   "%empty_109 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 151 'writereq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.04>
ST_19 : Operation 152 [2/2] (2.04ns)   --->   "%call_ln118 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln1, i12 %sub_ln111_1, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 152 'call' 'call_ln118' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln1, i12 %sub_ln111_1, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 153 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 154 [5/5] (7.30ns)   --->   "%empty_110 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 154 'writeresp' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 155 [4/5] (7.30ns)   --->   "%empty_110 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 155 'writeresp' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 156 [3/5] (7.30ns)   --->   "%empty_110 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 156 'writeresp' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 157 [2/5] (7.30ns)   --->   "%empty_110 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 157 'writeresp' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 159 'specloopname' 'specloopname_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 160 [1/5] (7.30ns)   --->   "%empty_110 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 160 'writeresp' 'empty_110' <Predicate = (icmp_ln105)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i2 %or_ln108" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 161 'zext' 'zext_ln111_5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i7 %sext_ln104, i7 %zext_ln111_5" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 162 'add' 'add_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i7 %add_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 163 'sext' 'sext_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = trunc i7 %add_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 164 'trunc' 'trunc_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln111_1, i8 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 165 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.80ns)   --->   "%sub_ln111_2 = sub i12 %p_shl5, i12 %sext_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 166 'sub' 'sub_ln111_2' <Predicate = (icmp_ln105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.54ns)   --->   "%icmp_ln105_1 = icmp_eq  i2 %or_ln108, i2 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 167 'icmp' 'icmp_ln105_1' <Predicate = (icmp_ln105)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 168 'br' 'br_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 169 [2/2] (2.04ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU7, i12 %sub_ln111_2, i32 %empty_108, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 169 'call' 'call_ln111' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_4, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 170 'partselect' 'trunc_ln118_1' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.67ns)   --->   "%add_ln105 = add i3 %bh, i3 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 171 'add' 'add_ln105' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln104 = br void %BH.i23" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 172 'br' 'br_ln104' <Predicate = (icmp_ln105_1) | (!icmp_ln105)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU7, i12 %sub_ln111_2, i32 %empty_108, i32 %output_fm_buffer" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 173 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i62 %trunc_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 174 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%i3_addr_2 = getelementptr i32 %i3, i64 %sext_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 175 'getelementptr' 'i3_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (7.30ns)   --->   "%empty_111 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr_2, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 176 'writereq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.04>
ST_27 : Operation 177 [2/2] (2.04ns)   --->   "%call_ln118 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln118_1, i12 %sub_ln111_2, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 177 'call' 'call_ln118' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln118_1, i12 %sub_ln111_2, i32 %output_fm_buffer" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 178 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 179 [5/5] (7.30ns)   --->   "%empty_112 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 179 'writeresp' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 180 [4/5] (7.30ns)   --->   "%empty_112 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 180 'writeresp' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 181 [3/5] (7.30ns)   --->   "%empty_112 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 181 'writeresp' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 182 [2/5] (7.30ns)   --->   "%empty_112 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 182 'writeresp' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 183 [1/5] (7.30ns)   --->   "%empty_112 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 183 'writeresp' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 184 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 34 <SV = 15> <Delay = 2.71>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln58, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 185 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln58_1, void %BW.i.i.split, i12 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 186 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.80ns)   --->   "%add_ln58_1 = add i12 %phi_mul, i12 765" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 187 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 188 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 188 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [1/1] (0.67ns)   --->   "%add_ln58 = add i3 %o_1, i3 1" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 189 'add' 'add_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 190 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 191 [2/2] (2.04ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i12 %phi_mul, i32 %output_fm_buffer" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 191 'call' 'call_ln58' <Predicate = (!icmp_ln58)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 192 'add' 'add_ln36' <Predicate = (icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 193 'br' 'br_ln36' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i12 %phi_mul, i32 %output_fm_buffer" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 194 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 2.85>
ST_36 : Operation 195 [1/1] (0.80ns)   --->   "%add_ln63 = add i12 %phi_mul, i12 255" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 195 'add' 'add_ln63' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 196 [2/2] (2.04ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW8, i12 %add_ln63, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 196 'call' 'call_ln63' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 18> <Delay = 0.00>
ST_37 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW8, i12 %add_ln63, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 197 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 19> <Delay = 2.85>
ST_38 : Operation 198 [1/1] (0.80ns)   --->   "%add_ln63_1 = add i12 %phi_mul, i12 510" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 198 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 199 [2/2] (2.04ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW9, i12 %add_ln63_1, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 199 'call' 'call_ln63' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 20> <Delay = 0.00>
ST_39 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 201 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW9, i12 %add_ln63_1, i32 %output_fm_buffer" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 202 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 203 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                       (alloca           ) [ 0111111111111111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21        (specmemcore      ) [ 0000000000000000000000000000000000000000]
output_ftmap_read       (read             ) [ 0011111111111111111111111111111111111111]
conv2_weights_read      (read             ) [ 0000000000000000000000000000000000000000]
input_ftmap_read        (read             ) [ 0011111111111111111111111111111111111111]
trunc_ln                (partselect       ) [ 0011111111111111111111111111111111111111]
sext_ln36               (sext             ) [ 0000000000000000000000000000000000000000]
w2_addr                 (getelementptr    ) [ 0011111111111111111111111111111111111111]
store_ln32              (store            ) [ 0000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
h_4                     (load             ) [ 0001111111111111111111111111111111111111]
icmp_ln32               (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln76               (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln76_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln76_1             (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln76                (sub              ) [ 0001000000000000000000000000000000000000]
ret_ln54                (ret              ) [ 0000000000000000000000000000000000000000]
call_ln36               (call             ) [ 0000000000000000000000000000000000000000]
zext_ln101              (zext             ) [ 0000000000011111111111111111111111111111]
speclooptripcount_ln32  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln32       (specloopname     ) [ 0000000000000000000000000000000000000000]
empty                   (readreq          ) [ 0000000000000000000000000000000000000000]
br_ln36                 (br               ) [ 0011111111111111111111111111111111111111]
indvar                  (phi              ) [ 0000000000010000000000000000000000000000]
out                     (phi              ) [ 0000000000011111111111111111111111111111]
icmp_ln36               (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln36_1              (add              ) [ 0011111111111111111111111111111111111111]
br_ln36                 (br               ) [ 0000000000000000000000000000000000000000]
add_ln32                (add              ) [ 0000000000000000000000000000000000000000]
store_ln32              (store            ) [ 0000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
call_ln36               (call             ) [ 0000000000000000000000000000000000000000]
trunc_ln100             (trunc            ) [ 0000000000000001111111111111111111000000]
speclooptripcount_ln36  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln36       (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln0                (call             ) [ 0000000000000000000000000000000000000000]
br_ln104                (br               ) [ 0011111111111111111111111111111111111111]
bout_1                  (phi              ) [ 0000000000000001100000000000000000000000]
icmp_ln104              (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln104               (add              ) [ 0011111111111111111111111111111111111111]
br_ln104                (br               ) [ 0000000000000000000000000000000000000000]
zext_ln104              (zext             ) [ 0000000000000000000000000000000000000000]
empty_107               (add              ) [ 0000000000000000000000000000000000000000]
p_cast14                (zext             ) [ 0000000000000000000000000000000000000000]
p_cast                  (zext             ) [ 0000000000000000000000000000000000000000]
conv2_biases_addr       (getelementptr    ) [ 0000000000000000100000000000000000000000]
mul_ln108               (mul              ) [ 0000000000000000000000000000000000000000]
zext_ln108              (zext             ) [ 0000000000000000000000000000000000000000]
add_ln108               (add              ) [ 0000000000000000111111111111111111000000]
br_ln58                 (br               ) [ 0011111111111111111111111111111111111111]
zext_ln111              (zext             ) [ 0000000000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln111_3            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln111               (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln104              (sext             ) [ 0000000000000000011111111111111111000000]
speclooptripcount_ln104 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln104      (specloopname     ) [ 0000000000000000000000000000000000000000]
conv2_biases_load       (load             ) [ 0000000000000000000000000000000000000000]
empty_108               (bitcast          ) [ 0000000000000000011111111111111111000000]
br_ln105                (br               ) [ 0011111111111111111111111111111111111111]
bh                      (phi              ) [ 0000000000000000011111111100000000000000]
icmp_ln105              (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln105                (br               ) [ 0000000000000000000000000000000000000000]
zext_ln111_4            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln111               (add              ) [ 0000000000000000000000000000000000000000]
sext_ln111              (sext             ) [ 0000000000000000000000000000000000000000]
trunc_ln111             (trunc            ) [ 0000000000000000000000000000000000000000]
p_shl4                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln111_1             (sub              ) [ 0000000000000000001110000000000000000000]
trunc_ln105             (trunc            ) [ 0000000000000000000000000000000000000000]
zext_ln105              (zext             ) [ 0000000000000000000000000000000000000000]
add_ln108_1             (add              ) [ 0000000000000000000000000000000000000000]
shl_ln2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln108_1            (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln108_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln108_2            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln108               (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln108              (sext             ) [ 0000000000000000000000000000000000000000]
add_ln108_2             (add              ) [ 0000000000000000000000000000000000000000]
trunc_ln1               (partselect       ) [ 0000000000000000001110000000000000000000]
or_ln108                (or               ) [ 0000000000000000001111111100000000000000]
zext_ln108_3            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln108_3             (add              ) [ 0000000000000000000000000000000000000000]
shl_ln108_2             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln108_4            (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln108_3             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln108_5            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln108_1             (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln108_1            (sext             ) [ 0000000000000000000000000000000000000000]
add_ln108_4             (add              ) [ 0000000000000000001111111100000000000000]
call_ln111              (call             ) [ 0000000000000000000000000000000000000000]
sext_ln118              (sext             ) [ 0000000000000000000000000000000000000000]
i3_addr                 (getelementptr    ) [ 0011111111111111110111111111111111111111]
empty_109               (writereq         ) [ 0000000000000000000000000000000000000000]
call_ln118              (call             ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln105 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln105      (specloopname     ) [ 0000000000000000000000000000000000000000]
empty_110               (writeresp        ) [ 0000000000000000000000000000000000000000]
zext_ln111_5            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln111_1             (add              ) [ 0000000000000000000000000000000000000000]
sext_ln111_1            (sext             ) [ 0000000000000000000000000000000000000000]
trunc_ln111_1           (trunc            ) [ 0000000000000000000000000000000000000000]
p_shl5                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln111_2             (sub              ) [ 0000000000000000000000000011100000000000]
icmp_ln105_1            (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln105                (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln118_1           (partselect       ) [ 0000000000000000000000000011100000000000]
add_ln105               (add              ) [ 0011111111111111110000000011111111111111]
br_ln104                (br               ) [ 0011111111111111111111111111111111111111]
call_ln111              (call             ) [ 0000000000000000000000000000000000000000]
sext_ln118_1            (sext             ) [ 0000000000000000000000000000000000000000]
i3_addr_2               (getelementptr    ) [ 0000000000000000000000000001111111000000]
empty_111               (writereq         ) [ 0000000000000000000000000000000000000000]
call_ln118              (call             ) [ 0000000000000000000000000000000000000000]
empty_112               (writeresp        ) [ 0000000000000000000000000000000000000000]
br_ln105                (br               ) [ 0011111111111111111111111111111111111111]
o_1                     (phi              ) [ 0000000000000000000000000000000000100000]
phi_mul                 (phi              ) [ 0000000000000000000000000000000000111110]
add_ln58_1              (add              ) [ 0011111111111111111111111111111111111111]
icmp_ln58               (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln58                (add              ) [ 0011111111111111111111111111111111111111]
br_ln58                 (br               ) [ 0000000000000000000000000000000000000000]
add_ln36                (add              ) [ 0011111111111111111111111111111111111111]
br_ln36                 (br               ) [ 0011111111111111111111111111111111111111]
call_ln58               (call             ) [ 0000000000000000000000000000000000000000]
add_ln63                (add              ) [ 0000000000000000000000000000000000000100]
call_ln63               (call             ) [ 0000000000000000000000000000000000000000]
add_ln63_1              (add              ) [ 0000000000000000000000000000000000000001]
speclooptripcount_ln58  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln58       (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln63               (call             ) [ 0000000000000000000000000000000000000000]
br_ln58                 (br               ) [ 0011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_INPUT_BH_L"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU7"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW8"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW9"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="h_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_ftmap_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv2_weights_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_ftmap_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2"/>
<pin id="199" dir="0" index="2" bw="13" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_writeresp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_109/18 empty_110/21 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_writeresp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="9" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_111/26 empty_112/29 "/>
</bind>
</comp>

<comp id="219" class="1004" name="conv2_biases_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/15 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="243" class="1005" name="out_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="out_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="255" class="1005" name="bout_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="1"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout_1 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="bout_1_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout_1/15 "/>
</bind>
</comp>

<comp id="267" class="1005" name="bh_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="bh_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/17 "/>
</bind>
</comp>

<comp id="279" class="1005" name="o_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="o_1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/34 "/>
</bind>
</comp>

<comp id="290" class="1005" name="phi_mul_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="phi_mul_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/34 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="64" slack="1"/>
<pin id="306" dir="0" index="3" bw="19" slack="0"/>
<pin id="307" dir="0" index="4" bw="32" slack="0"/>
<pin id="308" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="62" slack="10"/>
<pin id="316" dir="0" index="3" bw="32" slack="0"/>
<pin id="317" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/11 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_conv2_Pipeline_OUT_ROW_COL_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="0" index="3" bw="32" slack="0"/>
<pin id="326" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_conv2_Pipeline_RELU_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="0" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="1"/>
<pin id="335" dir="0" index="3" bw="32" slack="0"/>
<pin id="336" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/17 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_conv2_Pipeline_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="62" slack="2"/>
<pin id="343" dir="0" index="3" bw="12" slack="2"/>
<pin id="344" dir="0" index="4" bw="32" slack="0"/>
<pin id="345" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/19 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_conv2_Pipeline_RELU7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="0" index="2" bw="32" slack="9"/>
<pin id="353" dir="0" index="3" bw="32" slack="0"/>
<pin id="354" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/25 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_conv2_Pipeline_7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="62" slack="2"/>
<pin id="361" dir="0" index="3" bw="12" slack="2"/>
<pin id="362" dir="0" index="4" bw="32" slack="0"/>
<pin id="363" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/27 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_conv2_Pipeline_BW_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/34 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_conv2_Pipeline_BW8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/36 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_conv2_Pipeline_BW9_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/38 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="62" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="0" index="2" bw="3" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln36_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="62" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="w2_addr_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln32_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="h_4_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="1"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_4/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln32_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="shl_ln_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="18" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln76_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="0"/>
<pin id="433" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="shl_ln76_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln76_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sub_ln76_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="18" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln101_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="456" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln36_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln36_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln32_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln32_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="10"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln100_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="3"/>
<pin id="481" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln104_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="0" index="1" bw="3" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/15 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln104_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/15 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln104_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/15 "/>
</bind>
</comp>

<comp id="499" class="1004" name="empty_107_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="1"/>
<pin id="502" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_107/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_cast14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast14/15 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/15 "/>
</bind>
</comp>

<comp id="513" class="1004" name="mul_ln108_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="19" slack="0"/>
<pin id="516" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108/15 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln108_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="23" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/15 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln108_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="23" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="14"/>
<pin id="526" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/15 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln111_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/16 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="1"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln111_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_3/16 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln111_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/16 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln104_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/16 "/>
</bind>
</comp>

<comp id="554" class="1004" name="empty_108_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_108/16 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln105_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="0" index="1" bw="3" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/17 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln111_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_4/17 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln111_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="0" index="1" bw="3" slack="0"/>
<pin id="571" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/17 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln111_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/17 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln111_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="0"/>
<pin id="579" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/17 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_shl4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="0"/>
<pin id="583" dir="0" index="1" bw="4" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/17 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln111_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="0" index="1" bw="7" slack="0"/>
<pin id="592" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111_1/17 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln105_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/17 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln105_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/17 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln108_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="7"/>
<pin id="607" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/17 "/>
</bind>
</comp>

<comp id="609" class="1004" name="shl_ln2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="19" slack="0"/>
<pin id="611" dir="0" index="1" bw="9" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/17 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln108_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="19" slack="0"/>
<pin id="619" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_1/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="shl_ln108_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="0" index="1" bw="9" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_1/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln108_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="0"/>
<pin id="631" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_2/17 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sub_ln108_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="19" slack="0"/>
<pin id="635" dir="0" index="1" bw="11" slack="0"/>
<pin id="636" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108/17 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln108_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="20" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/17 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln108_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="20" slack="0"/>
<pin id="645" dir="0" index="1" bw="64" slack="2"/>
<pin id="646" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_2/17 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="62" slack="0"/>
<pin id="650" dir="0" index="1" bw="64" slack="0"/>
<pin id="651" dir="0" index="2" bw="3" slack="0"/>
<pin id="652" dir="0" index="3" bw="7" slack="0"/>
<pin id="653" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln108_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/17 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln108_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="0"/>
<pin id="666" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_3/17 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln108_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="7"/>
<pin id="671" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_3/17 "/>
</bind>
</comp>

<comp id="673" class="1004" name="shl_ln108_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="19" slack="0"/>
<pin id="675" dir="0" index="1" bw="9" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_2/17 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln108_4_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="19" slack="0"/>
<pin id="683" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_4/17 "/>
</bind>
</comp>

<comp id="685" class="1004" name="shl_ln108_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="9" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_3/17 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln108_5_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_5/17 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sub_ln108_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="19" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="0"/>
<pin id="700" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108_1/17 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln108_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="20" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_1/17 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln108_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="20" slack="0"/>
<pin id="709" dir="0" index="1" bw="64" slack="2"/>
<pin id="710" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_4/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln118_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="62" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/18 "/>
</bind>
</comp>

<comp id="715" class="1004" name="i3_addr_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="0" index="1" bw="64" slack="0"/>
<pin id="718" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/18 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln111_5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="8"/>
<pin id="724" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_5/25 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln111_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="9"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/25 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln111_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_1/25 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln111_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_1/25 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_shl5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="0"/>
<pin id="740" dir="0" index="1" bw="4" slack="0"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/25 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sub_ln111_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="0" index="1" bw="7" slack="0"/>
<pin id="749" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111_2/25 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln105_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="8"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_1/25 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln118_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="62" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="8"/>
<pin id="761" dir="0" index="2" bw="3" slack="0"/>
<pin id="762" dir="0" index="3" bw="7" slack="0"/>
<pin id="763" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln118_1/25 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln105_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="8"/>
<pin id="769" dir="0" index="1" bw="3" slack="0"/>
<pin id="770" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/25 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln118_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="62" slack="1"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1/26 "/>
</bind>
</comp>

<comp id="776" class="1004" name="i3_addr_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="0" index="1" bw="64" slack="0"/>
<pin id="779" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_2/26 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln58_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="12" slack="0"/>
<pin id="785" dir="0" index="1" bw="11" slack="0"/>
<pin id="786" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/34 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln58_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="0"/>
<pin id="791" dir="0" index="1" bw="3" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/34 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln58_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/34 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln36_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="5"/>
<pin id="803" dir="0" index="1" bw="4" slack="0"/>
<pin id="804" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/34 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln63_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="2"/>
<pin id="809" dir="0" index="1" bw="9" slack="0"/>
<pin id="810" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/36 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln63_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="4"/>
<pin id="816" dir="0" index="1" bw="10" slack="0"/>
<pin id="817" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/38 "/>
</bind>
</comp>

<comp id="821" class="1005" name="h_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="828" class="1005" name="output_ftmap_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="14"/>
<pin id="830" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="input_ftmap_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="trunc_ln_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="62" slack="10"/>
<pin id="840" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="843" class="1005" name="w2_addr_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="2"/>
<pin id="845" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="sub_ln76_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="19" slack="1"/>
<pin id="856" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln76 "/>
</bind>
</comp>

<comp id="859" class="1005" name="zext_ln101_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="9" slack="7"/>
<pin id="861" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="868" class="1005" name="add_ln36_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="0"/>
<pin id="870" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="trunc_ln100_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="1"/>
<pin id="875" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="881" class="1005" name="add_ln104_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="0"/>
<pin id="883" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="886" class="1005" name="conv2_biases_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="1"/>
<pin id="888" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="add_ln108_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="2"/>
<pin id="893" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="897" class="1005" name="sext_ln104_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="1"/>
<pin id="899" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="903" class="1005" name="empty_108_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_108 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln105_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="8"/>
<pin id="911" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="913" class="1005" name="sub_ln111_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="12" slack="1"/>
<pin id="915" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln111_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="trunc_ln1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="62" slack="1"/>
<pin id="921" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="or_ln108_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="8"/>
<pin id="927" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="or_ln108 "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln108_4_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="8"/>
<pin id="933" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln108_4 "/>
</bind>
</comp>

<comp id="936" class="1005" name="i3_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="3"/>
<pin id="938" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="sub_ln111_2_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="12" slack="1"/>
<pin id="943" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln111_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="trunc_ln118_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="62" slack="1"/>
<pin id="952" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln118_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="add_ln105_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="1"/>
<pin id="958" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="961" class="1005" name="i3_addr_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="3"/>
<pin id="963" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="add_ln58_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="12" slack="0"/>
<pin id="968" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58_1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="add_ln58_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="0"/>
<pin id="976" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="979" class="1005" name="add_ln36_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="1"/>
<pin id="981" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln63_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="1"/>
<pin id="986" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="989" class="1005" name="add_ln63_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="12" slack="1"/>
<pin id="991" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="994" class="1004" name="grp_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="996" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="997" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="grp_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1000" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1001" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="grp_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1004" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1005" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/7 tmp_7/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="80" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="136" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="138" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="142" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="216"><net_src comp="136" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="138" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="142" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="114" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="92" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="108" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="108" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="108" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="156" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="318"><net_src comp="98" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="102" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="128" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="346"><net_src comp="140" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="339" pin=4"/></net>

<net id="355"><net_src comp="150" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="364"><net_src comp="154" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="10" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="357" pin=4"/></net>

<net id="372"><net_src comp="160" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="294" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="166" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="170" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="184" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="389" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="4" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="414" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="72" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="414" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="74" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="431" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="447" pin="2"/><net_sink comp="302" pin=3"/></net>

<net id="461"><net_src comp="236" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="94" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="236" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="96" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="100" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="243" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="259" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="110" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="259" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="112" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="259" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="116" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="255" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="118" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="255" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="74" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="528" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="226" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="271" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="124" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="271" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="126" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="64" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="573" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="589" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="599"><net_src comp="271" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="271" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="130" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="70" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="132" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="604" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="74" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="617" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="58" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="643" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="60" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="62" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="662"><net_src comp="596" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="134" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="130" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="70" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="132" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="668" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="74" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="681" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="719"><net_src comp="10" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="715" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="725" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="126" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="734" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="64" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="738" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="730" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="752"><net_src comp="746" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="757"><net_src comp="148" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="58" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="60" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="766"><net_src comp="62" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="267" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="152" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="780"><net_src comp="10" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="776" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="787"><net_src comp="294" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="158" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="283" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="110" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="283" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="112" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="243" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="162" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="290" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="164" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="807" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="818"><net_src comp="290" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="168" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="814" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="824"><net_src comp="174" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="831"><net_src comp="178" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="836"><net_src comp="190" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="841"><net_src comp="389" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="846"><net_src comp="403" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="857"><net_src comp="447" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="302" pin=3"/></net>

<net id="862"><net_src comp="454" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="871"><net_src comp="463" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="876"><net_src comp="479" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="884"><net_src comp="489" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="889"><net_src comp="219" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="894"><net_src comp="523" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="900"><net_src comp="550" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="906"><net_src comp="554" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="912"><net_src comp="558" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="589" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="922"><net_src comp="648" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="928"><net_src comp="658" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="934"><net_src comp="707" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="939"><net_src comp="715" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="944"><net_src comp="746" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="357" pin=3"/></net>

<net id="953"><net_src comp="758" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="959"><net_src comp="767" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="964"><net_src comp="776" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="969"><net_src comp="783" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="977"><net_src comp="795" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="982"><net_src comp="801" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="987"><net_src comp="807" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="992"><net_src comp="814" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="382" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {}
	Port: w2 | {}
	Port: conv2_biases | {}
	Port: i3 | {18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
	Port: input_fm_buffer_1 | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: output_fm_buffer | {13 14 17 18 25 26 34 35 36 37 38 39 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : conv2_biases | {15 16 }
	Port: conv2 : i3 | {}
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : input_fm_buffer_1 | {13 14 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : output_fm_buffer | {13 14 17 18 19 20 25 26 27 28 }
  - Chain level:
	State 1
		sext_ln36 : 1
		w2_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		shl_ln : 1
		zext_ln76 : 2
		shl_ln76_1 : 1
		zext_ln76_1 : 2
		sub_ln76 : 3
		call_ln36 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln36 : 1
		add_ln36_1 : 1
		br_ln36 : 2
		store_ln32 : 1
	State 12
	State 13
	State 14
	State 15
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		zext_ln104 : 1
		empty_107 : 2
		p_cast14 : 3
		p_cast : 3
		conv2_biases_addr : 4
		conv2_biases_load : 5
		mul_ln108 : 4
		zext_ln108 : 5
		add_ln108 : 6
	State 16
		zext_ln111_3 : 1
		sub_ln111 : 2
		sext_ln104 : 3
		empty_108 : 1
	State 17
		icmp_ln105 : 1
		br_ln105 : 2
		zext_ln111_4 : 1
		add_ln111 : 2
		sext_ln111 : 3
		trunc_ln111 : 3
		p_shl4 : 4
		sub_ln111_1 : 5
		trunc_ln105 : 1
		zext_ln105 : 1
		call_ln111 : 6
		add_ln108_1 : 2
		shl_ln2 : 3
		zext_ln108_1 : 4
		shl_ln108_1 : 3
		zext_ln108_2 : 4
		sub_ln108 : 5
		sext_ln108 : 6
		add_ln108_2 : 7
		trunc_ln1 : 8
		or_ln108 : 2
		zext_ln108_3 : 2
		add_ln108_3 : 3
		shl_ln108_2 : 4
		zext_ln108_4 : 5
		shl_ln108_3 : 4
		zext_ln108_5 : 5
		sub_ln108_1 : 6
		sext_ln108_1 : 7
		add_ln108_4 : 8
	State 18
		i3_addr : 1
		empty_109 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		add_ln111_1 : 1
		sext_ln111_1 : 2
		trunc_ln111_1 : 2
		p_shl5 : 3
		sub_ln111_2 : 4
		br_ln105 : 1
		call_ln111 : 5
	State 26
		i3_addr_2 : 1
		empty_111 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		add_ln58_1 : 1
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		call_ln58 : 1
	State 35
	State 36
		call_ln63 : 1
	State 37
	State 38
		call_ln63 : 1
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          | grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302 |    1    |  0.427  |   350   |   386   |
|          |  grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312 |    0    |    0    |   116   |    80   |
|          |   grp_conv2_Pipeline_OUT_ROW_COL_fu_321   |    5    |  1.708  |   661   |   793   |
|          |       grp_conv2_Pipeline_RELU_fu_331      |    2    |  0.427  |   344   |   353   |
|   call   |        grp_conv2_Pipeline_5_fu_339        |    0    |  0.427  |   149   |    58   |
|          |      grp_conv2_Pipeline_RELU7_fu_349      |    2    |  0.427  |   344   |   353   |
|          |        grp_conv2_Pipeline_7_fu_357        |    0    |  0.427  |   149   |    58   |
|          |        grp_conv2_Pipeline_BW_fu_367       |    0    |    0    |    8    |    49   |
|          |       grp_conv2_Pipeline_BW8_fu_375       |    0    |    0    |    8    |    49   |
|          |       grp_conv2_Pipeline_BW9_fu_382       |    0    |    0    |    8    |    49   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fadd   |                 grp_fu_994                |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             add_ln36_1_fu_463             |    0    |    0    |    0    |    12   |
|          |              add_ln32_fu_469              |    0    |    0    |    0    |    15   |
|          |              add_ln104_fu_489             |    0    |    0    |    0    |    10   |
|          |              empty_107_fu_499             |    0    |    0    |    0    |    12   |
|          |              add_ln108_fu_523             |    0    |    0    |    0    |    71   |
|          |              add_ln111_fu_568             |    0    |    0    |    0    |    13   |
|          |             add_ln108_1_fu_604            |    0    |    0    |    0    |    15   |
|          |             add_ln108_2_fu_643            |    0    |    0    |    0    |    71   |
|    add   |             add_ln108_3_fu_668            |    0    |    0    |    0    |    15   |
|          |             add_ln108_4_fu_707            |    0    |    0    |    0    |    71   |
|          |             add_ln111_1_fu_725            |    0    |    0    |    0    |    13   |
|          |              add_ln105_fu_767             |    0    |    0    |    0    |    10   |
|          |             add_ln58_1_fu_783             |    0    |    0    |    0    |    19   |
|          |              add_ln58_fu_795              |    0    |    0    |    0    |    10   |
|          |              add_ln36_fu_801              |    0    |    0    |    0    |    13   |
|          |              add_ln63_fu_807              |    0    |    0    |    0    |    19   |
|          |             add_ln63_1_fu_814             |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fmul   |                 grp_fu_998                |    3    |    0    |   128   |   135   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln76_fu_447              |    0    |    0    |    0    |    25   |
|          |              sub_ln111_fu_544             |    0    |    0    |    0    |    12   |
|    sub   |             sub_ln111_1_fu_589            |    0    |    0    |    0    |    19   |
|          |              sub_ln108_fu_633             |    0    |    0    |    0    |    26   |
|          |             sub_ln108_1_fu_697            |    0    |    0    |    0    |    26   |
|          |             sub_ln111_2_fu_746            |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln32_fu_417             |    0    |    0    |    0    |    15   |
|          |              icmp_ln36_fu_457             |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln104_fu_483             |    0    |    0    |    0    |    10   |
|          |             icmp_ln105_fu_558             |    0    |    0    |    0    |    10   |
|          |            icmp_ln105_1_fu_753            |    0    |    0    |    0    |    9    |
|          |              icmp_ln58_fu_789             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    mul   |              mul_ln108_fu_513             |    1    |    0    |    0    |    6    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_178       |    0    |    0    |    0    |    0    |
|   read   |       conv2_weights_read_read_fu_184      |    0    |    0    |    0    |    0    |
|          |        input_ftmap_read_read_fu_190       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  readreq |             grp_readreq_fu_196            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
| writeresp|            grp_writeresp_fu_203           |    0    |    0    |    0    |    0    |
|          |            grp_writeresp_fu_211           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_389              |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln1_fu_648             |    0    |    0    |    0    |    0    |
|          |            trunc_ln118_1_fu_758           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln36_fu_399             |    0    |    0    |    0    |    0    |
|          |             sext_ln104_fu_550             |    0    |    0    |    0    |    0    |
|          |             sext_ln111_fu_573             |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln108_fu_639             |    0    |    0    |    0    |    0    |
|          |            sext_ln108_1_fu_703            |    0    |    0    |    0    |    0    |
|          |             sext_ln118_fu_712             |    0    |    0    |    0    |    0    |
|          |            sext_ln111_1_fu_730            |    0    |    0    |    0    |    0    |
|          |            sext_ln118_1_fu_773            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln_fu_423               |    0    |    0    |    0    |    0    |
|          |             shl_ln76_1_fu_435             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_532               |    0    |    0    |    0    |    0    |
|          |               p_shl4_fu_581               |    0    |    0    |    0    |    0    |
|bitconcatenate|               shl_ln2_fu_609              |    0    |    0    |    0    |    0    |
|          |             shl_ln108_1_fu_621            |    0    |    0    |    0    |    0    |
|          |             shl_ln108_2_fu_673            |    0    |    0    |    0    |    0    |
|          |             shl_ln108_3_fu_685            |    0    |    0    |    0    |    0    |
|          |               p_shl5_fu_738               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln76_fu_431             |    0    |    0    |    0    |    0    |
|          |             zext_ln76_1_fu_443            |    0    |    0    |    0    |    0    |
|          |             zext_ln101_fu_454             |    0    |    0    |    0    |    0    |
|          |             zext_ln104_fu_495             |    0    |    0    |    0    |    0    |
|          |              p_cast14_fu_504              |    0    |    0    |    0    |    0    |
|          |               p_cast_fu_509               |    0    |    0    |    0    |    0    |
|          |             zext_ln108_fu_519             |    0    |    0    |    0    |    0    |
|          |             zext_ln111_fu_528             |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln111_3_fu_540            |    0    |    0    |    0    |    0    |
|          |            zext_ln111_4_fu_564            |    0    |    0    |    0    |    0    |
|          |             zext_ln105_fu_600             |    0    |    0    |    0    |    0    |
|          |            zext_ln108_1_fu_617            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_2_fu_629            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_3_fu_664            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_4_fu_681            |    0    |    0    |    0    |    0    |
|          |            zext_ln108_5_fu_693            |    0    |    0    |    0    |    0    |
|          |            zext_ln111_5_fu_722            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln100_fu_479            |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln111_fu_577            |    0    |    0    |    0    |    0    |
|          |             trunc_ln105_fu_596            |    0    |    0    |    0    |    0    |
|          |            trunc_ln111_1_fu_734           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    or    |              or_ln108_fu_658              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                grp_fu_1002                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    16   |  3.843  |   2492  |   3184  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln104_reg_881    |    3   |
|    add_ln105_reg_956    |    3   |
|   add_ln108_4_reg_931   |   64   |
|    add_ln108_reg_891    |   64   |
|    add_ln36_1_reg_868   |    4   |
|     add_ln36_reg_979    |    6   |
|    add_ln58_1_reg_966   |   12   |
|     add_ln58_reg_974    |    3   |
|    add_ln63_1_reg_989   |   12   |
|     add_ln63_reg_984    |   12   |
|        bh_reg_267       |    3   |
|      bout_1_reg_255     |    3   |
|conv2_biases_addr_reg_886|    5   |
|    empty_108_reg_903    |   32   |
|        h_reg_821        |    8   |
|    i3_addr_2_reg_961    |   32   |
|     i3_addr_reg_936     |   32   |
|    icmp_ln105_reg_909   |    1   |
|      indvar_reg_232     |    4   |
| input_ftmap_read_reg_833|   64   |
|       o_1_reg_279       |    3   |
|     or_ln108_reg_925    |    2   |
|       out_reg_243       |    6   |
|output_ftmap_read_reg_828|   64   |
|     phi_mul_reg_290     |   12   |
|    sext_ln104_reg_897   |    7   |
|   sub_ln111_1_reg_913   |   12   |
|   sub_ln111_2_reg_941   |   12   |
|     sub_ln76_reg_854    |   19   |
|   trunc_ln100_reg_873   |    5   |
|  trunc_ln118_1_reg_950  |   62   |
|    trunc_ln1_reg_919    |   62   |
|     trunc_ln_reg_838    |   62   |
|     w2_addr_reg_843     |   32   |
|    zext_ln101_reg_859   |    9   |
+-------------------------+--------+
|          Total          |   736  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|            grp_writeresp_fu_203           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_203           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_writeresp_fu_211           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_211           |  p1  |   2  |  32  |   64   ||    9    |
|             grp_access_fu_226             |  p0  |   2  |   5  |   10   ||    9    |
|                out_reg_243                |  p0  |   2  |   6  |   12   ||    9    |
|               bout_1_reg_255              |  p0  |   2  |   3  |    6   ||    9    |
|                 bh_reg_267                |  p0  |   2  |   3  |    6   ||    9    |
|              phi_mul_reg_290              |  p0  |   2  |  12  |   24   ||    9    |
| grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302 |  p3  |   2  |  19  |   38   ||    9    |
|       grp_conv2_Pipeline_RELU_fu_331      |  p1  |   2  |  12  |   24   ||    9    |
|      grp_conv2_Pipeline_RELU7_fu_349      |  p1  |   2  |  12  |   24   ||    9    |
|       grp_conv2_Pipeline_BW8_fu_375       |  p1  |   2  |  12  |   24   ||    9    |
|       grp_conv2_Pipeline_BW9_fu_382       |  p1  |   2  |  12  |   24   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   324  ||  5.978  ||   108   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    3   |  2492  |  3184  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   108  |
|  Register |    -   |    -   |   736  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    9   |  3228  |  3292  |
+-----------+--------+--------+--------+--------+
