

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun Dec 26 23:49:14 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F2550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATB1	set	31825
    48  0000                     _TRISB1	set	31897
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FBC                     __pcinit:
    54                           	callstack 0
    55  007FBC                     start_initialization:
    56                           	callstack 0
    57  007FBC                     __initialization:
    58                           	callstack 0
    59  007FBC                     end_of_initialization:
    60                           	callstack 0
    61  007FBC                     __end_of__initialization:
    62                           	callstack 0
    63  007FBC  0100               	movlb	0
    64  007FBE  EFE1  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72  000001                     	ds	2
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 14 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          2       0       0       0       0       0       0       0       0
    96 ;;      Totals:         2       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        2 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007FC2                     __ptext0:
   107                           	callstack 0
   108  007FC2                     _main:
   109                           	callstack 31
   110  007FC2                     
   111                           ;main.c: 17:     TRISB1 = 0;
   112  007FC2  9293               	bcf	3987,1,c	;volatile
   113  007FC4                     l11:
   114                           
   115                           ;main.c: 20:     {;main.c: 21:         LATB1 = 1;
   116  007FC4  828A               	bsf	3978,1,c	;volatile
   117  007FC6                     
   118                           ;main.c: 22:         _delay((unsigned long)((500)*(48000000/4000.0)));
   119  007FC6  0E1F               	movlw	31
   120  007FC8  6E02               	movwf	(??_main+1)^0,c
   121  007FCA  0E71               	movlw	113
   122  007FCC  6E01               	movwf	??_main^0,c
   123  007FCE  0E1E               	movlw	30
   124  007FD0                     u17:
   125  007FD0  2EE8               	decfsz	wreg,f,c
   126  007FD2  D7FE               	bra	u17
   127  007FD4  2E01               	decfsz	??_main^0,f,c
   128  007FD6  D7FC               	bra	u17
   129  007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   130  007FDA  D7FA               	bra	u17
   131  007FDC  D000               	nop2	
   132  007FDE                     
   133                           ;main.c: 23:         LATB1 = 0;
   134  007FDE  928A               	bcf	3978,1,c	;volatile
   135                           
   136                           ;main.c: 24:         _delay((unsigned long)((500)*(48000000/4000.0)));
   137  007FE0  0E1F               	movlw	31
   138  007FE2  6E02               	movwf	(??_main+1)^0,c
   139  007FE4  0E71               	movlw	113
   140  007FE6  6E01               	movwf	??_main^0,c
   141  007FE8  0E1E               	movlw	30
   142  007FEA                     u27:
   143  007FEA  2EE8               	decfsz	wreg,f,c
   144  007FEC  D7FE               	bra	u27
   145  007FEE  2E01               	decfsz	??_main^0,f,c
   146  007FF0  D7FC               	bra	u27
   147  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   148  007FF4  D7FA               	bra	u27
   149  007FF6  D000               	nop2	
   150  007FF8  EFE2  F03F         	goto	l11
   151  007FFC  EF00  F000         	goto	start
   152  008000                     __end_of_main:
   153                           	callstack 0
   154  0000                     
   155                           	psect	rparam
   156  0000                     
   157                           	psect	idloc
   158                           
   159                           ;Config register IDLOC0 @ 0x200000
   160                           ;	unspecified, using default values
   161  200000                     	org	2097152
   162  200000  FF                 	db	255
   163                           
   164                           ;Config register IDLOC1 @ 0x200001
   165                           ;	unspecified, using default values
   166  200001                     	org	2097153
   167  200001  FF                 	db	255
   168                           
   169                           ;Config register IDLOC2 @ 0x200002
   170                           ;	unspecified, using default values
   171  200002                     	org	2097154
   172  200002  FF                 	db	255
   173                           
   174                           ;Config register IDLOC3 @ 0x200003
   175                           ;	unspecified, using default values
   176  200003                     	org	2097155
   177  200003  FF                 	db	255
   178                           
   179                           ;Config register IDLOC4 @ 0x200004
   180                           ;	unspecified, using default values
   181  200004                     	org	2097156
   182  200004  FF                 	db	255
   183                           
   184                           ;Config register IDLOC5 @ 0x200005
   185                           ;	unspecified, using default values
   186  200005                     	org	2097157
   187  200005  FF                 	db	255
   188                           
   189                           ;Config register IDLOC6 @ 0x200006
   190                           ;	unspecified, using default values
   191  200006                     	org	2097158
   192  200006  FF                 	db	255
   193                           
   194                           ;Config register IDLOC7 @ 0x200007
   195                           ;	unspecified, using default values
   196  200007                     	org	2097159
   197  200007  FF                 	db	255
   198                           
   199                           	psect	config
   200                           
   201                           ;Config register CONFIG1L @ 0x300000
   202                           ;	PLL Prescaler Selection bits
   203                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   204                           ;	System Clock Postscaler Selection bits
   205                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   206                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   207                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   208  300000                     	org	3145728
   209  300000  21                 	db	33
   210                           
   211                           ;Config register CONFIG1H @ 0x300001
   212                           ;	Oscillator Selection bits
   213                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   214                           ;	Fail-Safe Clock Monitor Enable bit
   215                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   216                           ;	Internal/External Oscillator Switchover bit
   217                           ;	IESO = OFF, Oscillator Switchover mode disabled
   218  300001                     	org	3145729
   219  300001  0E                 	db	14
   220                           
   221                           ;Config register CONFIG2L @ 0x300002
   222                           ;	Power-up Timer Enable bit
   223                           ;	PWRT = ON, PWRT enabled
   224                           ;	Brown-out Reset Enable bits
   225                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   226                           ;	Brown-out Reset Voltage bits
   227                           ;	BORV = 3, Minimum setting 2.05V
   228                           ;	USB Voltage Regulator Enable bit
   229                           ;	VREGEN = OFF, USB voltage regulator disabled
   230  300002                     	org	3145730
   231  300002  18                 	db	24
   232                           
   233                           ;Config register CONFIG2H @ 0x300003
   234                           ;	Watchdog Timer Enable bit
   235                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   236                           ;	Watchdog Timer Postscale Select bits
   237                           ;	WDTPS = 32768, 1:32768
   238  300003                     	org	3145731
   239  300003  1E                 	db	30
   240                           
   241                           ; Padding undefined space
   242  300004                     	org	3145732
   243  300004  FF                 	db	255
   244                           
   245                           ;Config register CONFIG3H @ 0x300005
   246                           ;	CCP2 MUX bit
   247                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   248                           ;	PORTB A/D Enable bit
   249                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   250                           ;	Low-Power Timer 1 Oscillator Enable bit
   251                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   252                           ;	MCLR Pin Enable bit
   253                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   254  300005                     	org	3145733
   255  300005  81                 	db	129
   256                           
   257                           ;Config register CONFIG4L @ 0x300006
   258                           ;	Stack Full/Underflow Reset Enable bit
   259                           ;	STVREN = ON, Stack full/underflow will cause Reset
   260                           ;	Single-Supply ICSP Enable bit
   261                           ;	LVP = OFF, Single-Supply ICSP disabled
   262                           ;	Extended Instruction Set Enable bit
   263                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   264                           ;	Background Debugger Enable bit
   265                           ;	DEBUG = 0x1, unprogrammed default
   266  300006                     	org	3145734
   267  300006  81                 	db	129
   268                           
   269                           ; Padding undefined space
   270  300007                     	org	3145735
   271  300007  FF                 	db	255
   272                           
   273                           ;Config register CONFIG5L @ 0x300008
   274                           ;	Code Protection bit
   275                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   276                           ;	Code Protection bit
   277                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   278                           ;	Code Protection bit
   279                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   280                           ;	Code Protection bit
   281                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   282  300008                     	org	3145736
   283  300008  0F                 	db	15
   284                           
   285                           ;Config register CONFIG5H @ 0x300009
   286                           ;	Boot Block Code Protection bit
   287                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   288                           ;	Data EEPROM Code Protection bit
   289                           ;	CPD = OFF, Data EEPROM is not code-protected
   290  300009                     	org	3145737
   291  300009  C0                 	db	192
   292                           
   293                           ;Config register CONFIG6L @ 0x30000A
   294                           ;	Write Protection bit
   295                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   296                           ;	Write Protection bit
   297                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   298                           ;	Write Protection bit
   299                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   300                           ;	Write Protection bit
   301                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   302  30000A                     	org	3145738
   303  30000A  0F                 	db	15
   304                           
   305                           ;Config register CONFIG6H @ 0x30000B
   306                           ;	Configuration Register Write Protection bit
   307                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   308                           ;	Boot Block Write Protection bit
   309                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   310                           ;	Data EEPROM Write Protection bit
   311                           ;	WRTD = OFF, Data EEPROM is not write-protected
   312  30000B                     	org	3145739
   313  30000B  E0                 	db	224
   314                           
   315                           ;Config register CONFIG7L @ 0x30000C
   316                           ;	Table Read Protection bit
   317                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   318                           ;	Table Read Protection bit
   319                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   320                           ;	Table Read Protection bit
   321                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   322                           ;	Table Read Protection bit
   323                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   324  30000C                     	org	3145740
   325  30000C  0F                 	db	15
   326                           
   327                           ;Config register CONFIG7H @ 0x30000D
   328                           ;	Boot Block Table Read Protection bit
   329                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   330  30000D                     	org	3145741
   331  30000D  40                 	db	64
   332                           tosu	equ	0xFFF
   333                           tosh	equ	0xFFE
   334                           tosl	equ	0xFFD
   335                           stkptr	equ	0xFFC
   336                           pclatu	equ	0xFFB
   337                           pclath	equ	0xFFA
   338                           pcl	equ	0xFF9
   339                           tblptru	equ	0xFF8
   340                           tblptrh	equ	0xFF7
   341                           tblptrl	equ	0xFF6
   342                           tablat	equ	0xFF5
   343                           prodh	equ	0xFF4
   344                           prodl	equ	0xFF3
   345                           indf0	equ	0xFEF
   346                           postinc0	equ	0xFEE
   347                           postdec0	equ	0xFED
   348                           preinc0	equ	0xFEC
   349                           plusw0	equ	0xFEB
   350                           fsr0h	equ	0xFEA
   351                           fsr0l	equ	0xFE9
   352                           wreg	equ	0xFE8
   353                           indf1	equ	0xFE7
   354                           postinc1	equ	0xFE6
   355                           postdec1	equ	0xFE5
   356                           preinc1	equ	0xFE4
   357                           plusw1	equ	0xFE3
   358                           fsr1h	equ	0xFE2
   359                           fsr1l	equ	0xFE1
   360                           bsr	equ	0xFE0
   361                           indf2	equ	0xFDF
   362                           postinc2	equ	0xFDE
   363                           postdec2	equ	0xFDD
   364                           preinc2	equ	0xFDC
   365                           plusw2	equ	0xFDB
   366                           fsr2h	equ	0xFDA
   367                           fsr2l	equ	0xFD9
   368                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun Dec 26 23:49:14 2021

                     l11 7FC4                       u17 7FD0                       u27 7FEA  
                    l690 7FC2                      l692 7FC6                      l694 7FDE  
                    wreg 000FE8                     _main 7FC2                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _LATB1 007C51  
        __initialization 7FBC             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _TRISB1 007C99                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FBC            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FBC                  __ramtop 0800                  __ptext0 7FC2  
   end_of_initialization 7FBC      start_initialization 7FBC                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 003E                 isa$xinst 000000  
