#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  7 20:09:22 2022
# Process ID: 12452
# Current directory: e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.tmp/my_pwm_ip_v1_0_project/my_pwm_ip_v1_0_project.runs/synth_1
# Command line: vivado.exe -log my_pwm_ip_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_pwm_ip_v1_0.tcl
# Log file: e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.tmp/my_pwm_ip_v1_0_project/my_pwm_ip_v1_0_project.runs/synth_1/my_pwm_ip_v1_0.vds
# Journal file: e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.tmp/my_pwm_ip_v1_0_project/my_pwm_ip_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source my_pwm_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/fpga/digital_system_design/microblaze_custom_ip/microblaze_custom_ip.tmp/my_pwm_ip_v1_0_project/my_pwm_ip_v1_0_project.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/src/pwm_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0.v:]
Command: synth_design -top my_pwm_ip_v1_0 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.133 ; gain = 101.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'my_pwm_ip_v1_0' [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0.v:4]
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'my_pwm_ip_v1_0_S0_AXI' [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0_S0_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0_S0_AXI.v:232]
INFO: [Synth 8-226] default block is never used [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0_S0_AXI.v:373]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/src/pwm_gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (1#1) [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/src/pwm_gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'my_pwm_ip_v1_0_S0_AXI' (2#1) [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0_S0_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'my_pwm_ip_v1_0' (3#1) [e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/hdl/my_pwm_ip_v1_0.v:4]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 521.406 ; gain = 157.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 521.406 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 521.406 ; gain = 157.207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/my_pwm_ip.xdc]
Finished Parsing XDC File [E:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0/my_pwm_ip.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.406 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 842.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 842.406 ; gain = 478.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 842.406 ; gain = 478.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 842.406 ; gain = 478.207
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pwm_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 842.406 ; gain = 478.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module my_pwm_ip_v1_0_S0_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0 has unconnected port s0_axi_awprot[2]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0 has unconnected port s0_axi_awprot[1]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0 has unconnected port s0_axi_awprot[0]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0 has unconnected port s0_axi_arprot[2]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0 has unconnected port s0_axi_arprot[1]
WARNING: [Synth 8-3331] design my_pwm_ip_v1_0 has unconnected port s0_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'my_pwm_ip_v1_0_S0_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'my_pwm_ip_v1_0_S0_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_pwm_ip_v1_0_S0_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'my_pwm_ip_v1_0_S0_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'my_pwm_ip_v1_0_S0_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_pwm_ip_v1_0_S0_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 842.406 ; gain = 478.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 842.406 ; gain = 478.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 842.453 ; gain = 478.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |    92|
|7     |LUT5   |     8|
|8     |LUT6   |    98|
|9     |FDCE   |    66|
|10    |FDRE   |   169|
|11    |FDSE   |     1|
|12    |IBUF   |    47|
|13    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |   552|
|2     |  my_pwm_ip_v1_0_S0_AXI_inst |my_pwm_ip_v1_0_S0_AXI |   461|
|3     |    u_pwm_gen_1              |pwm_gen               |   117|
|4     |    u_pwm_gen_2              |pwm_gen_0             |   118|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 854.895 ; gain = 169.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 854.895 ; gain = 490.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 861.355 ; gain = 509.055
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.tmp/my_pwm_ip_v1_0_project/my_pwm_ip_v1_0_project.runs/synth_1/my_pwm_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_pwm_ip_v1_0_utilization_synth.rpt -pb my_pwm_ip_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 20:09:45 2022...
