// Seed: 477699997
module module_0 ();
  always disable id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd53
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_1[id_2] = id_2;
endmodule
module module_2 #(
    parameter id_0 = 32'd39
) (
    input supply1 _id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    output wire id_8,
    input uwire id_9,
    output uwire id_10,
    input tri0 id_11,
    output wor id_12,
    output tri1 id_13,
    output uwire id_14
);
  logic [id_0  ==  1 : 1] id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
