$date
	Mon Feb 24 13:16:08 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module edge_detect_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 8 $ in [7:0] $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & en $end
$var wire 8 ' in [7:0] $end
$var wire 8 ( pulse_out [7:0] $end
$var reg 8 ) delay_reg [7:0] $end
$var reg 8 * delay_reg1 [7:0] $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
b10101010 '
1&
0%
b10101010 $
1#
0"
bx !
$end
#1
b10101010 )
1"
1%
#2
0"
0%
#3
b0 !
b0 (
b10101010 *
1"
1%
#4
0"
0%
#5
b1010101 )
b11111111 !
b11111111 (
1"
1%
b1010101 $
b1010101 '
#6
0"
0%
#7
b0 !
b0 (
b1010101 *
1"
1%
#8
0"
0%
#9
1"
1%
#10
b10100101 !
b10100101 (
0"
0%
b11110000 $
b11110000 '
#11
b11110000 )
1"
1%
#12
0"
0%
#13
b0 !
b0 (
b11110000 *
1"
1%
#14
0"
0%
#15
b1111 )
b11111111 !
b11111111 (
1"
1%
b1111 $
b1111 '
#16
0"
0%
#17
b0 !
b0 (
b1111 *
1"
1%
#18
0"
0%
#19
1"
1%
#20
0"
0%
