INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "Z:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling rounding.cpp_pre.cpp.tb.cpp
   Compiling aes256ctr.cpp_pre.cpp.tb.cpp
   Compiling ntt.cpp_pre.cpp.tb.cpp
   Compiling dpu.cpp_pre.cpp.tb.cpp
   Compiling packing.cpp_pre.cpp.tb.cpp
   Compiling symmetric-shake.cpp_pre.cpp.tb.cpp
   Compiling spu.cpp_pre.cpp.tb.cpp
   Compiling test_dilithium.cpp_pre.cpp.tb.cpp
   Compiling poly.cpp_pre.cpp.tb.cpp
   Compiling reduce.cpp_pre.cpp.tb.cpp
   Compiling apatb_dpu_keygen.cpp
   Compiling wrapper.cpp_pre.cpp.tb.cpp
   Compiling fips202.cpp_pre.cpp.tb.cpp
   Compiling polyvec.cpp_pre.cpp.tb.cpp
   Compiling symmetric-aes.cpp_pre.cpp.tb.cpp
   Compiling sign.cpp_pre.cpp.tb.cpp
   Compiling randombytes.cpp_pre.cpp.tb.cpp
   Compiling apatb_dpu_keygen_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
CRYPTO_PUBLICKEYBYTES = 1952
CRYPTO_SECRETKEYBYTES = 4016
CRYPTO_BYTES = 3293

C:\Users\user\Desktop\HLS\HLS_final_vitis\solution3\sim\verilog>set PATH= 

C:\Users\user\Desktop\HLS\HLS_final_vitis\solution3\sim\verilog>call Z:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_dpu_keygen_top glbl -Oenable_linking_all_libraries  -prj dpu_keygen.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s dpu_keygen  
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dpu_keygen_top glbl -Oenable_linking_all_libraries -prj dpu_keygen.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dpu_keygen 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/AESL_automem_pk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_pk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/AESL_automem_seedbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_seedbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/AESL_automem_sk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dpu_keygen_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_60_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_60_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_454_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_454_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_490_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_490_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_517_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_517_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_533_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_533_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_547_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_547_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_429_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_429_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_73_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_73_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_dpu_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_dpu_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_KeccakF1600_StatePermute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_KeccakF1600_StatePermute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_mul_32s_32s_64_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_mul_32s_32s_64_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_read_intt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_read_intt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_read_ntt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_read_ntt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_read_p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_read_p1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_read_p2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_read_p2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_sample_eta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_sample_eta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_squeeze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_squeeze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_shake_squeeze_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_shake_squeeze_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_spu_s_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_spu_s_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_tmp1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_tmp1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_tmp2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_tmp2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_tr_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_tr_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_write_p3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_write_p3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_write_p4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_write_p4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen_zetas_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpu_keygen_zetas_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dpu_keygen_zetas_ROM_AUTO_1R
Compiling module xil_defaultlib.dpu_keygen_buf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dpu_keygen_dpu_pMem_RAM_T2P_BRAM...
Compiling module xil_defaultlib.dpu_keygen_spu_s_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dpu_keygen_tmp1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dpu_keygen_tmp2_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dpu_keygen_tr_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dpu_keygen_read_p2
Compiling module xil_defaultlib.dpu_keygen_read_p1
Compiling module xil_defaultlib.dpu_keygen_mul_32s_32s_64_1_0(NU...
Compiling module xil_defaultlib.dpu_keygen_dpu_unit
Compiling module xil_defaultlib.dpu_keygen_write_p3
Compiling module xil_defaultlib.dpu_keygen_write_p4
Compiling module xil_defaultlib.dpu_keygen_flow_control_loop_pip...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_read_ntt
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_read_intt
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func_Pipeline_FUN...
Compiling module xil_defaultlib.dpu_keygen_dpu_func
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_1_t_RAM_...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_1_Pipeli...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_1_Pipeli...
Compiling module xil_defaultlib.dpu_keygen_KeccakF1600_StatePerm...
Compiling module xil_defaultlib.dpu_keygen_KeccakF1600_StatePerm...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_1_Pipeli...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_1_Pipeli...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_1_Pipeli...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_1
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_shake_squeeze_2
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_t_RAM_AU...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_Pipeline...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_sample_eta_buf_RAM_AU...
Compiling module xil_defaultlib.dpu_keygen_sample_eta_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_sample_eta_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_sample_eta
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_Pipeline_VIT...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_Pipeline_VIT...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_3_Pipeli...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_3_Pipeli...
Compiling module xil_defaultlib.dpu_keygen_shake_absorb_3
Compiling module xil_defaultlib.dpu_keygen_shake_squeeze
Compiling module xil_defaultlib.dpu_keygen_dpu_keygen_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4_Pipeline_V...
Compiling module xil_defaultlib.dpu_keygen_dpu_pack_4
Compiling module xil_defaultlib.dpu_keygen
Compiling module xil_defaultlib.AESL_automem_pk
Compiling module xil_defaultlib.AESL_automem_sk
Compiling module xil_defaultlib.AESL_automem_seedbuf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=76)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=246)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=13)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=28)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=21)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=25)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dpu_keygen_top
Compiling module work.glbl
Built simulation snapshot dpu_keygen

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dpu_keygen/xsim_script.tcl
# xsim {dpu_keygen} -autoloadwcfg -tclbatch {dpu_keygen.tcl}
Time resolution is 1 ps
source dpu_keygen.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "895975000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 896035 ns : File "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/sim/verilog/dpu_keygen.autotb.v" Line 410
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1225.199 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 37208 KB (Peak: 37208 KB), Simulation CPU Usage: 67109 ms
INFO: [Common 17-206] Exiting xsim at Thu Dec 29 13:36:14 2022...
CRYPTO_PUBLICKEYBYTES = 1952
CRYPTO_SECRETKEYBYTES = 4016
CRYPTO_BYTES = 3293
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
