
---------- Begin Simulation Statistics ----------
final_tick                               13804615963602                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103298                       # Simulator instruction rate (inst/s)
host_mem_usage                               17322216                       # Number of bytes of host memory used
host_op_rate                                   142419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6254.77                       # Real time elapsed on the host
host_tick_rate                               13679693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   646103778                       # Number of instructions simulated
sim_ops                                     890799965                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085563                       # Number of seconds simulated
sim_ticks                                 85563367983                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     18742971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        22589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     37486967                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        22589                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    18                       # Number of float alu accesses
system.cpu0.num_fp_insts                           18                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu0.num_int_insts                          11                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          9                       # Number of load instructions
system.cpu0.num_mem_refs                           11                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     20.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     20.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     90.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      5727883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     11456334                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          395                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          270                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          106                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      3981372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      7934256                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          501                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            9                       # number of memory refs
system.cpu2.num_store_insts                         7                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          459                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          375                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       454693                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          375                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  11                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  7                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     83.33%     83.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      4.17%     87.50% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      5913718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       11849500                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4574238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9229346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          4624270                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4380510                       # number of cc regfile writes
system.switch_cpus0.committedInsts          120929775                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            150829503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.124762                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.124762                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        202342949                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       114005004                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 640711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          310                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1298092                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.587447                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            67482289                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           9224377                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           7303                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     58163994                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      9225182                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    150853570                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     58257912                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          854                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    150942767                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          2219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     58030070                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          1496                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     58059613                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1202                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        167054983                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            150847435                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655737                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        109544105                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.587076                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             150847657                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       146712109                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       26097266                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.470641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.470641                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           39      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     25445541     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       547281      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       405382      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       243228      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     31744393     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        40538      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       223244      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        60807      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     24750578     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13450219      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1602152      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     44807903     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      7622316      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     150943621                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      123696078                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    245857938                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    122093249                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    122115651                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2240220                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014841                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          16311      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd          273      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       132558      5.92%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        671649     29.98%     36.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        20995      0.94%     37.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1298318     57.95%     95.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       100116      4.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      29487724                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    314575873                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     28754186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     28763169                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         150853570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        150943621                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        24048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           40                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        17452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    256306309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.588919                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266860                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    190823812     74.45%     74.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     27776564     10.84%     85.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14884643      5.81%     91.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8609173      3.36%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7552269      2.95%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3966802      1.55%     98.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1673816      0.65%     99.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       669570      0.26%     99.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       349660      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    256306309                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.587450                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       111736                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15538                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     58163994                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9225182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       75774491                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               256947020                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                 110554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          5742296                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         2728573                       # number of cc regfile writes
system.switch_cpus1.committedInsts          155472490                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            171087080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.652685                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.652685                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        283533132                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       128311758                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3367                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1023694                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.786927                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98798634                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          19398734                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       46190351                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     48400099                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          205                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     19427543                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    171241666                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     79399900                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1789                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    202198428                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        387366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     54789895                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          3978                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     55259953                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         1280                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         3331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        233908934                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            171163350                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.535897                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        125351076                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.666143                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             171164427                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       219886149                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22430334                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.605076                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.605076                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     25037019     12.38%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        18639      0.01%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     48174675     23.83%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       932349      0.46%     36.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     29237291     14.46%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26674352     13.19%     64.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64571      0.03%     64.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52727101     26.08%     90.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19334220      9.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     202200217                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      182618272                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    347607474                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    147645491                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    147809519                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           22529824                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.111423                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         301804      1.34%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      3826758     16.99%     18.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     18.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     18.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     18.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     18.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     18.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      3143996     13.95%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     32.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4883916     21.68%     53.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15969      0.07%     54.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9050914     40.17%     94.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1306467      5.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      42111769                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    336262674                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     23517859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     23588013                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         171241666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        202200217                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       154586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1398                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       261900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    256938492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.786960                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907682                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    211135105     82.17%     82.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5060157      1.97%     84.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5128764      2.00%     86.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4049173      1.58%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10513948      4.09%     91.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7001491      2.72%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5312120      2.07%     96.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4102826      1.60%     98.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4634908      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    256938492                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.786933                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1607281                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       472617                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     48400099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     19427543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104130175                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               256947020                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        181110137                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        73642665                       # number of cc regfile writes
system.switch_cpus2.committedInsts          119701442                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            206222693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.146566                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.146566                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  13916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2802132                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        47869667                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.280310                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81752558                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          17051208                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      134480487                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     74223166                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       100283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     19191111                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    374985095                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     64701350                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8439212                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    328971937                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        359628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     11260796                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2710179                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     11935495                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7014                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1528155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1273977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        343582527                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            325018451                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655391                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        225180981                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.264924                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             327236897                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       471321856                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      264211201                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.465860                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.465860                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       139093      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    250777192     74.32%     74.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       341520      0.10%     74.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       864062      0.26%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     67553083     20.02%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17736206      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     337411156                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6515224                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019309                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5749253     88.24%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        704858     10.82%     99.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        61113      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     343787287                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    939517954                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    325018451                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    543754015                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         374985095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        337411156                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    168762319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1247321                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    179264453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    256933104                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.313226                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.444657                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    184823085     71.93%     71.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11018663      4.29%     76.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7375659      2.87%     79.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5034981      1.96%     81.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7432742      2.89%     83.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      9699281      3.78%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11734962      4.57%     92.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10610761      4.13%     96.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      9202970      3.58%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    256933104                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.313155                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6914676                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2255748                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     74223166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     19191111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      177238382                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               256947020                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        214106025                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       252892438                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            362660600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.027788                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.027788                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6303934                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6203956                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 100113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3398656                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39378919                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.920948                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85538451                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26314803                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       58766282                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69417319                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         6481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37311065                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    623588786                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59223648                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6099265                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    493581963                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        129003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       799183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3309371                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       910786                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19321                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1335668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2062988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        720507521                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            488696419                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543043                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        391266731                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.901935                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             492903717                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       794080200                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      427189925                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.972963                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.972963                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3115426      0.62%      0.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    399042644     79.86%     80.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9294747      1.86%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54005110     10.81%     93.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21497760      4.30%     97.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6408675      1.28%     98.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6316871      1.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     499681233                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15484561                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28230102                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12488167                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24525144                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7856649                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015723                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3212475     40.89%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        341472      4.35%     45.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1543687     19.65%     64.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1929986     24.57%     89.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       829029     10.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     488937895                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1236073886                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    476208252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    860010771                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         623575688                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        499681233                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    260928133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       237971                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12502                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    412644459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    256846907                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.945444                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.206840                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    114977341     44.76%     44.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21345598      8.31%     53.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24508581      9.54%     62.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29338367     11.42%     74.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27103092     10.55%     84.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17377813      6.77%     91.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12208274      4.75%     96.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7150433      2.78%     98.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2837408      1.10%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    256846907                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.944686                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10552795                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       634015                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69417319                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37311065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175793083                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               256947020                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     57413978                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        57413981                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     57413978                       # number of overall hits
system.cpu0.dcache.overall_hits::total       57413981                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9655459                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9655467                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9655459                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9655467                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 135320145500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 135320145500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 135320145500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 135320145500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           11                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     67069437                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     67069448                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           11                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     67069437                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     67069448                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.727273                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143962                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143962                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.727273                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143962                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143962                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14014.884792                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14014.873180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14014.884792                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14014.873180                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        20549                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8753                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.347652                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          272                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8851622                       # number of writebacks
system.cpu0.dcache.writebacks::total          8851622                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       803327                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       803327                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       803327                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       803327                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8852132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8852132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8852132                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8852132                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 128175606857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 128175606857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 128175606857                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 128175606857                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131985                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131985                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131985                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131985                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 14479.631218                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14479.631218                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 14479.631218                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14479.631218                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8851622                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     48795073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       48795076                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      9051026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9051032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 117636982929                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 117636982929                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     57846099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57846108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12997.088168                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12997.079552                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       803055                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       803055                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      8247971                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      8247971                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 110695241286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 110695241286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 13420.905734                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13420.905734                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      8618905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8618905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       604433                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       604435                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  17683162571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17683162571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      9223338                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9223340                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 29255.786119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29255.689315                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          272                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       604161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       604161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  17480365571                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17480365571                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065504                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28933.290250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28933.290250                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.626778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           66266119                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8852134                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.485892                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.036075                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.590703                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999201                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999271                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545407718                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545407718                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          9                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           24                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      2418250                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2418274                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           24                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      2418250                       # number of overall hits
system.cpu0.icache.overall_hits::total        2418274                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      9892263                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       9892266                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      9892263                       # number of overall misses
system.cpu0.icache.overall_misses::total      9892266                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  49897277775                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  49897277775                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  49897277775                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  49897277775                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     12310513                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12310540                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     12310513                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12310540                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803562                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803561                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803562                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803561                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5044.071086                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5044.069556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5044.071086                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5044.069556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      9891350                       # number of writebacks
system.cpu0.icache.writebacks::total          9891350                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          406                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          406                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      9891857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      9891857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      9891857                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      9891857                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  46600431588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  46600431588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  46600431588                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  46600431588                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803529                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803527                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803529                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803527                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4710.989209                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4710.989209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4710.989209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4710.989209                       # average overall mshr miss latency
system.cpu0.icache.replacements               9891350                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           24                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      2418250                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2418274                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      9892263                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      9892266                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  49897277775                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  49897277775                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     12310513                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12310540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803561                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5044.071086                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5044.069556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          406                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          406                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      9891857                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      9891857                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  46600431588                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  46600431588                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803529                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803527                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4710.989209                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4710.989209                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.782307                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12310133                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          9891859                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244471                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.002310                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.779997                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993711                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993715                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108376179                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108376179                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       18139833                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       792732                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     18449553                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        604160                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       604160                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     18139836                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29675069                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     26555893                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           56230962                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1266125376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1133040192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          2399165568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       499316                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               31956224                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      19243314                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001174                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.034244                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            19220722     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               22592      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        19243314                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     24965973702                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          29.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     9958768028                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8846550052                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         10.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      9889709                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      8373352                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       18263061                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      9889709                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      8373352                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      18263061                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2148                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       478776                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       480935                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2148                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       478776                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       480935                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    112068819                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  80106163317                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  80218232136                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    112068819                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  80106163317                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  80218232136                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      9891857                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8852128                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     18743996                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      9891857                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8852128                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     18743996                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.054086                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.025658                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.054086                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.025658                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 52173.565642                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 167314.492199                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 166796.411440                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 52173.565642                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 167314.492199                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 166796.411440                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       499316                       # number of writebacks
system.cpu0.l2cache.writebacks::total          499316                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2148                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       478775                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       480923                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2148                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       478775                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       480923                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    111353535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  79946559747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  80057913282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    111353535                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  79946559747                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  80057913282                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.054086                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.025657                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.054086                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.025657                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 51840.565642                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 166981.483467                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 166467.216752                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 51840.565642                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 166981.483467                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 166467.216752                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               499316                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       677207                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       677207                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       677207                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       677207                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     18065759                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     18065759                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     18065759                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     18065759                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       488623                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       488623                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       115535                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       115537                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14863716072                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14863716072                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       604158                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       604160                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.191233                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.191236                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 128651.197230                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 128648.970217                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       115535                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       115535                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14825242917                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14825242917                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.191233                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.191232                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 128318.197230                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 128318.197230                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      9889709                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      7884729                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     17774438                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2148                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       363241                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       365398                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    112068819                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  65242447245                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  65354516064                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      9891857                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8247970                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     18139836                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044040                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.020143                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 52173.565642                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 179612.013085                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 178858.439466                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2148                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       363240                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       365388                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    111353535                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  65121316830                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  65232670365                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044040                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020143                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 51840.565642                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 179279.035431                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 178529.865143                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4087.360366                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          37486963                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          503412                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           74.465772                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   293.122160                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.108601                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   203.337495                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3586.792109                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.071563                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000271                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.049643                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.875682                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.997891                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          590                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2563                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          711                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       600294836                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      600294836                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  85563357660                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28729.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28729.numOps                      0                       # Number of Ops committed
system.cpu0.thread28729.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     44205566                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44205567                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45940764                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45940765                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4926280                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4926287                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     15780096                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15780103                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 279327033301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 279327033301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 279327033301                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 279327033301                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49131846                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49131854                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     61720860                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61720868                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.100267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.100267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.255669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.255669                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 56701.412283                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56701.331713                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 17701.225221                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17701.217369                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     81909049                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2653028                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.873797                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5727883                       # number of writebacks
system.cpu1.dcache.writebacks::total          5727883                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4511496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4511496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4511496                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4511496                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       414784                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       414784                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      5728389                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5728389                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  30117989529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30117989529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 894117172815                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 894117172815                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008442                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008442                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.092811                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.092811                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 72611.261594                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72611.261594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 156085.275077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 156085.275077                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5727883                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25573798                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25573799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4162174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4162180                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 243695499894                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 243695499894                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     29735972                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29735979                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.139971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 58550.050982                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58549.966579                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4124462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4124462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        37712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4847479335                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4847479335                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 128539.439303                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 128539.439303                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     18631768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18631768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       764106                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       764107                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  35631533407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  35631533407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     19395874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19395875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.039395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46631.662894                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46631.601866                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       387034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       387034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       377072                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       377072                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  25270510194                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  25270510194                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.019441                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019441                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 67017.731876                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67017.731876                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1735198                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1735198                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     10853816                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     10853816                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     12589014                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     12589014                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.862166                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.862166                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      5313605                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      5313605                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 863999183286                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 863999183286                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422083                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422083                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 162601.319309                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 162601.319309                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.954114                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           51669160                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5728395                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.019832                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.023424                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.930690                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999865                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        499495339                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       499495339                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     13608305                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13608332                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     13608305                       # number of overall hits
system.cpu1.icache.overall_hits::total       13608332                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5781213                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5781213                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5781213                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5781213                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     13608358                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13608387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     13608358                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13608387                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 109079.490566                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105112.963636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 109079.490566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105112.963636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5763564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5763564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5763564                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5763564                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108746.490566                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108746.490566                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108746.490566                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108746.490566                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     13608305                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13608332                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5781213                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5781213                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     13608358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13608387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 109079.490566                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105112.963636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5763564                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5763564                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 108746.490566                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108746.490566                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           51.149441                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13608387                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         247425.218182                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    49.149441                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099901                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        108867151                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       108867151                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        5351378                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      7461848                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1735445                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        377073                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       377072                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      5351378                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     17184674                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           17184784                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    733201792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           733205312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      3469410                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              222042240                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       9197861                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000043                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.006553                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             9197466    100.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 395      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         9197861                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      7629726303                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     5722659612                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.7                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2255284                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2255284                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2255284                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2255284                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      3473105                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      3473167                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      3473105                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      3473167                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5727933                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 878800658661                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 878806386594                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5727933                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 878800658661                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 878806386594                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      5728389                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      5728451                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      5728389                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      5728451                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606297                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606301                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606297                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606301                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 108074.207547                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 253030.259281                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 253027.391598                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 108074.207547                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 253030.259281                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 253027.391598                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      3469410                       # number of writebacks
system.cpu1.l2cache.writebacks::total         3469410                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      3473105                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      3473158                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      3473105                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      3473158                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5710284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 877644115029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 877649825313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5710284                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 877644115029                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 877649825313                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606297                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606300                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606297                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606300                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107741.207547                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 252697.259377                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 252695.047364                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107741.207547                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 252697.259377                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 252695.047364                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              3469410                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4859894                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4859894                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4859894                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4859894                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       867989                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       867989                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       867989                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       867989                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       172581                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       172581                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       204491                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       204492                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  24159886263                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  24159886263                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       377072                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       377073                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.542313                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.542314                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 118146.452719                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 118145.874963                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       204491                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       204491                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  24091791093                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  24091791093                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.542313                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.542311                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 117813.454348                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 117813.454348                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3268614                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3268675                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5727933                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 854640772398                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 854646500331                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      5351317                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      5351378                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.610806                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.610810                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 108074.207547                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 261468.858788                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 261465.731629                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3268614                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3268667                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5710284                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 853552323936                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 853558034220                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.610806                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.610808                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 107741.207547                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 261135.858788                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 261133.371561                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4094.482581                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          11456333                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         3473506                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.298204                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.873678                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.001267                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.004944                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.042546                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4093.560147                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000213                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.999404                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999630                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1260                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2707                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       186774850                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      186774850                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  85563357660                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-7862.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-7862.numOps                      0                       # Number of Ops committed
system.cpu1.thread-7862.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     59838348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        59838354                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     59838348                       # number of overall hits
system.cpu2.dcache.overall_hits::total       59838354                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5539125                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5539128                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5539126                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5539129                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 373315803840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 373315803840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 373315803840                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 373315803840                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            9                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     65377473                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     65377482                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            9                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     65377474                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     65377483                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.084725                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.084725                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.084725                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.084725                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 67396.168861                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67396.132359                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 67396.156693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67396.120191                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2282                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   108.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3952219                       # number of writebacks
system.cpu2.dcache.writebacks::total          3952219                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1557258                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1557258                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1557258                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1557258                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3981867                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3981867                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3981868                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3981868                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 197270948583                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 197270948583                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 197271049149                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 197271049149                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.060906                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060906                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.060906                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060906                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49542.324890                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49542.324890                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 49542.337704                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49542.337704                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3952219                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     48901882                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       48901884                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      5031597                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5031597                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 367301965032                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 367301965032                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     53933479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53933481                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.093293                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.093293                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 72999.082604                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72999.082604                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1557146                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1557146                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3474451                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3474451                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 191426363352                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 191426363352                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.064421                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.064421                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 55095.427552                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 55095.427552                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            4                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10936466                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10936470                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       507528                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       507531                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   6013838808                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6013838808                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11443994                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11444001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428571                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044349                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044349                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11849.274933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11849.204892                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          112                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       507416                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       507416                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5844585231                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5844585231                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044339                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044339                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 11518.330583                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11518.330583                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       100566                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       100566                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       100566                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       100566                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.881148                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           63841582                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3952731                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.151259                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.879626                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999765                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        526972595                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       526972595                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     51111061                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        51111081                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     51111061                       # number of overall hits
system.cpu2.icache.overall_hits::total       51111081                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          117                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           120                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          117                       # number of overall misses
system.cpu2.icache.overall_misses::total          120                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11333655                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11333655                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11333655                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11333655                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     51111178                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     51111201                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     51111178                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     51111201                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 96868.846154                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94447.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 96868.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94447.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           37                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8726265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8726265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8726265                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8726265                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 109078.312500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 109078.312500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 109078.312500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 109078.312500                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     51111061                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       51111081                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          117                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11333655                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11333655                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     51111178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     51111201                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 96868.846154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94447.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8726265                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8726265                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 109078.312500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 109078.312500                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           80.648906                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           51111164                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         615797.156627                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    77.648906                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.151658                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.157517                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        408889691                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       408889691                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        3474533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2594820                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      3126123                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        29223                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        29223                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        478281                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       478281                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      3474533                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11916127                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           11916293                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    505916800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           505922112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1768724                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              113198336                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       5750761                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000153                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.013760                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             5749990     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 665      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 106      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         5750761                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      5274283104                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.2                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3958506531                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2180218                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2180218                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2180218                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2180218                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           80                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1772510                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1772596                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           80                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1772510                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1772596                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8670987                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 185909100804                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 185917771791                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8670987                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 185909100804                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 185917771791                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           80                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3952728                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      3952814                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           80                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3952728                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      3952814                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448427                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448439                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448427                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448439                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 108387.337500                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 104884.655547                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 104884.458608                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 108387.337500                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 104884.655547                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 104884.458608                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1768724                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1768724                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1772509                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1772589                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1772509                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1772589                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8644347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 185318844984                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 185327489331                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8644347                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 185318844984                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 185327489331                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448427                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448437                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448427                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448437                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 108054.337500                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 104551.708896                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 104551.866976                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 108054.337500                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 104551.708896                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 104551.866976                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1768724                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2195172                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2195172                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2195172                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2195172                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1756954                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1756954                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1756954                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1756954                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        29223                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        29223                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        29223                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        29223                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       242678                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       242678                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       235600                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       235603                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4431177387                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4431177387                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       478278                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       478281                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.492601                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.492604                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 18808.053425                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 18807.813937                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       235599                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       235599                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4352712597                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4352712597                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.492598                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.492595                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18475.089440                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18475.089440                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1937540                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1937540                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1536910                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1536993                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8670987                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 181477923417                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 181486594404                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3474450                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      3474533                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.442346                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.442360                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 108387.337500                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 118079.733632                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 118078.998671                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1536910                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1536990                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8644347                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 180966132387                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 180974776734                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.442346                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.442359                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 108054.337500                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 117746.733632                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 117746.229145                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4086.987232                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           7934162                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1772820                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.475447                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.518822                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.014805                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.018222                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.213544                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4086.221839                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000127                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000052                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997613                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.997800                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3235                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       128719428                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      128719428                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  85563357660                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66103005                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66103006                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67503315                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67503316                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       427007                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        427009                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       577771                       # number of overall misses
system.cpu3.dcache.overall_misses::total       577773                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  54883482243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  54883482243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  54883482243                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  54883482243                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66530012                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66530015                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68081086                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68081089                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.006418                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006418                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.008487                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008487                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 128530.638240                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128530.036236                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 94991.756670                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94991.427850                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1256664                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3491                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   359.972501                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226879                       # number of writebacks
system.cpu3.dcache.writebacks::total           226879                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       219100                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       219100                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       219100                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       219100                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207907                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207907                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227473                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227473                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  22617616740                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22617616740                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  25105724475                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  25105724475                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003125                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003125                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003341                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003341                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 108787.182442                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108787.182442                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 110367.931469                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110367.931469                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226879                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50210408                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50210409                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       338079                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       338080                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  41417410464                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  41417410464                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50548487                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50548489                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006688                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006688                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 122508.083803                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122507.721439                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       219011                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       219011                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       119068                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       119068                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   9188297172                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9188297172                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 77168.485000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77168.485000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15892597                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15892597                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        88928                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        88929                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  13466071779                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13466071779                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15981525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15981526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 151426.679775                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 151424.976993                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           89                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        88839                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        88839                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  13429319568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13429319568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 151164.686320                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 151164.686320                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1400310                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1400310                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       150764                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       150764                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1551074                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1551074                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.097200                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.097200                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19566                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19566                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   2488107735                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   2488107735                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012614                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012614                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 127164.864305                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 127164.864305                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.495487                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67730812                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           227391                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           297.860566                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.002944                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.492543                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999009                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        544876103                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       544876103                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     68314701                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68314720                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     68314701                       # number of overall hits
system.cpu3.icache.overall_hits::total       68314720                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          437                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           440                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          437                       # number of overall misses
system.cpu3.icache.overall_misses::total          440                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     67643289                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     67643289                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     67643289                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     67643289                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     68315138                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68315160                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     68315138                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68315160                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 154790.135011                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153734.747727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 154790.135011                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153734.747727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          101                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          101                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          336                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          336                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     52506108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     52506108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     52506108                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     52506108                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 156268.178571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156268.178571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 156268.178571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156268.178571                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     68314701                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68314720                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          437                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     67643289                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     67643289                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     68315138                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68315160                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 154790.135011                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153734.747727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          101                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          336                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     52506108                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     52506108                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 156268.178571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156268.178571                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          327.526286                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           68315059                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              339                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         201519.348083                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   324.526286                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.633840                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.639700                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        546521619                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       546521619                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         138974                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       193639                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       133760                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           84                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           84                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         88756                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        88756                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       138974                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          673                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       681828                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             682501                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     29073216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29094592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       100526                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6433664                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        328334                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.002549                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.050426                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              327497     99.75%     99.75% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 837      0.25%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          328334                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       302512518                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         335996                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      227189583                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       123142                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         123143                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       123142                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        123143                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       104246                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       104581                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       104246                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       104581                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     52270677                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  24491312505                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  24543583182                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     52270677                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  24491312505                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  24543583182                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          331                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       227388                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227724                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          331                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       227388                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227724                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996979                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.458450                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.459245                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996979                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.458450                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.459245                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 158395.990909                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 234937.671517                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 234684.915826                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 158395.990909                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 234937.671517                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 234684.915826                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       100520                       # number of writebacks
system.cpu3.l2cache.writebacks::total          100520                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       104246                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       104576                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       104246                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       104576                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     52160787                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  24456598587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  24508759374                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     52160787                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  24456598587                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  24508759374                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996979                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.458450                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.459223                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996979                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.458450                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.459223                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 158062.990909                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 234604.671517                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 234363.136609                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 158062.990909                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 234604.671517                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 234363.136609                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               100520                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       138880                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       138880                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       138880                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       138880                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        87856                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        87856                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        87856                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        87856                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           84                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           84                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           84                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           84                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32808                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32808                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        55946                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        55947                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  13248876861                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  13248876861                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        88754                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        88755                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.630349                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.630353                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 236815.444554                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 236811.211700                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        55946                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        55946                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13230246843                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  13230246843                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.630349                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.630342                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 236482.444554                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 236482.444554                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        90334                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        90335                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        48300                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        48634                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     52270677                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11242435644                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  11294706321                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          331                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       138634                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       138969                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996979                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.348399                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.349963                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 158395.990909                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 232762.642733                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 232238.892976                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        48300                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        48630                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     52160787                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  11226351744                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  11278512531                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996979                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.348399                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.349934                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 158062.990909                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 232429.642733                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 231924.995497                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4042.480959                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            454544                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          104616                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.344880                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.290146                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.110436                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.883190                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4025.197188                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001047                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000027                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002657                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.982714                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.986934                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2241                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7377320                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7377320                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  85563357660                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5219699                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5874804                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       2642328                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1871206                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             611578                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            611577                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5219699                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1438595                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10415348                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5313517                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       309307                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                17476767                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61290304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    444299584                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    226619008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13102464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                745311360                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4574124                       # Total snoops (count)
system.l3bus.snoopTraffic                   172986752                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           10510005                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 10510005    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             10510005                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           5943525536                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           320945438                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          2320731668                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1180786302                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            69882008                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1541                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       165816                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data           52                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1007886                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          775                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1176071                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1541                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       165816                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data           52                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1007886                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          775                       # number of overall hits
system.l3cache.overall_hits::total            1176071                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       312959                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      3473053                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       764623                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       103471                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4655206                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       312959                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      3473053                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       764623                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       103471                       # number of overall misses
system.l3cache.overall_misses::total          4655206                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     81084501                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  75546323855                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5497830                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 863282271067                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      8310015                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 163920800195                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     50837778                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  24021258503                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 1126916383744                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     81084501                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  75546323855                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5497830                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 863282271067                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      8310015                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 163920800195                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     50837778                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  24021258503                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 1126916383744                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2148                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       478775                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      3473105                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1772509                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       104246                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         5831277                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2148                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       478775                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      3473105                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1772509                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       104246                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        5831277                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.282588                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.653666                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.999985                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.987500                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.431379                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.992566                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.798317                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.282588                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.653666                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.999985                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.987500                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.431379                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.992566                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.798317                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 133582.373970                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 241393.677303                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 103732.641509                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 248565.821215                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 105190.063291                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 214381.205110                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 154053.872727                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 232154.502257                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 242076.587748                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 133582.373970                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 241393.677303                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 103732.641509                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 248565.821215                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 105190.063291                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 214381.205110                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 154053.872727                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 232154.502257                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 242076.587748                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        2702918                       # number of writebacks
system.l3cache.writebacks::total              2702918                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       312959                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      3473053                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       764623                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       103471                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4655175                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       312959                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      3473053                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       764623                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       103471                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4655175                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     77041881                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  73462016915                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      5144850                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 840151744747                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7783875                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 158828411015                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     48639978                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  23332141643                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 1095912924904                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     77041881                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  73462016915                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      5144850                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 840151744747                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7783875                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 158828411015                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     48639978                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  23332141643                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 1095912924904                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.282588                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.653666                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999985                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.987500                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.431379                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.992566                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.798311                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.282588                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.653666                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999985                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.987500                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.431379                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.992566                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.798311                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 126922.373970                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 234733.677303                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97072.641509                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 241905.823132                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98530.063291                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 207721.205110                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 147393.872727                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 225494.502257                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 235418.201229                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 126922.373970                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 234733.677303                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97072.641509                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 241905.823132                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98530.063291                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 207721.205110                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 147393.872727                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 225494.502257                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 235418.201229                       # average overall mshr miss latency
system.l3cache.replacements                   4574124                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3171886                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3171886                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3171886                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3171886                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      2642328                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      2642328                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      2642328                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      2642328                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        47293                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           52                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       235232                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data            2                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           282579                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        68242                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       204439                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          367                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        55944                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         328999                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  13655186415                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  23269860113                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     74459464                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  13002099031                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  50001605023                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       115535                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       204491                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       235599                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        55946                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       611578                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.590661                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999746                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001558                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999964                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.537951                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 200099.446309                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 113822.999100                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 202886.822888                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 232412.752592                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 151981.024328                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        68242                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       204439                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          367                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        55944                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       328992                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  13200694695                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  21908303033                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     72015244                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  12629511991                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  47810524963                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.590661                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999746                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001558                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999964                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.537940                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 193439.446309                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 107163.031677                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 196226.822888                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 225752.752592                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 145324.278289                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1541                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       118523                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       772654                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          773                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       893492                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       244717                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      3268614                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       764256                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        47527                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      4326207                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     81084501                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  61891137440                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5497830                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 840012410954                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8310015                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 163846340731                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     50837778                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11019159472                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 1076914778721                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2148                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       363240                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3268614                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1536910                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        48300                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5219699                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.282588                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.673706                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.987500                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.497268                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.983996                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.828823                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 133582.373970                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 252909.023239                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 103732.641509                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 256993.456846                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 105190.063291                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 214386.724777                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 154053.872727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 231850.515959                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 248928.167034                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       244717                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3268614                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       764256                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        47527                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      4326183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     77041881                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  60261322220                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5144850                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 818243441714                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7783875                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 158756395771                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     48639978                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10702629652                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 1048102399941                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.282588                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.673706                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.987500                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.497268                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.983996                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.828818                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 126922.373970                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 246249.023239                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 97072.641509                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 250333.456846                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 98530.063291                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 207726.724777                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 147393.872727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 225190.515959                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 242269.547992                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64382.824019                       # Cycle average of tags in use
system.l3cache.tags.total_refs                6990285                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              5814214                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.202275                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719101528970                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64382.824019                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.982404                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.982404                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64019                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          234                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2718                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        32773                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        28294                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.976852                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            192142070                       # Number of tag accesses
system.l3cache.tags.data_accesses           192142070                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2702918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    312959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   3473053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    764621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    103470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000103587598                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168900                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168900                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5971756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2604337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4655175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2702918                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4655175                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2702918                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      12.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      74.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4655175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2702918                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  224924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  217795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  222914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  232913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  247028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  259289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  266609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  285196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  298300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 315960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 314881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 297593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 266131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 231476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 199060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 155277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 117513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  92554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  67905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  41698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  25000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  16273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  10570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   6251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   3870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  36765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  46501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  57794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  71434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  86718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 103168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 120146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 136493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 150490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 154876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  88339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  77744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  68979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  60645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  53957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  47994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  43161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  39428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  35918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  33285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  30735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  29060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  27612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  26251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  25169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  24462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  23819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  23441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  23070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  22681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  22374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  22274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  22088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  21907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  22048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  22260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  22554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  22818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  23880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  24749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  25806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  27342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  29132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  31362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  33888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 36685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 39202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 41142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 42838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 43739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 44241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 44084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 43753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 43646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 32726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 21205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 13907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  9116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    32                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       168900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.561634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.348786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.018400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       168898    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168900                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.079471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           168641     99.85%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               95      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168900                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               297931200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            172986752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3481.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2021.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85563243441                       # Total gap between requests
system.mem_ctrls.avgGap                      11628.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     20029376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    222275392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     48935744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6622080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    172983552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 454026.073491151503                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 234088214.058842331171                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 39643.133270232342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2597786847.803400993347                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 59090.708082044432                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 571924003.853175878525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 246834.603380691929                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 77393867.914546042681                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2021701062.940497159958                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       312959                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      3473053                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       764623                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       103471                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2702918                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     54291179                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  61709703382                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3157282                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 709513413159                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4823457                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 130089462349                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     36272608                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  19448199618                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6345046765051                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     89441.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    197181.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     59571.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    204290.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     61056.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    170135.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    109916.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    187957.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2347480.30                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     20029376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    222275328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     48935872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6622144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     297933120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    172986752                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    172986752                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       312959                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      3473052                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       764623                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       103471                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4655205                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2702918                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2702918                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         5236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       454026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    234088214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        39643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2597786100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        59091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    571925500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       246835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     77394616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3482017212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       454026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        39643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        59091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       246835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       807822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2021738462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2021738462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2021738462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         5236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       454026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    234088214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        39643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2597786100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        59091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    571925500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       246835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     77394616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5503755674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4655172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2702868                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       141400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       144306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       141424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       146977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       145423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       145841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       144917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       144145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       144255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       148310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       151885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       148479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       147409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       145321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       144946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       142614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       144920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       151559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       145806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       138761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       138107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       141853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       140972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       147383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       150199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       148095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       141417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       142943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       148215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       152836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       145618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       148836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        84243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        84311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        84461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        84417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        84700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        84006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        84540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        84757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        85288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        85110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        84613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        84435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        84413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        84712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        83730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        83966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        84035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        84944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        84586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        84721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        83976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        84549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        84575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        84026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        84351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        83877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        83760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        84446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        84830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        85292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        85120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        84078                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            839431054410                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15511033104                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       920859323034                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               180322.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          197814.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3016460                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             504576                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           18.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3836997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   122.729845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.421780                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.029253                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2751285     71.70%     71.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       742849     19.36%     91.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       125583      3.27%     94.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        60551      1.58%     95.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        37335      0.97%     96.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        25329      0.66%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        19643      0.51%     98.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        15078      0.39%     98.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        59344      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3836997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             297931008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          172983552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3481.992528                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2021.701063                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               47.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    11966663899.007935                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15909497210.577488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   19581128190.489555                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  10158718566.527868                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 30504629973.322571                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 72164889169.329651                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 406983605.414299                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  160692510614.664276                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1878.052657                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7706650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77856634733                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4326207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2702918                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1871206                       # Transaction distribution
system.membus.trans_dist::ReadExReq            328999                       # Transaction distribution
system.membus.trans_dist::ReadExResp           328998                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4326207                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     13884535                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     13884535                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               13884535                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    470919872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    470919872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               470919872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4655206                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4655206    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4655206                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          6673711523                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8522255857                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1298569                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       710208                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          329                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       365449                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         365421                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992338                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         162242                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       162268                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       162134                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          134                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           24                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        25436                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          308                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    256302294                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.588483                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.442982                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    199093319     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     22446028      8.76%     86.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12185671      4.75%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8769551      3.42%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4919921      1.92%     96.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2890672      1.13%     97.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1807395      0.71%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       791830      0.31%     98.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      3397907      1.33%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    256302294                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    120929775                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     150829503                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           67376762                       # Number of memory references committed
system.switch_cpus0.commit.loads             58153394                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1297999                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         122080262                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           81347489                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       162152                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     25442936     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       547263      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       405380      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       243228      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     31741032     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        40538      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       223219      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        60807      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     24748338     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     13419736      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1602003      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     44733658     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      7621365      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    150829503                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      3397907                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles       131295746                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    100491758                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23886945                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       630016                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          1496                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       365436                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     150862223                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           58163475                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            9224377                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2994073                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               506725                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles    139287296                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             120971718                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1298569                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       689797                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            117017496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           3034                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         12310513                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    256306309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.588693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.937678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       231478030     90.31%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          881442      0.34%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1468768      0.57%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2479025      0.97%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2816889      1.10%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1882785      0.73%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1242840      0.48%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          961011      0.37%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        13095519      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    256306309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.005054                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.470804                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           12310513                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             317341                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          10591                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1202                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1812                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         27849                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  85563367983                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          1496                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles       131769844                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       58112783                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         24014019                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     42407770                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     150856678                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         93379                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      16132435                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      25949101                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    144490897                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          429195036                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       146530511                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        202356051                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    144465306                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           25572                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5427498                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               403759326                       # The number of ROB reads
system.switch_cpus0.rob.writes              301713912                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        120929775                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          150829503                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1026678                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1017304                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3372                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       374121                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         374114                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998129                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       155653                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3367                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    256916501                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.665925                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.994557                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    219154647     85.30%     85.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     10904208      4.24%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4579476      1.78%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2988945      1.16%     92.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1853525      0.72%     93.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       888104      0.35%     93.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       828738      0.32%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       520827      0.20%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15198031      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    256916501                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    155472490                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     171087080                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           67700860                       # Number of memory references committed
system.switch_cpus1.commit.loads             48304954                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1023533                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         147629951                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           78165957                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     25028389     14.63%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        18432      0.01%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     48169871     28.16%     42.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       932349      0.54%     43.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     29237179     17.09%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     12927516      7.56%     67.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite        64516      0.04%     68.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35377438     20.68%     88.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19331390     11.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    171087080                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15198031                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         2866786                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    232301022                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         15535219                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6231451                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          3978                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       371269                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     171267246                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           48396893                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           19398734                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                51543                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2760                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        11273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             155800505                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1026678                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       374137                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            256923236                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           7966                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         13608358                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    256938492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.667254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.026264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       228248795     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         1618656      0.63%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1205875      0.47%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1748848      0.68%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3092503      1.20%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3890241      1.51%     93.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2353954      0.92%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2015729      0.78%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12763891      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    256938492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.003996                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.606353                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           13608358                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6071883                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          95145                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         1280                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         31637                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       2648260                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  85563367983                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          3978                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5556374                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      102599238                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         18962330                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    129816536                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     171249652                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      10282276                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      86698727                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      38066253                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    153526696                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          520471871                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       157955943                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        283610075                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    153390583                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          136112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33172946                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               412961203                       # The number of ROB reads
system.switch_cpus1.rob.writes              342507460                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        155472490                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          171087080                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       68399497                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     45408980                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2704281                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     23886932                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       23853698                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.860870                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        9487478                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8909785                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      8822513                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        87272                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        18411                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    168771305                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2704246                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    233115132                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.884639                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.155353                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    183296069     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     14068590      6.04%     84.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6060776      2.60%     87.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6402591      2.75%     90.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      4025842      1.73%     91.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1802299      0.77%     92.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1013336      0.43%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1935133      0.83%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     14510496      6.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    233115132                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    119701442                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     206222693                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52477608                       # Number of memory references committed
system.switch_cpus2.commit.loads             41033614                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          30824809                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          205978243                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      3976388                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       125644      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    152523424     73.96%     74.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       264148      0.13%     74.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       831869      0.40%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     41033614     19.90%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11443994      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    206222693                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     14510496                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8508002                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    182550666                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         55552962                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7611288                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2710179                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     22202233                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     415560714                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           64701305                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           17051208                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               730391                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               133683                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2239990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             257745283                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           68399497                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     42163689                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            251982900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        5420428                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         51111178                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           71                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    256933104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.737933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.883262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       174497780     67.92%     67.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6654220      2.59%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         5850265      2.28%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        10393042      4.05%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10156584      3.95%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5768054      2.24%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5518365      2.15%     85.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10336513      4.02%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27758281     10.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    256933104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.266201                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.003107                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           51111178                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           10766768                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       33189535                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       195780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7014                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       7747112                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         1006                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  85563367983                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2710179                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        11917219                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      154867261                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         58870676                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     28567757                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     401237308                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1473657                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12250998                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      21925809                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        177343                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    418702427                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1072536503                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       599056641                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    217365407                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       201336921                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         21618328                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               593598634                       # The number of ROB reads
system.switch_cpus2.rob.writes              773946736                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        119701442                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          206222693                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59622053                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48592020                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3031053                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40961763                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40866064                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.766370                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         183912                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       171372                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       155479                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        15893                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          780                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    254620775                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3030044                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    223501908                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.622629                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.391639                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    110535801     49.46%     49.46% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43627595     19.52%     68.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9766580      4.37%     73.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24809461     11.10%     84.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8335768      3.73%     88.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4520522      2.02%     90.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2187713      0.98%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1748242      0.78%     91.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     17970226      8.04%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    223501908                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     362660600                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52938163                       # Number of memory references committed
system.switch_cpus3.commit.loads             36975535                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29655698                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1283736                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          362659128                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        63870                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          752      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    300745823     82.93%     82.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8975862      2.48%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36333667     10.02%     95.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15320760      4.22%     99.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       641868      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       641868      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    362660600                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     17970226                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18843928                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    142044975                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         62268012                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30380619                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3309371                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     37095861                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1056                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     669851765                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2530                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59187084                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26336059                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37774                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1735                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      3002212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             511024554                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59622053                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41205455                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            250534073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6620812                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         68315138                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          207                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    256846907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.932576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.330270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       119734681     46.62%     46.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12466407      4.85%     51.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14895983      5.80%     57.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11158411      4.34%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11811841      4.60%     66.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14223927      5.54%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8355271      3.25%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4612172      1.80%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59588214     23.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    256846907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.232040                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.988832                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           68315177                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   60                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804615963602                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7067150                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32441775                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         6955                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19321                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21348436                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          3479                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  85563367983                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3309371                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30905314                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       67849871                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         80045079                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     74737270                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     651167986                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       105725                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40988122                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        152736                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      28304510                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    934610744                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1670484193                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1132370198                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6539474                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    534420157                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       400190477                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        124071451                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               819403781                       # The number of ROB reads
system.switch_cpus3.rob.writes             1267919505                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          362660600                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
