{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456997326581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456997326581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 06:28:46 2016 " "Processing started: Thu Mar 03 06:28:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456997326581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456997326581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unidade_de_controle -c unidade_de_controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off unidade_de_controle -c unidade_de_controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456997326581 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456997326922 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand unidade_de_controle.v(96) " "Verilog HDL syntax error at unidade_de_controle.v(96) near text \"begin\";  expecting an operand" {  } { { "unidade_de_controle.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/unidade_de_controle/unidade_de_controle.v" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456997326985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand unidade_de_controle.v(154) " "Verilog HDL syntax error at unidade_de_controle.v(154) near text \"begin\";  expecting an operand" {  } { { "unidade_de_controle.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/unidade_de_controle/unidade_de_controle.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456997326985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand unidade_de_controle.v(212) " "Verilog HDL syntax error at unidade_de_controle.v(212) near text \"begin\";  expecting an operand" {  } { { "unidade_de_controle.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/unidade_de_controle/unidade_de_controle.v" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456997326985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand unidade_de_controle.v(270) " "Verilog HDL syntax error at unidade_de_controle.v(270) near text \"begin\";  expecting an operand" {  } { { "unidade_de_controle.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/unidade_de_controle/unidade_de_controle.v" 270 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456997326985 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand unidade_de_controle.v(328) " "Verilog HDL syntax error at unidade_de_controle.v(328) near text \"begin\";  expecting an operand" {  } { { "unidade_de_controle.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/unidade_de_controle/unidade_de_controle.v" 328 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456997326985 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "unidade_de_controle unidade_de_controle.v(1) " "Ignored design unit \"unidade_de_controle\" at unidade_de_controle.v(1) due to previous errors" {  } { { "unidade_de_controle.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/unidade_de_controle/unidade_de_controle.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1456997326985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.v 0 0 " "Found 0 design units, including 0 entities, in source file unidade_de_controle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456997326985 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456997327028 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 03 06:28:47 2016 " "Processing ended: Thu Mar 03 06:28:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456997327028 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456997327028 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456997327028 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456997327028 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456997327642 ""}
