Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:31:12 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : memset
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  finish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  finish_reg/Q
                         net (fo=2, unplaced)         0.100     0.782    finish_OBUF
                                                                      r  finish_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.846 r  finish_i_1/O
                         net (fo=1, unplaced)         0.000     0.846    finish_i_1_n_1
                         FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  finish_reg/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    finish_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.275%)  route 0.104ns (38.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  var2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  var2_reg/Q
                         net (fo=3, unplaced)         0.104     0.785    var2_reg_n_1
                                                                      r  FSM_sequential_cur_state[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.849 r  FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.849    FSM_sequential_cur_state[1]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.275%)  route 0.104ns (38.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  var2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  var2_reg/Q
                         net (fo=3, unplaced)         0.104     0.785    var2_reg_n_1
                                                                      r  FSM_sequential_cur_state[2]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.064     0.849 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.849    FSM_sequential_cur_state[2]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            var2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.275%)  route 0.104ns (38.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  var2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  var2_reg/Q
                         net (fo=3, unplaced)         0.104     0.785    var2_reg_n_1
                                                                      r  var2_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.849 r  var2_i_1/O
                         net (fo=1, unplaced)         0.000     0.849    var2_i_1_n_1
                         FDRE                                         r  var2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  var2_reg/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    var2_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 exitcond_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.602%)  route 0.107ns (39.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  exitcond_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 f  exitcond_reg/Q
                         net (fo=4, unplaced)         0.107     0.788    exitcond
                                                                      f  FSM_sequential_cur_state[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.852 r  FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.852    FSM_sequential_cur_state[0]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 exitcond_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.602%)  route 0.107ns (39.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  exitcond_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  exitcond_reg/Q
                         net (fo=4, unplaced)         0.107     0.788    exitcond
                                                                      r  exitcond_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.852 r  exitcond_i_1/O
                         net (fo=1, unplaced)         0.000     0.852    exitcond_i_1_n_1
                         FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  exitcond_reg/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    exitcond_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.253%)  route 0.118ns (41.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, unplaced)        0.118     0.799    cur_state[3]
                                                                      r  FSM_sequential_cur_state[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.863 r  FSM_sequential_cur_state[3]_i_2/O
                         net (fo=1, unplaced)         0.000     0.863    FSM_sequential_cur_state[3]_i_2_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[3]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    FSM_sequential_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.289%)  route 0.264ns (61.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 f  FSM_sequential_cur_state_reg[1]/Q
                         net (fo=11, unplaced)        0.118     0.799    cur_state[1]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.863 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.147     1.010    FSM_sequential_cur_state[3]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_CE)        0.012     0.606    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.289%)  route 0.264ns (61.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 f  FSM_sequential_cur_state_reg[1]/Q
                         net (fo=11, unplaced)        0.118     0.799    cur_state[1]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.863 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.147     1.010    FSM_sequential_cur_state[3]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_CE)        0.012     0.606    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.289%)  route 0.264ns (61.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.231     0.582    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 f  FSM_sequential_cur_state_reg[1]/Q
                         net (fo=11, unplaced)        0.118     0.799    cur_state[1]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.863 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.147     1.010    FSM_sequential_cur_state[3]_i_1_n_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.243     0.858    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_CE)        0.012     0.606    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.404    




