# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/pinout/projet_vhdl.csv
# Generated on: Thu Sep 23 11:22:35 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
Clock,Input,,,,PIN_E1,,,,,,
Enable,Input,,,,PIN_T11,,,,,,
Impulse,Output,,,,PIN_J2,,,,,,
Reset,Input,,,,PIN_J1,,,,,,
reset_reset_n,Unknown,PIN_J15,5,B5_N0,,,,,,,
leds_export[0],Unknown,PIN_A15,7,B7_N0,,,,,,,
leds_export[1],Unknown,PIN_A13,7,B7_N0,,,,,,,
leds_export[2],Unknown,PIN_B13,7,B7_N0,,,,,,,
leds_export[4],Unknown,PIN_D1,1,B1_N0,,,,,,,
leds_export[3],Unknown,PIN_A11,7,B7_N0,,,,,,,
leds_export[5],Unknown,PIN_F3,1,B1_N0,,,,,,,
leds_export[6],Unknown,PIN_B1,1,B1_N0,,,,,,,
leds_export[7],Unknown,PIN_L3,2,B2_N0,,,,,,,
clk_clk,Unknown,PIN_R8,3,B3_N0,,,,,,,
