# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Emma_2.srcs/sources_1/new/Instr_memory.vhd" \
"../../../../Emma_2.srcs/sim_1/new/Instr_Memory_tb.vhd" \

# Do not sort compile order
nosort
