
tdse-tpFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097fc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000898  08009910  08009910  0000a910  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1a8  0800a1a8  0000c208  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1a8  0800a1a8  0000b1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1b0  0800a1b0  0000c208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1b0  0800a1b0  0000b1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1b4  0800a1b4  0000b1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800a1b8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  20000208  0800a3c0  0000c208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000060c  0800a3c0  0000c60c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c7d  00000000  00000000  0000c231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b15  00000000  00000000  0001ceae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  0001f9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c79  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a678  00000000  00000000  00021631  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015270  00000000  00000000  0003bca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fbf8  00000000  00000000  00050f19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0b11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a50  00000000  00000000  000e0b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  000e65a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	080098f4 	.word	0x080098f4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	080098f4 	.word	0x080098f4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2uiz>:
 80010fc:	0042      	lsls	r2, r0, #1
 80010fe:	d20e      	bcs.n	800111e <__aeabi_f2uiz+0x22>
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001104:	d30b      	bcc.n	800111e <__aeabi_f2uiz+0x22>
 8001106:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d409      	bmi.n	8001124 <__aeabi_f2uiz+0x28>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001118:	fa23 f002 	lsr.w	r0, r3, r2
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2uiz+0x32>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d102      	bne.n	8001134 <__aeabi_f2uiz+0x38>
 800112e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001132:	4770      	bx	lr
 8001134:	f04f 0000 	mov.w	r0, #0
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <HAL_GPIO_EXTI_Callback>:
#include "Interrupts.h"
#include "MPU6050.h"
#include "main.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == INT_MPU6050_Pin)
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d101      	bne.n	8001150 <HAL_GPIO_EXTI_Callback+0x14>
    {
        MPU6050_HandleInterrupt();
 800114c:	f003 fa40 	bl	80045d0 <MPU6050_HandleInterrupt>
    }
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	initialise_monitor_handles();
 800115c:	f005 fa30 	bl	80065c0 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001160:	f000 fc00 	bl	8001964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001164:	f000 f828 	bl	80011b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001168:	f000 f938 	bl	80013dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800116c:	f000 f90c 	bl	8001388 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001170:	f000 f862 	bl	8001238 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001174:	f000 f88e 	bl	8001294 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	/* Application Init */
  app_init();
 8001178:	f003 fc44 	bl	8004a04 <app_init>
  while(MPU6050_Init(&hi2c1, 0) != HAL_OK){
 800117c:	e006      	b.n	800118c <main+0x34>
		printf("Error al inicializar MPU6050\n");
 800117e:	480b      	ldr	r0, [pc, #44]	@ (80011ac <main+0x54>)
 8001180:	f006 f8de 	bl	8007340 <puts>
		HAL_Delay(500);
 8001184:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001188:	f000 fc4e 	bl	8001a28 <HAL_Delay>
  while(MPU6050_Init(&hi2c1, 0) != HAL_OK){
 800118c:	2100      	movs	r1, #0
 800118e:	4808      	ldr	r0, [pc, #32]	@ (80011b0 <main+0x58>)
 8001190:	f003 f932 	bl	80043f8 <MPU6050_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f1      	bne.n	800117e <main+0x26>
  }
  printf("MPU6050 inicializado correctamente\n");
 800119a:	4806      	ldr	r0, [pc, #24]	@ (80011b4 <main+0x5c>)
 800119c:	f006 f8d0 	bl	8007340 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MPU6050_Process();
 80011a0:	f003 fa22 	bl	80045e8 <MPU6050_Process>

	  /* Application Update */
	  app_update();
 80011a4:	f003 fcf4 	bl	8004b90 <app_update>
	  MPU6050_Process();
 80011a8:	bf00      	nop
 80011aa:	e7f9      	b.n	80011a0 <main+0x48>
 80011ac:	08009910 	.word	0x08009910
 80011b0:	20000224 	.word	0x20000224
 80011b4:	08009930 	.word	0x08009930

080011b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b090      	sub	sp, #64	@ 0x40
 80011bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011be:	f107 0318 	add.w	r3, r7, #24
 80011c2:	2228      	movs	r2, #40	@ 0x28
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f006 f9ce 	bl	8007568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011da:	2302      	movs	r3, #2
 80011dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011de:	2301      	movs	r3, #1
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e2:	2310      	movs	r3, #16
 80011e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e6:	2302      	movs	r3, #2
 80011e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80011ea:	2300      	movs	r3, #0
 80011ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80011ee:	2300      	movs	r3, #0
 80011f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f2:	f107 0318 	add.w	r3, r7, #24
 80011f6:	4618      	mov	r0, r3
 80011f8:	f001 ff80 	bl	80030fc <HAL_RCC_OscConfig>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8001202:	f000 f9cd 	bl	80015a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001206:	230f      	movs	r3, #15
 8001208:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800120a:	2302      	movs	r3, #2
 800120c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001212:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001216:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	2100      	movs	r1, #0
 8001220:	4618      	mov	r0, r3
 8001222:	f002 f9ed 	bl	8003600 <HAL_RCC_ClockConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800122c:	f000 f9b8 	bl	80015a0 <Error_Handler>
  }
}
 8001230:	bf00      	nop
 8001232:	3740      	adds	r7, #64	@ 0x40
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800123c:	4b13      	ldr	r3, [pc, #76]	@ (800128c <MX_I2C1_Init+0x54>)
 800123e:	4a14      	ldr	r2, [pc, #80]	@ (8001290 <MX_I2C1_Init+0x58>)
 8001240:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 50000;
 8001242:	4b12      	ldr	r3, [pc, #72]	@ (800128c <MX_I2C1_Init+0x54>)
 8001244:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001248:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800124a:	4b10      	ldr	r3, [pc, #64]	@ (800128c <MX_I2C1_Init+0x54>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001250:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <MX_I2C1_Init+0x54>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001256:	4b0d      	ldr	r3, [pc, #52]	@ (800128c <MX_I2C1_Init+0x54>)
 8001258:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800125c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800125e:	4b0b      	ldr	r3, [pc, #44]	@ (800128c <MX_I2C1_Init+0x54>)
 8001260:	2200      	movs	r2, #0
 8001262:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001264:	4b09      	ldr	r3, [pc, #36]	@ (800128c <MX_I2C1_Init+0x54>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800126a:	4b08      	ldr	r3, [pc, #32]	@ (800128c <MX_I2C1_Init+0x54>)
 800126c:	2200      	movs	r2, #0
 800126e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <MX_I2C1_Init+0x54>)
 8001272:	2200      	movs	r2, #0
 8001274:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001276:	4805      	ldr	r0, [pc, #20]	@ (800128c <MX_I2C1_Init+0x54>)
 8001278:	f000 feda 	bl	8002030 <HAL_I2C_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001282:	f000 f98d 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000224 	.word	0x20000224
 8001290:	40005400 	.word	0x40005400

08001294 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	@ 0x28
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800129a:	f107 0320 	add.w	r3, r7, #32
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
 80012b0:	611a      	str	r2, [r3, #16]
 80012b2:	615a      	str	r2, [r3, #20]
 80012b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012b6:	4b33      	ldr	r3, [pc, #204]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012be:	4b31      	ldr	r3, [pc, #196]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012de:	4829      	ldr	r0, [pc, #164]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012e0:	f002 fb1c 	bl	800391c <HAL_TIM_PWM_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80012ea:	f000 f959 	bl	80015a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ee:	2300      	movs	r3, #0
 80012f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012f6:	f107 0320 	add.w	r3, r7, #32
 80012fa:	4619      	mov	r1, r3
 80012fc:	4821      	ldr	r0, [pc, #132]	@ (8001384 <MX_TIM2_Init+0xf0>)
 80012fe:	f002 ff3f 	bl	8004180 <HAL_TIMEx_MasterConfigSynchronization>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001308:	f000 f94a 	bl	80015a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800130c:	2360      	movs	r3, #96	@ 0x60
 800130e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	4619      	mov	r1, r3
 8001322:	4818      	ldr	r0, [pc, #96]	@ (8001384 <MX_TIM2_Init+0xf0>)
 8001324:	f002 fc50 	bl	8003bc8 <HAL_TIM_PWM_ConfigChannel>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800132e:	f000 f937 	bl	80015a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	2204      	movs	r2, #4
 8001336:	4619      	mov	r1, r3
 8001338:	4812      	ldr	r0, [pc, #72]	@ (8001384 <MX_TIM2_Init+0xf0>)
 800133a:	f002 fc45 	bl	8003bc8 <HAL_TIM_PWM_ConfigChannel>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001344:	f000 f92c 	bl	80015a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001348:	1d3b      	adds	r3, r7, #4
 800134a:	2208      	movs	r2, #8
 800134c:	4619      	mov	r1, r3
 800134e:	480d      	ldr	r0, [pc, #52]	@ (8001384 <MX_TIM2_Init+0xf0>)
 8001350:	f002 fc3a 	bl	8003bc8 <HAL_TIM_PWM_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 800135a:	f000 f921 	bl	80015a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	220c      	movs	r2, #12
 8001362:	4619      	mov	r1, r3
 8001364:	4807      	ldr	r0, [pc, #28]	@ (8001384 <MX_TIM2_Init+0xf0>)
 8001366:	f002 fc2f 	bl	8003bc8 <HAL_TIM_PWM_ConfigChannel>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001370:	f000 f916 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001374:	4803      	ldr	r0, [pc, #12]	@ (8001384 <MX_TIM2_Init+0xf0>)
 8001376:	f000 f9b7 	bl	80016e8 <HAL_TIM_MspPostInit>

}
 800137a:	bf00      	nop
 800137c:	3728      	adds	r7, #40	@ 0x28
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000278 	.word	0x20000278

08001388 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 800138e:	4a12      	ldr	r2, [pc, #72]	@ (80013d8 <MX_USART2_UART_Init+0x50>)
 8001390:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001392:	4b10      	ldr	r3, [pc, #64]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 8001394:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001398:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800139a:	4b0e      	ldr	r3, [pc, #56]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013a6:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013ac:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 80013ae:	220c      	movs	r2, #12
 80013b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b2:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013be:	4805      	ldr	r0, [pc, #20]	@ (80013d4 <MX_USART2_UART_Init+0x4c>)
 80013c0:	f002 ff3c 	bl	800423c <HAL_UART_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ca:	f000 f8e9 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200002c0 	.word	0x200002c0
 80013d8:	40004400 	.word	0x40004400

080013dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e2:	f107 0310 	add.w	r3, r7, #16
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f0:	4b66      	ldr	r3, [pc, #408]	@ (800158c <MX_GPIO_Init+0x1b0>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a65      	ldr	r2, [pc, #404]	@ (800158c <MX_GPIO_Init+0x1b0>)
 80013f6:	f043 0310 	orr.w	r3, r3, #16
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b63      	ldr	r3, [pc, #396]	@ (800158c <MX_GPIO_Init+0x1b0>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0310 	and.w	r3, r3, #16
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001408:	4b60      	ldr	r3, [pc, #384]	@ (800158c <MX_GPIO_Init+0x1b0>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a5f      	ldr	r2, [pc, #380]	@ (800158c <MX_GPIO_Init+0x1b0>)
 800140e:	f043 0320 	orr.w	r3, r3, #32
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b5d      	ldr	r3, [pc, #372]	@ (800158c <MX_GPIO_Init+0x1b0>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0320 	and.w	r3, r3, #32
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001420:	4b5a      	ldr	r3, [pc, #360]	@ (800158c <MX_GPIO_Init+0x1b0>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	4a59      	ldr	r2, [pc, #356]	@ (800158c <MX_GPIO_Init+0x1b0>)
 8001426:	f043 0304 	orr.w	r3, r3, #4
 800142a:	6193      	str	r3, [r2, #24]
 800142c:	4b57      	ldr	r3, [pc, #348]	@ (800158c <MX_GPIO_Init+0x1b0>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001438:	4b54      	ldr	r3, [pc, #336]	@ (800158c <MX_GPIO_Init+0x1b0>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	4a53      	ldr	r2, [pc, #332]	@ (800158c <MX_GPIO_Init+0x1b0>)
 800143e:	f043 0308 	orr.w	r3, r3, #8
 8001442:	6193      	str	r3, [r2, #24]
 8001444:	4b51      	ldr	r3, [pc, #324]	@ (800158c <MX_GPIO_Init+0x1b0>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	f003 0308 	and.w	r3, r3, #8
 800144c:	603b      	str	r3, [r7, #0]
 800144e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|D7_Pin|D8_Pin|D6_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
 8001456:	484e      	ldr	r0, [pc, #312]	@ (8001590 <MX_GPIO_Init+0x1b4>)
 8001458:	f000 fdb9 	bl	8001fce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	2180      	movs	r1, #128	@ 0x80
 8001460:	484c      	ldr	r0, [pc, #304]	@ (8001594 <MX_GPIO_Init+0x1b8>)
 8001462:	f000 fdb4 	bl	8001fce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2130      	movs	r1, #48	@ 0x30
 800146a:	484b      	ldr	r0, [pc, #300]	@ (8001598 <MX_GPIO_Init+0x1bc>)
 800146c:	f000 fdaf 	bl	8001fce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001470:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001476:	4b49      	ldr	r3, [pc, #292]	@ (800159c <MX_GPIO_Init+0x1c0>)
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	4619      	mov	r1, r3
 8001484:	4843      	ldr	r0, [pc, #268]	@ (8001594 <MX_GPIO_Init+0x1b8>)
 8001486:	f000 fc07 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 D6_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|D6_Pin;
 800148a:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 800148e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001490:	2301      	movs	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2302      	movs	r3, #2
 800149a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	4619      	mov	r1, r3
 80014a2:	483b      	ldr	r0, [pc, #236]	@ (8001590 <MX_GPIO_Init+0x1b4>)
 80014a4:	f000 fbf8 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : D12_Pin D11_Pin */
  GPIO_InitStruct.Pin = D12_Pin|D11_Pin;
 80014a8:	23c0      	movs	r3, #192	@ 0xc0
 80014aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	f107 0310 	add.w	r3, r7, #16
 80014b8:	4619      	mov	r1, r3
 80014ba:	4835      	ldr	r0, [pc, #212]	@ (8001590 <MX_GPIO_Init+0x1b4>)
 80014bc:	f000 fbec 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_MPU6050_Pin */
  GPIO_InitStruct.Pin = INT_MPU6050_Pin;
 80014c0:	2301      	movs	r3, #1
 80014c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014c4:	4b35      	ldr	r3, [pc, #212]	@ (800159c <MX_GPIO_Init+0x1c0>)
 80014c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_MPU6050_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 0310 	add.w	r3, r7, #16
 80014d0:	4619      	mov	r1, r3
 80014d2:	4831      	ldr	r0, [pc, #196]	@ (8001598 <MX_GPIO_Init+0x1bc>)
 80014d4:	f000 fbe0 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : D2_Pin */
  GPIO_InitStruct.Pin = D2_Pin;
 80014d8:	2340      	movs	r3, #64	@ 0x40
 80014da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(D2_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 0310 	add.w	r3, r7, #16
 80014e8:	4619      	mov	r1, r3
 80014ea:	482a      	ldr	r0, [pc, #168]	@ (8001594 <MX_GPIO_Init+0x1b8>)
 80014ec:	f000 fbd4 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : D9_Pin */
  GPIO_InitStruct.Pin = D9_Pin;
 80014f0:	2380      	movs	r3, #128	@ 0x80
 80014f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f4:	2301      	movs	r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014f8:	2301      	movs	r3, #1
 80014fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fc:	2302      	movs	r3, #2
 80014fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D9_GPIO_Port, &GPIO_InitStruct);
 8001500:	f107 0310 	add.w	r3, r7, #16
 8001504:	4619      	mov	r1, r3
 8001506:	4823      	ldr	r0, [pc, #140]	@ (8001594 <MX_GPIO_Init+0x1b8>)
 8001508:	f000 fbc6 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D8_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D8_Pin;
 800150c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001510:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001512:	2301      	movs	r3, #1
 8001514:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001516:	2301      	movs	r3, #1
 8001518:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151a:	2302      	movs	r3, #2
 800151c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151e:	f107 0310 	add.w	r3, r7, #16
 8001522:	4619      	mov	r1, r3
 8001524:	481a      	ldr	r0, [pc, #104]	@ (8001590 <MX_GPIO_Init+0x1b4>)
 8001526:	f000 fbb7 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : D5_Pin */
  GPIO_InitStruct.Pin = D5_Pin;
 800152a:	2310      	movs	r3, #16
 800152c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152e:	2301      	movs	r3, #1
 8001530:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001532:	2301      	movs	r3, #1
 8001534:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001536:	2302      	movs	r3, #2
 8001538:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D5_GPIO_Port, &GPIO_InitStruct);
 800153a:	f107 0310 	add.w	r3, r7, #16
 800153e:	4619      	mov	r1, r3
 8001540:	4815      	ldr	r0, [pc, #84]	@ (8001598 <MX_GPIO_Init+0x1bc>)
 8001542:	f000 fba9 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : D4_Pin */
  GPIO_InitStruct.Pin = D4_Pin;
 8001546:	2320      	movs	r3, #32
 8001548:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154a:	2301      	movs	r3, #1
 800154c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2302      	movs	r3, #2
 8001554:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D4_GPIO_Port, &GPIO_InitStruct);
 8001556:	f107 0310 	add.w	r3, r7, #16
 800155a:	4619      	mov	r1, r3
 800155c:	480e      	ldr	r0, [pc, #56]	@ (8001598 <MX_GPIO_Init+0x1bc>)
 800155e:	f000 fb9b 	bl	8001c98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8001562:	2200      	movs	r2, #0
 8001564:	2103      	movs	r1, #3
 8001566:	2006      	movs	r0, #6
 8001568:	f000 fb59 	bl	8001c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800156c:	2006      	movs	r0, #6
 800156e:	f000 fb72 	bl	8001c56 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	2028      	movs	r0, #40	@ 0x28
 8001578:	f000 fb51 	bl	8001c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800157c:	2028      	movs	r0, #40	@ 0x28
 800157e:	f000 fb6a 	bl	8001c56 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001582:	bf00      	nop
 8001584:	3720      	adds	r7, #32
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40021000 	.word	0x40021000
 8001590:	40010800 	.word	0x40010800
 8001594:	40011000 	.word	0x40011000
 8001598:	40010c00 	.word	0x40010c00
 800159c:	10110000 	.word	0x10110000

080015a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a4:	b672      	cpsid	i
}
 80015a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <Error_Handler+0x8>

080015ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015b2:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <HAL_MspInit+0x5c>)
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	4a14      	ldr	r2, [pc, #80]	@ (8001608 <HAL_MspInit+0x5c>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6193      	str	r3, [r2, #24]
 80015be:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <HAL_MspInit+0x5c>)
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <HAL_MspInit+0x5c>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001608 <HAL_MspInit+0x5c>)
 80015d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015d4:	61d3      	str	r3, [r2, #28]
 80015d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <HAL_MspInit+0x5c>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015e2:	4b0a      	ldr	r3, [pc, #40]	@ (800160c <HAL_MspInit+0x60>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	4a04      	ldr	r2, [pc, #16]	@ (800160c <HAL_MspInit+0x60>)
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015fe:	bf00      	nop
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	40021000 	.word	0x40021000
 800160c:	40010000 	.word	0x40010000

08001610 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	@ 0x28
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a1d      	ldr	r2, [pc, #116]	@ (80016a0 <HAL_I2C_MspInit+0x90>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d132      	bne.n	8001696 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001630:	4b1c      	ldr	r3, [pc, #112]	@ (80016a4 <HAL_I2C_MspInit+0x94>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	4a1b      	ldr	r2, [pc, #108]	@ (80016a4 <HAL_I2C_MspInit+0x94>)
 8001636:	f043 0308 	orr.w	r3, r3, #8
 800163a:	6193      	str	r3, [r2, #24]
 800163c:	4b19      	ldr	r3, [pc, #100]	@ (80016a4 <HAL_I2C_MspInit+0x94>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	f003 0308 	and.w	r3, r3, #8
 8001644:	613b      	str	r3, [r7, #16]
 8001646:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001648:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800164c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800164e:	2312      	movs	r3, #18
 8001650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001652:	2303      	movs	r3, #3
 8001654:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	4619      	mov	r1, r3
 800165c:	4812      	ldr	r0, [pc, #72]	@ (80016a8 <HAL_I2C_MspInit+0x98>)
 800165e:	f000 fb1b 	bl	8001c98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001662:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <HAL_I2C_MspInit+0x9c>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	627b      	str	r3, [r7, #36]	@ 0x24
 8001668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001672:	f043 0302 	orr.w	r3, r3, #2
 8001676:	627b      	str	r3, [r7, #36]	@ 0x24
 8001678:	4a0c      	ldr	r2, [pc, #48]	@ (80016ac <HAL_I2C_MspInit+0x9c>)
 800167a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800167e:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <HAL_I2C_MspInit+0x94>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4a08      	ldr	r2, [pc, #32]	@ (80016a4 <HAL_I2C_MspInit+0x94>)
 8001684:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001688:	61d3      	str	r3, [r2, #28]
 800168a:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <HAL_I2C_MspInit+0x94>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001696:	bf00      	nop
 8001698:	3728      	adds	r7, #40	@ 0x28
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40005400 	.word	0x40005400
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010c00 	.word	0x40010c00
 80016ac:	40010000 	.word	0x40010000

080016b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016c0:	d10b      	bne.n	80016da <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016c2:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <HAL_TIM_PWM_MspInit+0x34>)
 80016c4:	69db      	ldr	r3, [r3, #28]
 80016c6:	4a07      	ldr	r2, [pc, #28]	@ (80016e4 <HAL_TIM_PWM_MspInit+0x34>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	61d3      	str	r3, [r2, #28]
 80016ce:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <HAL_TIM_PWM_MspInit+0x34>)
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80016da:	bf00      	nop
 80016dc:	3714      	adds	r7, #20
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr
 80016e4:	40021000 	.word	0x40021000

080016e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	@ 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001706:	d142      	bne.n	800178e <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001708:	4b23      	ldr	r3, [pc, #140]	@ (8001798 <HAL_TIM_MspPostInit+0xb0>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	4a22      	ldr	r2, [pc, #136]	@ (8001798 <HAL_TIM_MspPostInit+0xb0>)
 800170e:	f043 0304 	orr.w	r3, r3, #4
 8001712:	6193      	str	r3, [r2, #24]
 8001714:	4b20      	ldr	r3, [pc, #128]	@ (8001798 <HAL_TIM_MspPostInit+0xb0>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	f003 0304 	and.w	r3, r3, #4
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001720:	4b1d      	ldr	r3, [pc, #116]	@ (8001798 <HAL_TIM_MspPostInit+0xb0>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	4a1c      	ldr	r2, [pc, #112]	@ (8001798 <HAL_TIM_MspPostInit+0xb0>)
 8001726:	f043 0308 	orr.w	r3, r3, #8
 800172a:	6193      	str	r3, [r2, #24]
 800172c:	4b1a      	ldr	r3, [pc, #104]	@ (8001798 <HAL_TIM_MspPostInit+0xb0>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f003 0308 	and.w	r3, r3, #8
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001738:	2303      	movs	r3, #3
 800173a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173c:	2302      	movs	r3, #2
 800173e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	2302      	movs	r3, #2
 8001742:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	4619      	mov	r1, r3
 800174a:	4814      	ldr	r0, [pc, #80]	@ (800179c <HAL_TIM_MspPostInit+0xb4>)
 800174c:	f000 faa4 	bl	8001c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001750:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175a:	2302      	movs	r3, #2
 800175c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	480e      	ldr	r0, [pc, #56]	@ (80017a0 <HAL_TIM_MspPostInit+0xb8>)
 8001766:	f000 fa97 	bl	8001c98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800176a:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <HAL_TIM_MspPostInit+0xbc>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001772:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001776:	627b      	str	r3, [r7, #36]	@ 0x24
 8001778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800177e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001782:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
 8001788:	4a06      	ldr	r2, [pc, #24]	@ (80017a4 <HAL_TIM_MspPostInit+0xbc>)
 800178a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800178e:	bf00      	nop
 8001790:	3728      	adds	r7, #40	@ 0x28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40021000 	.word	0x40021000
 800179c:	40010800 	.word	0x40010800
 80017a0:	40010c00 	.word	0x40010c00
 80017a4:	40010000 	.word	0x40010000

080017a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a15      	ldr	r2, [pc, #84]	@ (8001818 <HAL_UART_MspInit+0x70>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d123      	bne.n	8001810 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017c8:	4b14      	ldr	r3, [pc, #80]	@ (800181c <HAL_UART_MspInit+0x74>)
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	4a13      	ldr	r2, [pc, #76]	@ (800181c <HAL_UART_MspInit+0x74>)
 80017ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017d2:	61d3      	str	r3, [r2, #28]
 80017d4:	4b11      	ldr	r3, [pc, #68]	@ (800181c <HAL_UART_MspInit+0x74>)
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	4b0e      	ldr	r3, [pc, #56]	@ (800181c <HAL_UART_MspInit+0x74>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	4a0d      	ldr	r2, [pc, #52]	@ (800181c <HAL_UART_MspInit+0x74>)
 80017e6:	f043 0304 	orr.w	r3, r3, #4
 80017ea:	6193      	str	r3, [r2, #24]
 80017ec:	4b0b      	ldr	r3, [pc, #44]	@ (800181c <HAL_UART_MspInit+0x74>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017f8:	230c      	movs	r3, #12
 80017fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fc:	2302      	movs	r3, #2
 80017fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001800:	2302      	movs	r3, #2
 8001802:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	4619      	mov	r1, r3
 800180a:	4805      	ldr	r0, [pc, #20]	@ (8001820 <HAL_UART_MspInit+0x78>)
 800180c:	f000 fa44 	bl	8001c98 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001810:	bf00      	nop
 8001812:	3720      	adds	r7, #32
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40004400 	.word	0x40004400
 800181c:	40021000 	.word	0x40021000
 8001820:	40010800 	.word	0x40010800

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <NMI_Handler+0x4>

0800182c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <HardFault_Handler+0x4>

08001834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <MemManage_Handler+0x4>

0800183c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <BusFault_Handler+0x4>

08001844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <UsageFault_Handler+0x4>

0800184c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001874:	f000 f8bc 	bl	80019f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  	HAL_SYSTICK_IRQHandler();
 8001878:	f000 fa07 	bl	8001c8a <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_MPU6050_Pin);
 8001884:	2001      	movs	r0, #1
 8001886:	f000 fbbb 	bl	8002000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001892:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001896:	f000 fbb3 	bl	8002000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a8:	4a14      	ldr	r2, [pc, #80]	@ (80018fc <_sbrk+0x5c>)
 80018aa:	4b15      	ldr	r3, [pc, #84]	@ (8001900 <_sbrk+0x60>)
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b4:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <_sbrk+0x64>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d102      	bne.n	80018c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018bc:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <_sbrk+0x64>)
 80018be:	4a12      	ldr	r2, [pc, #72]	@ (8001908 <_sbrk+0x68>)
 80018c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018c2:	4b10      	ldr	r3, [pc, #64]	@ (8001904 <_sbrk+0x64>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d207      	bcs.n	80018e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018d0:	f005 fe9c 	bl	800760c <__errno>
 80018d4:	4603      	mov	r3, r0
 80018d6:	220c      	movs	r2, #12
 80018d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018de:	e009      	b.n	80018f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018e0:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <_sbrk+0x64>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018e6:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <_sbrk+0x64>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	4a05      	ldr	r2, [pc, #20]	@ (8001904 <_sbrk+0x64>)
 80018f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018f2:	68fb      	ldr	r3, [r7, #12]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20005000 	.word	0x20005000
 8001900:	00000400 	.word	0x00000400
 8001904:	20000308 	.word	0x20000308
 8001908:	20000610 	.word	0x20000610

0800190c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr

08001918 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001918:	f7ff fff8 	bl	800190c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800191c:	480b      	ldr	r0, [pc, #44]	@ (800194c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800191e:	490c      	ldr	r1, [pc, #48]	@ (8001950 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001920:	4a0c      	ldr	r2, [pc, #48]	@ (8001954 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001924:	e002      	b.n	800192c <LoopCopyDataInit>

08001926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800192a:	3304      	adds	r3, #4

0800192c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800192c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001930:	d3f9      	bcc.n	8001926 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001932:	4a09      	ldr	r2, [pc, #36]	@ (8001958 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001934:	4c09      	ldr	r4, [pc, #36]	@ (800195c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001938:	e001      	b.n	800193e <LoopFillZerobss>

0800193a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800193a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800193c:	3204      	adds	r2, #4

0800193e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001940:	d3fb      	bcc.n	800193a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001942:	f005 fe69 	bl	8007618 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001946:	f7ff fc07 	bl	8001158 <main>
  bx lr
 800194a:	4770      	bx	lr
  ldr r0, =_sdata
 800194c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001950:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8001954:	0800a1b8 	.word	0x0800a1b8
  ldr r2, =_sbss
 8001958:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 800195c:	2000060c 	.word	0x2000060c

08001960 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001960:	e7fe      	b.n	8001960 <ADC1_2_IRQHandler>
	...

08001964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001968:	4b08      	ldr	r3, [pc, #32]	@ (800198c <HAL_Init+0x28>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a07      	ldr	r2, [pc, #28]	@ (800198c <HAL_Init+0x28>)
 800196e:	f043 0310 	orr.w	r3, r3, #16
 8001972:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001974:	2003      	movs	r0, #3
 8001976:	f000 f947 	bl	8001c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800197a:	2000      	movs	r0, #0
 800197c:	f000 f808 	bl	8001990 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001980:	f7ff fe14 	bl	80015ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40022000 	.word	0x40022000

08001990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001998:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_InitTick+0x54>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <HAL_InitTick+0x58>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 f95f 	bl	8001c72 <HAL_SYSTICK_Config>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e00e      	b.n	80019dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b0f      	cmp	r3, #15
 80019c2:	d80a      	bhi.n	80019da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019c4:	2200      	movs	r2, #0
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019cc:	f000 f927 	bl	8001c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019d0:	4a06      	ldr	r2, [pc, #24]	@ (80019ec <HAL_InitTick+0x5c>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e000      	b.n	80019dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000000 	.word	0x20000000
 80019e8:	20000008 	.word	0x20000008
 80019ec:	20000004 	.word	0x20000004

080019f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <HAL_IncTick+0x1c>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b05      	ldr	r3, [pc, #20]	@ (8001a10 <HAL_IncTick+0x20>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4413      	add	r3, r2
 8001a00:	4a03      	ldr	r2, [pc, #12]	@ (8001a10 <HAL_IncTick+0x20>)
 8001a02:	6013      	str	r3, [r2, #0]
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	20000008 	.word	0x20000008
 8001a10:	2000030c 	.word	0x2000030c

08001a14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return uwTick;
 8001a18:	4b02      	ldr	r3, [pc, #8]	@ (8001a24 <HAL_GetTick+0x10>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	2000030c 	.word	0x2000030c

08001a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a30:	f7ff fff0 	bl	8001a14 <HAL_GetTick>
 8001a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a40:	d005      	beq.n	8001a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a42:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <HAL_Delay+0x44>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	461a      	mov	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a4e:	bf00      	nop
 8001a50:	f7ff ffe0 	bl	8001a14 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d8f7      	bhi.n	8001a50 <HAL_Delay+0x28>
  {
  }
}
 8001a60:	bf00      	nop
 8001a62:	bf00      	nop
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000008 	.word	0x20000008

08001a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	@ (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	60d3      	str	r3, [r2, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001abc:	4b04      	ldr	r3, [pc, #16]	@ (8001ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	f003 0307 	and.w	r3, r3, #7
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	db0b      	blt.n	8001afe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	f003 021f 	and.w	r2, r3, #31
 8001aec:	4906      	ldr	r1, [pc, #24]	@ (8001b08 <__NVIC_EnableIRQ+0x34>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	095b      	lsrs	r3, r3, #5
 8001af4:	2001      	movs	r0, #1
 8001af6:	fa00 f202 	lsl.w	r2, r0, r2
 8001afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	e000e100 	.word	0xe000e100

08001b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	6039      	str	r1, [r7, #0]
 8001b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	db0a      	blt.n	8001b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	490c      	ldr	r1, [pc, #48]	@ (8001b58 <__NVIC_SetPriority+0x4c>)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	0112      	lsls	r2, r2, #4
 8001b2c:	b2d2      	uxtb	r2, r2
 8001b2e:	440b      	add	r3, r1
 8001b30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b34:	e00a      	b.n	8001b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	4908      	ldr	r1, [pc, #32]	@ (8001b5c <__NVIC_SetPriority+0x50>)
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	3b04      	subs	r3, #4
 8001b44:	0112      	lsls	r2, r2, #4
 8001b46:	b2d2      	uxtb	r2, r2
 8001b48:	440b      	add	r3, r1
 8001b4a:	761a      	strb	r2, [r3, #24]
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	e000e100 	.word	0xe000e100
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b089      	sub	sp, #36	@ 0x24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	f1c3 0307 	rsb	r3, r3, #7
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	bf28      	it	cs
 8001b7e:	2304      	movcs	r3, #4
 8001b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3304      	adds	r3, #4
 8001b86:	2b06      	cmp	r3, #6
 8001b88:	d902      	bls.n	8001b90 <NVIC_EncodePriority+0x30>
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3b03      	subs	r3, #3
 8001b8e:	e000      	b.n	8001b92 <NVIC_EncodePriority+0x32>
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb2:	43d9      	mvns	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb8:	4313      	orrs	r3, r2
         );
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3724      	adds	r7, #36	@ 0x24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bd4:	d301      	bcc.n	8001bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e00f      	b.n	8001bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bda:	4a0a      	ldr	r2, [pc, #40]	@ (8001c04 <SysTick_Config+0x40>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be2:	210f      	movs	r1, #15
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001be8:	f7ff ff90 	bl	8001b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <SysTick_Config+0x40>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf2:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <SysTick_Config+0x40>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	e000e010 	.word	0xe000e010

08001c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ff2d 	bl	8001a70 <__NVIC_SetPriorityGrouping>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b086      	sub	sp, #24
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	4603      	mov	r3, r0
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c30:	f7ff ff42 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 8001c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	6978      	ldr	r0, [r7, #20]
 8001c3c:	f7ff ff90 	bl	8001b60 <NVIC_EncodePriority>
 8001c40:	4602      	mov	r2, r0
 8001c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c46:	4611      	mov	r1, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ff5f 	bl	8001b0c <__NVIC_SetPriority>
}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff ff35 	bl	8001ad4 <__NVIC_EnableIRQ>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ffa2 	bl	8001bc4 <SysTick_Config>
 8001c80:	4603      	mov	r3, r0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001c8e:	f002 ffe5 	bl	8004c5c <HAL_SYSTICK_Callback>
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b08b      	sub	sp, #44	@ 0x2c
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001caa:	e169      	b.n	8001f80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cac:	2201      	movs	r2, #1
 8001cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	69fa      	ldr	r2, [r7, #28]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	f040 8158 	bne.w	8001f7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4a9a      	ldr	r2, [pc, #616]	@ (8001f38 <HAL_GPIO_Init+0x2a0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d05e      	beq.n	8001d92 <HAL_GPIO_Init+0xfa>
 8001cd4:	4a98      	ldr	r2, [pc, #608]	@ (8001f38 <HAL_GPIO_Init+0x2a0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d875      	bhi.n	8001dc6 <HAL_GPIO_Init+0x12e>
 8001cda:	4a98      	ldr	r2, [pc, #608]	@ (8001f3c <HAL_GPIO_Init+0x2a4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d058      	beq.n	8001d92 <HAL_GPIO_Init+0xfa>
 8001ce0:	4a96      	ldr	r2, [pc, #600]	@ (8001f3c <HAL_GPIO_Init+0x2a4>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d86f      	bhi.n	8001dc6 <HAL_GPIO_Init+0x12e>
 8001ce6:	4a96      	ldr	r2, [pc, #600]	@ (8001f40 <HAL_GPIO_Init+0x2a8>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d052      	beq.n	8001d92 <HAL_GPIO_Init+0xfa>
 8001cec:	4a94      	ldr	r2, [pc, #592]	@ (8001f40 <HAL_GPIO_Init+0x2a8>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d869      	bhi.n	8001dc6 <HAL_GPIO_Init+0x12e>
 8001cf2:	4a94      	ldr	r2, [pc, #592]	@ (8001f44 <HAL_GPIO_Init+0x2ac>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d04c      	beq.n	8001d92 <HAL_GPIO_Init+0xfa>
 8001cf8:	4a92      	ldr	r2, [pc, #584]	@ (8001f44 <HAL_GPIO_Init+0x2ac>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d863      	bhi.n	8001dc6 <HAL_GPIO_Init+0x12e>
 8001cfe:	4a92      	ldr	r2, [pc, #584]	@ (8001f48 <HAL_GPIO_Init+0x2b0>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d046      	beq.n	8001d92 <HAL_GPIO_Init+0xfa>
 8001d04:	4a90      	ldr	r2, [pc, #576]	@ (8001f48 <HAL_GPIO_Init+0x2b0>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d85d      	bhi.n	8001dc6 <HAL_GPIO_Init+0x12e>
 8001d0a:	2b12      	cmp	r3, #18
 8001d0c:	d82a      	bhi.n	8001d64 <HAL_GPIO_Init+0xcc>
 8001d0e:	2b12      	cmp	r3, #18
 8001d10:	d859      	bhi.n	8001dc6 <HAL_GPIO_Init+0x12e>
 8001d12:	a201      	add	r2, pc, #4	@ (adr r2, 8001d18 <HAL_GPIO_Init+0x80>)
 8001d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d18:	08001d93 	.word	0x08001d93
 8001d1c:	08001d6d 	.word	0x08001d6d
 8001d20:	08001d7f 	.word	0x08001d7f
 8001d24:	08001dc1 	.word	0x08001dc1
 8001d28:	08001dc7 	.word	0x08001dc7
 8001d2c:	08001dc7 	.word	0x08001dc7
 8001d30:	08001dc7 	.word	0x08001dc7
 8001d34:	08001dc7 	.word	0x08001dc7
 8001d38:	08001dc7 	.word	0x08001dc7
 8001d3c:	08001dc7 	.word	0x08001dc7
 8001d40:	08001dc7 	.word	0x08001dc7
 8001d44:	08001dc7 	.word	0x08001dc7
 8001d48:	08001dc7 	.word	0x08001dc7
 8001d4c:	08001dc7 	.word	0x08001dc7
 8001d50:	08001dc7 	.word	0x08001dc7
 8001d54:	08001dc7 	.word	0x08001dc7
 8001d58:	08001dc7 	.word	0x08001dc7
 8001d5c:	08001d75 	.word	0x08001d75
 8001d60:	08001d89 	.word	0x08001d89
 8001d64:	4a79      	ldr	r2, [pc, #484]	@ (8001f4c <HAL_GPIO_Init+0x2b4>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d013      	beq.n	8001d92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d6a:	e02c      	b.n	8001dc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	623b      	str	r3, [r7, #32]
          break;
 8001d72:	e029      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	3304      	adds	r3, #4
 8001d7a:	623b      	str	r3, [r7, #32]
          break;
 8001d7c:	e024      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	3308      	adds	r3, #8
 8001d84:	623b      	str	r3, [r7, #32]
          break;
 8001d86:	e01f      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	330c      	adds	r3, #12
 8001d8e:	623b      	str	r3, [r7, #32]
          break;
 8001d90:	e01a      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d102      	bne.n	8001da0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	623b      	str	r3, [r7, #32]
          break;
 8001d9e:	e013      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d105      	bne.n	8001db4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001da8:	2308      	movs	r3, #8
 8001daa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69fa      	ldr	r2, [r7, #28]
 8001db0:	611a      	str	r2, [r3, #16]
          break;
 8001db2:	e009      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001db4:	2308      	movs	r3, #8
 8001db6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69fa      	ldr	r2, [r7, #28]
 8001dbc:	615a      	str	r2, [r3, #20]
          break;
 8001dbe:	e003      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	623b      	str	r3, [r7, #32]
          break;
 8001dc4:	e000      	b.n	8001dc8 <HAL_GPIO_Init+0x130>
          break;
 8001dc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	2bff      	cmp	r3, #255	@ 0xff
 8001dcc:	d801      	bhi.n	8001dd2 <HAL_GPIO_Init+0x13a>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	e001      	b.n	8001dd6 <HAL_GPIO_Init+0x13e>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3304      	adds	r3, #4
 8001dd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	2bff      	cmp	r3, #255	@ 0xff
 8001ddc:	d802      	bhi.n	8001de4 <HAL_GPIO_Init+0x14c>
 8001dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	e002      	b.n	8001dea <HAL_GPIO_Init+0x152>
 8001de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de6:	3b08      	subs	r3, #8
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	210f      	movs	r1, #15
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	fa01 f303 	lsl.w	r3, r1, r3
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	6a39      	ldr	r1, [r7, #32]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	fa01 f303 	lsl.w	r3, r1, r3
 8001e04:	431a      	orrs	r2, r3
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 80b1 	beq.w	8001f7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e18:	4b4d      	ldr	r3, [pc, #308]	@ (8001f50 <HAL_GPIO_Init+0x2b8>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	4a4c      	ldr	r2, [pc, #304]	@ (8001f50 <HAL_GPIO_Init+0x2b8>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	6193      	str	r3, [r2, #24]
 8001e24:	4b4a      	ldr	r3, [pc, #296]	@ (8001f50 <HAL_GPIO_Init+0x2b8>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e30:	4a48      	ldr	r2, [pc, #288]	@ (8001f54 <HAL_GPIO_Init+0x2bc>)
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	089b      	lsrs	r3, r3, #2
 8001e36:	3302      	adds	r3, #2
 8001e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e40:	f003 0303 	and.w	r3, r3, #3
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	220f      	movs	r2, #15
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	4013      	ands	r3, r2
 8001e52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a40      	ldr	r2, [pc, #256]	@ (8001f58 <HAL_GPIO_Init+0x2c0>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d013      	beq.n	8001e84 <HAL_GPIO_Init+0x1ec>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a3f      	ldr	r2, [pc, #252]	@ (8001f5c <HAL_GPIO_Init+0x2c4>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d00d      	beq.n	8001e80 <HAL_GPIO_Init+0x1e8>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a3e      	ldr	r2, [pc, #248]	@ (8001f60 <HAL_GPIO_Init+0x2c8>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d007      	beq.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f64 <HAL_GPIO_Init+0x2cc>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d101      	bne.n	8001e78 <HAL_GPIO_Init+0x1e0>
 8001e74:	2303      	movs	r3, #3
 8001e76:	e006      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e78:	2304      	movs	r3, #4
 8001e7a:	e004      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e002      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e80:	2301      	movs	r3, #1
 8001e82:	e000      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e84:	2300      	movs	r3, #0
 8001e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e88:	f002 0203 	and.w	r2, r2, #3
 8001e8c:	0092      	lsls	r2, r2, #2
 8001e8e:	4093      	lsls	r3, r2
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e96:	492f      	ldr	r1, [pc, #188]	@ (8001f54 <HAL_GPIO_Init+0x2bc>)
 8001e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9a:	089b      	lsrs	r3, r3, #2
 8001e9c:	3302      	adds	r3, #2
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d006      	beq.n	8001ebe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	492c      	ldr	r1, [pc, #176]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	608b      	str	r3, [r1, #8]
 8001ebc:	e006      	b.n	8001ecc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ebe:	4b2a      	ldr	r3, [pc, #168]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ec0:	689a      	ldr	r2, [r3, #8]
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	4928      	ldr	r1, [pc, #160]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d006      	beq.n	8001ee6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ed8:	4b23      	ldr	r3, [pc, #140]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	4922      	ldr	r1, [pc, #136]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	60cb      	str	r3, [r1, #12]
 8001ee4:	e006      	b.n	8001ef4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ee6:	4b20      	ldr	r3, [pc, #128]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	491e      	ldr	r1, [pc, #120]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d006      	beq.n	8001f0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f00:	4b19      	ldr	r3, [pc, #100]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	4918      	ldr	r1, [pc, #96]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	604b      	str	r3, [r1, #4]
 8001f0c:	e006      	b.n	8001f1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f0e:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	43db      	mvns	r3, r3
 8001f16:	4914      	ldr	r1, [pc, #80]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f18:	4013      	ands	r3, r2
 8001f1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d021      	beq.n	8001f6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f28:	4b0f      	ldr	r3, [pc, #60]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	490e      	ldr	r1, [pc, #56]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	600b      	str	r3, [r1, #0]
 8001f34:	e021      	b.n	8001f7a <HAL_GPIO_Init+0x2e2>
 8001f36:	bf00      	nop
 8001f38:	10320000 	.word	0x10320000
 8001f3c:	10310000 	.word	0x10310000
 8001f40:	10220000 	.word	0x10220000
 8001f44:	10210000 	.word	0x10210000
 8001f48:	10120000 	.word	0x10120000
 8001f4c:	10110000 	.word	0x10110000
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40010000 	.word	0x40010000
 8001f58:	40010800 	.word	0x40010800
 8001f5c:	40010c00 	.word	0x40010c00
 8001f60:	40011000 	.word	0x40011000
 8001f64:	40011400 	.word	0x40011400
 8001f68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	4909      	ldr	r1, [pc, #36]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f76:	4013      	ands	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f86:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f47f ae8e 	bne.w	8001cac <HAL_GPIO_Init+0x14>
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	372c      	adds	r7, #44	@ 0x2c
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	40010400 	.word	0x40010400

08001fa0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	887b      	ldrh	r3, [r7, #2]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d002      	beq.n	8001fbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	73fb      	strb	r3, [r7, #15]
 8001fbc:	e001      	b.n	8001fc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	807b      	strh	r3, [r7, #2]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fde:	787b      	ldrb	r3, [r7, #1]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fe4:	887a      	ldrh	r2, [r7, #2]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fea:	e003      	b.n	8001ff4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fec:	887b      	ldrh	r3, [r7, #2]
 8001fee:	041a      	lsls	r2, r3, #16
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	611a      	str	r2, [r3, #16]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr
	...

08002000 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800200a:	4b08      	ldr	r3, [pc, #32]	@ (800202c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800200c:	695a      	ldr	r2, [r3, #20]
 800200e:	88fb      	ldrh	r3, [r7, #6]
 8002010:	4013      	ands	r3, r2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d006      	beq.n	8002024 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002016:	4a05      	ldr	r2, [pc, #20]	@ (800202c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002018:	88fb      	ldrh	r3, [r7, #6]
 800201a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800201c:	88fb      	ldrh	r3, [r7, #6]
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff f88c 	bl	800113c <HAL_GPIO_EXTI_Callback>
  }
}
 8002024:	bf00      	nop
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40010400 	.word	0x40010400

08002030 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e12b      	b.n	800229a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff fada 	bl	8001610 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2224      	movs	r2, #36	@ 0x24
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002082:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002092:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002094:	f001 fbfc 	bl	8003890 <HAL_RCC_GetPCLK1Freq>
 8002098:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	4a81      	ldr	r2, [pc, #516]	@ (80022a4 <HAL_I2C_Init+0x274>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d807      	bhi.n	80020b4 <HAL_I2C_Init+0x84>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4a80      	ldr	r2, [pc, #512]	@ (80022a8 <HAL_I2C_Init+0x278>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	bf94      	ite	ls
 80020ac:	2301      	movls	r3, #1
 80020ae:	2300      	movhi	r3, #0
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	e006      	b.n	80020c2 <HAL_I2C_Init+0x92>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	4a7d      	ldr	r2, [pc, #500]	@ (80022ac <HAL_I2C_Init+0x27c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	bf94      	ite	ls
 80020bc:	2301      	movls	r3, #1
 80020be:	2300      	movhi	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e0e7      	b.n	800229a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4a78      	ldr	r2, [pc, #480]	@ (80022b0 <HAL_I2C_Init+0x280>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	0c9b      	lsrs	r3, r3, #18
 80020d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	4a6a      	ldr	r2, [pc, #424]	@ (80022a4 <HAL_I2C_Init+0x274>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d802      	bhi.n	8002104 <HAL_I2C_Init+0xd4>
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	3301      	adds	r3, #1
 8002102:	e009      	b.n	8002118 <HAL_I2C_Init+0xe8>
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800210a:	fb02 f303 	mul.w	r3, r2, r3
 800210e:	4a69      	ldr	r2, [pc, #420]	@ (80022b4 <HAL_I2C_Init+0x284>)
 8002110:	fba2 2303 	umull	r2, r3, r2, r3
 8002114:	099b      	lsrs	r3, r3, #6
 8002116:	3301      	adds	r3, #1
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	6812      	ldr	r2, [r2, #0]
 800211c:	430b      	orrs	r3, r1
 800211e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800212a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	495c      	ldr	r1, [pc, #368]	@ (80022a4 <HAL_I2C_Init+0x274>)
 8002134:	428b      	cmp	r3, r1
 8002136:	d819      	bhi.n	800216c <HAL_I2C_Init+0x13c>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	1e59      	subs	r1, r3, #1
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	fbb1 f3f3 	udiv	r3, r1, r3
 8002146:	1c59      	adds	r1, r3, #1
 8002148:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800214c:	400b      	ands	r3, r1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00a      	beq.n	8002168 <HAL_I2C_Init+0x138>
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1e59      	subs	r1, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002160:	3301      	adds	r3, #1
 8002162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002166:	e051      	b.n	800220c <HAL_I2C_Init+0x1dc>
 8002168:	2304      	movs	r3, #4
 800216a:	e04f      	b.n	800220c <HAL_I2C_Init+0x1dc>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d111      	bne.n	8002198 <HAL_I2C_Init+0x168>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	1e58      	subs	r0, r3, #1
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	440b      	add	r3, r1
 8002182:	fbb0 f3f3 	udiv	r3, r0, r3
 8002186:	3301      	adds	r3, #1
 8002188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800218c:	2b00      	cmp	r3, #0
 800218e:	bf0c      	ite	eq
 8002190:	2301      	moveq	r3, #1
 8002192:	2300      	movne	r3, #0
 8002194:	b2db      	uxtb	r3, r3
 8002196:	e012      	b.n	80021be <HAL_I2C_Init+0x18e>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	1e58      	subs	r0, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6859      	ldr	r1, [r3, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	0099      	lsls	r1, r3, #2
 80021a8:	440b      	add	r3, r1
 80021aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ae:	3301      	adds	r3, #1
 80021b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	bf0c      	ite	eq
 80021b8:	2301      	moveq	r3, #1
 80021ba:	2300      	movne	r3, #0
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <HAL_I2C_Init+0x196>
 80021c2:	2301      	movs	r3, #1
 80021c4:	e022      	b.n	800220c <HAL_I2C_Init+0x1dc>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10e      	bne.n	80021ec <HAL_I2C_Init+0x1bc>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	1e58      	subs	r0, r3, #1
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6859      	ldr	r1, [r3, #4]
 80021d6:	460b      	mov	r3, r1
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	440b      	add	r3, r1
 80021dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80021e0:	3301      	adds	r3, #1
 80021e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021ea:	e00f      	b.n	800220c <HAL_I2C_Init+0x1dc>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1e58      	subs	r0, r3, #1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	0099      	lsls	r1, r3, #2
 80021fc:	440b      	add	r3, r1
 80021fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002202:	3301      	adds	r3, #1
 8002204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002208:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	6809      	ldr	r1, [r1, #0]
 8002210:	4313      	orrs	r3, r2
 8002212:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69da      	ldr	r2, [r3, #28]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800223a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6911      	ldr	r1, [r2, #16]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	68d2      	ldr	r2, [r2, #12]
 8002246:	4311      	orrs	r1, r2
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	6812      	ldr	r2, [r2, #0]
 800224c:	430b      	orrs	r3, r1
 800224e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695a      	ldr	r2, [r3, #20]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 0201 	orr.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2220      	movs	r2, #32
 8002286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	000186a0 	.word	0x000186a0
 80022a8:	001e847f 	.word	0x001e847f
 80022ac:	003d08ff 	.word	0x003d08ff
 80022b0:	431bde83 	.word	0x431bde83
 80022b4:	10624dd3 	.word	0x10624dd3

080022b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b088      	sub	sp, #32
 80022bc:	af02      	add	r7, sp, #8
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	4608      	mov	r0, r1
 80022c2:	4611      	mov	r1, r2
 80022c4:	461a      	mov	r2, r3
 80022c6:	4603      	mov	r3, r0
 80022c8:	817b      	strh	r3, [r7, #10]
 80022ca:	460b      	mov	r3, r1
 80022cc:	813b      	strh	r3, [r7, #8]
 80022ce:	4613      	mov	r3, r2
 80022d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022d2:	f7ff fb9f 	bl	8001a14 <HAL_GetTick>
 80022d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b20      	cmp	r3, #32
 80022e2:	f040 80d9 	bne.w	8002498 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2319      	movs	r3, #25
 80022ec:	2201      	movs	r2, #1
 80022ee:	496d      	ldr	r1, [pc, #436]	@ (80024a4 <HAL_I2C_Mem_Write+0x1ec>)
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f000 fccd 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80022fc:	2302      	movs	r3, #2
 80022fe:	e0cc      	b.n	800249a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002306:	2b01      	cmp	r3, #1
 8002308:	d101      	bne.n	800230e <HAL_I2C_Mem_Write+0x56>
 800230a:	2302      	movs	r3, #2
 800230c:	e0c5      	b.n	800249a <HAL_I2C_Mem_Write+0x1e2>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	2b01      	cmp	r3, #1
 8002322:	d007      	beq.n	8002334 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0201 	orr.w	r2, r2, #1
 8002332:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002342:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2221      	movs	r2, #33	@ 0x21
 8002348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2240      	movs	r2, #64	@ 0x40
 8002350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a3a      	ldr	r2, [r7, #32]
 800235e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002364:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800236a:	b29a      	uxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4a4d      	ldr	r2, [pc, #308]	@ (80024a8 <HAL_I2C_Mem_Write+0x1f0>)
 8002374:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002376:	88f8      	ldrh	r0, [r7, #6]
 8002378:	893a      	ldrh	r2, [r7, #8]
 800237a:	8979      	ldrh	r1, [r7, #10]
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	9301      	str	r3, [sp, #4]
 8002380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	4603      	mov	r3, r0
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 fb04 	bl	8002994 <I2C_RequestMemoryWrite>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d052      	beq.n	8002438 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e081      	b.n	800249a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f000 fd92 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00d      	beq.n	80023c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	d107      	bne.n	80023be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e06b      	b.n	800249a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c6:	781a      	ldrb	r2, [r3, #0]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d2:	1c5a      	adds	r2, r3, #1
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023dc:	3b01      	subs	r3, #1
 80023de:	b29a      	uxth	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	3b01      	subs	r3, #1
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	695b      	ldr	r3, [r3, #20]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d11b      	bne.n	8002438 <HAL_I2C_Mem_Write+0x180>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002404:	2b00      	cmp	r3, #0
 8002406:	d017      	beq.n	8002438 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240c:	781a      	ldrb	r2, [r3, #0]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002422:	3b01      	subs	r3, #1
 8002424:	b29a      	uxth	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800242e:	b29b      	uxth	r3, r3
 8002430:	3b01      	subs	r3, #1
 8002432:	b29a      	uxth	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1aa      	bne.n	8002396 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f000 fd85 	bl	8002f54 <I2C_WaitOnBTFFlagUntilTimeout>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00d      	beq.n	800246c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002454:	2b04      	cmp	r3, #4
 8002456:	d107      	bne.n	8002468 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002466:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e016      	b.n	800249a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800247a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2220      	movs	r2, #32
 8002480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	e000      	b.n	800249a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002498:	2302      	movs	r3, #2
  }
}
 800249a:	4618      	mov	r0, r3
 800249c:	3718      	adds	r7, #24
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	00100002 	.word	0x00100002
 80024a8:	ffff0000 	.word	0xffff0000

080024ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08c      	sub	sp, #48	@ 0x30
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	4608      	mov	r0, r1
 80024b6:	4611      	mov	r1, r2
 80024b8:	461a      	mov	r2, r3
 80024ba:	4603      	mov	r3, r0
 80024bc:	817b      	strh	r3, [r7, #10]
 80024be:	460b      	mov	r3, r1
 80024c0:	813b      	strh	r3, [r7, #8]
 80024c2:	4613      	mov	r3, r2
 80024c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024ca:	f7ff faa3 	bl	8001a14 <HAL_GetTick>
 80024ce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2b20      	cmp	r3, #32
 80024da:	f040 8250 	bne.w	800297e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2319      	movs	r3, #25
 80024e4:	2201      	movs	r2, #1
 80024e6:	4982      	ldr	r1, [pc, #520]	@ (80026f0 <HAL_I2C_Mem_Read+0x244>)
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 fbd1 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80024f4:	2302      	movs	r3, #2
 80024f6:	e243      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d101      	bne.n	8002506 <HAL_I2C_Mem_Read+0x5a>
 8002502:	2302      	movs	r3, #2
 8002504:	e23c      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2201      	movs	r2, #1
 800250a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b01      	cmp	r3, #1
 800251a:	d007      	beq.n	800252c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 0201 	orr.w	r2, r2, #1
 800252a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800253a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2222      	movs	r2, #34	@ 0x22
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2240      	movs	r2, #64	@ 0x40
 8002548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002556:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800255c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002562:	b29a      	uxth	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4a62      	ldr	r2, [pc, #392]	@ (80026f4 <HAL_I2C_Mem_Read+0x248>)
 800256c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800256e:	88f8      	ldrh	r0, [r7, #6]
 8002570:	893a      	ldrh	r2, [r7, #8]
 8002572:	8979      	ldrh	r1, [r7, #10]
 8002574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002576:	9301      	str	r3, [sp, #4]
 8002578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	4603      	mov	r3, r0
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 fa9e 	bl	8002ac0 <I2C_RequestMemoryRead>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e1f8      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002592:	2b00      	cmp	r3, #0
 8002594:	d113      	bne.n	80025be <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	61fb      	str	r3, [r7, #28]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	61fb      	str	r3, [r7, #28]
 80025aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	e1cc      	b.n	8002958 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d11e      	bne.n	8002604 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80025d6:	b672      	cpsid	i
}
 80025d8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025da:	2300      	movs	r3, #0
 80025dc:	61bb      	str	r3, [r7, #24]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	695b      	ldr	r3, [r3, #20]
 80025e4:	61bb      	str	r3, [r7, #24]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	61bb      	str	r3, [r7, #24]
 80025ee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002600:	b662      	cpsie	i
}
 8002602:	e035      	b.n	8002670 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002608:	2b02      	cmp	r3, #2
 800260a:	d11e      	bne.n	800264a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800261a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800261c:	b672      	cpsid	i
}
 800261e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002644:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002646:	b662      	cpsie	i
}
 8002648:	e012      	b.n	8002670 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002658:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	613b      	str	r3, [r7, #16]
 800266e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002670:	e172      	b.n	8002958 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002676:	2b03      	cmp	r3, #3
 8002678:	f200 811f 	bhi.w	80028ba <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002680:	2b01      	cmp	r3, #1
 8002682:	d123      	bne.n	80026cc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002686:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 fcab 	bl	8002fe4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e173      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	691a      	ldr	r2, [r3, #16]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026aa:	1c5a      	adds	r2, r3, #1
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b4:	3b01      	subs	r3, #1
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80026ca:	e145      	b.n	8002958 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d152      	bne.n	800277a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d6:	9300      	str	r3, [sp, #0]
 80026d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026da:	2200      	movs	r2, #0
 80026dc:	4906      	ldr	r1, [pc, #24]	@ (80026f8 <HAL_I2C_Mem_Read+0x24c>)
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 fad6 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d008      	beq.n	80026fc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e148      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
 80026ee:	bf00      	nop
 80026f0:	00100002 	.word	0x00100002
 80026f4:	ffff0000 	.word	0xffff0000
 80026f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80026fc:	b672      	cpsid	i
}
 80026fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800270e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691a      	ldr	r2, [r3, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800272c:	3b01      	subs	r3, #1
 800272e:	b29a      	uxth	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002738:	b29b      	uxth	r3, r3
 800273a:	3b01      	subs	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002742:	b662      	cpsie	i
}
 8002744:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002762:	3b01      	subs	r3, #1
 8002764:	b29a      	uxth	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800276e:	b29b      	uxth	r3, r3
 8002770:	3b01      	subs	r3, #1
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002778:	e0ee      	b.n	8002958 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002780:	2200      	movs	r2, #0
 8002782:	4981      	ldr	r1, [pc, #516]	@ (8002988 <HAL_I2C_Mem_Read+0x4dc>)
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 fa83 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0f5      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80027a4:	b672      	cpsid	i
}
 80027a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	691a      	ldr	r2, [r3, #16]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	3b01      	subs	r3, #1
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80027da:	4b6c      	ldr	r3, [pc, #432]	@ (800298c <HAL_I2C_Mem_Read+0x4e0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	08db      	lsrs	r3, r3, #3
 80027e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002990 <HAL_I2C_Mem_Read+0x4e4>)
 80027e2:	fba2 2303 	umull	r2, r3, r2, r3
 80027e6:	0a1a      	lsrs	r2, r3, #8
 80027e8:	4613      	mov	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	00da      	lsls	r2, r3, #3
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80027fa:	6a3b      	ldr	r3, [r7, #32]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d118      	bne.n	8002832 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2220      	movs	r2, #32
 800280a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	f043 0220 	orr.w	r2, r3, #32
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002822:	b662      	cpsie	i
}
 8002824:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e0a6      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	695b      	ldr	r3, [r3, #20]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b04      	cmp	r3, #4
 800283e:	d1d9      	bne.n	80027f4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800284e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	691a      	ldr	r2, [r3, #16]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285a:	b2d2      	uxtb	r2, r2
 800285c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800286c:	3b01      	subs	r3, #1
 800286e:	b29a      	uxth	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002878:	b29b      	uxth	r3, r3
 800287a:	3b01      	subs	r3, #1
 800287c:	b29a      	uxth	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002882:	b662      	cpsie	i
}
 8002884:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	b2d2      	uxtb	r2, r2
 8002892:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	1c5a      	adds	r2, r3, #1
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028a2:	3b01      	subs	r3, #1
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	3b01      	subs	r3, #1
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028b8:	e04e      	b.n	8002958 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 fb90 	bl	8002fe4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e058      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	691a      	ldr	r2, [r3, #16]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ea:	3b01      	subs	r3, #1
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	f003 0304 	and.w	r3, r3, #4
 800290a:	2b04      	cmp	r3, #4
 800290c:	d124      	bne.n	8002958 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002912:	2b03      	cmp	r3, #3
 8002914:	d107      	bne.n	8002926 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002924:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	691a      	ldr	r2, [r3, #16]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	b2d2      	uxtb	r2, r2
 8002932:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002938:	1c5a      	adds	r2, r3, #1
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002942:	3b01      	subs	r3, #1
 8002944:	b29a      	uxth	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800294e:	b29b      	uxth	r3, r3
 8002950:	3b01      	subs	r3, #1
 8002952:	b29a      	uxth	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800295c:	2b00      	cmp	r3, #0
 800295e:	f47f ae88 	bne.w	8002672 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2220      	movs	r2, #32
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800297a:	2300      	movs	r3, #0
 800297c:	e000      	b.n	8002980 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800297e:	2302      	movs	r3, #2
  }
}
 8002980:	4618      	mov	r0, r3
 8002982:	3728      	adds	r7, #40	@ 0x28
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	00010004 	.word	0x00010004
 800298c:	20000000 	.word	0x20000000
 8002990:	14f8b589 	.word	0x14f8b589

08002994 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af02      	add	r7, sp, #8
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	4608      	mov	r0, r1
 800299e:	4611      	mov	r1, r2
 80029a0:	461a      	mov	r2, r3
 80029a2:	4603      	mov	r3, r0
 80029a4:	817b      	strh	r3, [r7, #10]
 80029a6:	460b      	mov	r3, r1
 80029a8:	813b      	strh	r3, [r7, #8]
 80029aa:	4613      	mov	r3, r2
 80029ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	6a3b      	ldr	r3, [r7, #32]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 f960 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00d      	beq.n	80029f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029e4:	d103      	bne.n	80029ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e05f      	b.n	8002ab2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029f2:	897b      	ldrh	r3, [r7, #10]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	6a3a      	ldr	r2, [r7, #32]
 8002a06:	492d      	ldr	r1, [pc, #180]	@ (8002abc <I2C_RequestMemoryWrite+0x128>)
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 f9bb 	bl	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e04c      	b.n	8002ab2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a30:	6a39      	ldr	r1, [r7, #32]
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 fa46 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00d      	beq.n	8002a5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	2b04      	cmp	r3, #4
 8002a44:	d107      	bne.n	8002a56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e02b      	b.n	8002ab2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a5a:	88fb      	ldrh	r3, [r7, #6]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d105      	bne.n	8002a6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a60:	893b      	ldrh	r3, [r7, #8]
 8002a62:	b2da      	uxtb	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	611a      	str	r2, [r3, #16]
 8002a6a:	e021      	b.n	8002ab0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002a6c:	893b      	ldrh	r3, [r7, #8]
 8002a6e:	0a1b      	lsrs	r3, r3, #8
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a7c:	6a39      	ldr	r1, [r7, #32]
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 fa20 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00d      	beq.n	8002aa6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d107      	bne.n	8002aa2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002aa0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e005      	b.n	8002ab2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002aa6:	893b      	ldrh	r3, [r7, #8]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	00010002 	.word	0x00010002

08002ac0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af02      	add	r7, sp, #8
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	4608      	mov	r0, r1
 8002aca:	4611      	mov	r1, r2
 8002acc:	461a      	mov	r2, r3
 8002ace:	4603      	mov	r3, r0
 8002ad0:	817b      	strh	r3, [r7, #10]
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	813b      	strh	r3, [r7, #8]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ae8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002af8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f8c2 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00d      	beq.n	8002b2e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b20:	d103      	bne.n	8002b2a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e0aa      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b2e:	897b      	ldrh	r3, [r7, #10]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	461a      	mov	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b40:	6a3a      	ldr	r2, [r7, #32]
 8002b42:	4952      	ldr	r1, [pc, #328]	@ (8002c8c <I2C_RequestMemoryRead+0x1cc>)
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f000 f91d 	bl	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e097      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b6c:	6a39      	ldr	r1, [r7, #32]
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f9a8 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00d      	beq.n	8002b96 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	d107      	bne.n	8002b92 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e076      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b96:	88fb      	ldrh	r3, [r7, #6]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d105      	bne.n	8002ba8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b9c:	893b      	ldrh	r3, [r7, #8]
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	611a      	str	r2, [r3, #16]
 8002ba6:	e021      	b.n	8002bec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ba8:	893b      	ldrh	r3, [r7, #8]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bb8:	6a39      	ldr	r1, [r7, #32]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f982 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00d      	beq.n	8002be2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d107      	bne.n	8002bde <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bdc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e050      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002be2:	893b      	ldrh	r3, [r7, #8]
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bee:	6a39      	ldr	r1, [r7, #32]
 8002bf0:	68f8      	ldr	r0, [r7, #12]
 8002bf2:	f000 f967 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00d      	beq.n	8002c18 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d107      	bne.n	8002c14 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e035      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c26:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	6a3b      	ldr	r3, [r7, #32]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 f82b 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00d      	beq.n	8002c5c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c4e:	d103      	bne.n	8002c58 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e013      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002c5c:	897b      	ldrh	r3, [r7, #10]
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	6a3a      	ldr	r2, [r7, #32]
 8002c70:	4906      	ldr	r1, [pc, #24]	@ (8002c8c <I2C_RequestMemoryRead+0x1cc>)
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f000 f886 	bl	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	00010002 	.word	0x00010002

08002c90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	603b      	str	r3, [r7, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ca0:	e048      	b.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ca8:	d044      	beq.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002caa:	f7fe feb3 	bl	8001a14 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d302      	bcc.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d139      	bne.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	0c1b      	lsrs	r3, r3, #16
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d10d      	bne.n	8002ce6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	43da      	mvns	r2, r3
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	e00c      	b.n	8002d00 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	43da      	mvns	r2, r3
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	bf0c      	ite	eq
 8002cf8:	2301      	moveq	r3, #1
 8002cfa:	2300      	movne	r3, #0
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	461a      	mov	r2, r3
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d116      	bne.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	f043 0220 	orr.w	r2, r3, #32
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e023      	b.n	8002d7c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	0c1b      	lsrs	r3, r3, #16
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d10d      	bne.n	8002d5a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	43da      	mvns	r2, r3
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	bf0c      	ite	eq
 8002d50:	2301      	moveq	r3, #1
 8002d52:	2300      	movne	r3, #0
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	461a      	mov	r2, r3
 8002d58:	e00c      	b.n	8002d74 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	43da      	mvns	r2, r3
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	4013      	ands	r3, r2
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	bf0c      	ite	eq
 8002d6c:	2301      	moveq	r3, #1
 8002d6e:	2300      	movne	r3, #0
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	461a      	mov	r2, r3
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d093      	beq.n	8002ca2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d92:	e071      	b.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002da2:	d123      	bne.n	8002dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002db2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002dbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd8:	f043 0204 	orr.w	r2, r3, #4
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e067      	b.n	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002df2:	d041      	beq.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df4:	f7fe fe0e 	bl	8001a14 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d302      	bcc.n	8002e0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d136      	bne.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	0c1b      	lsrs	r3, r3, #16
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d10c      	bne.n	8002e2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	43da      	mvns	r2, r3
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	bf14      	ite	ne
 8002e26:	2301      	movne	r3, #1
 8002e28:	2300      	moveq	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	e00b      	b.n	8002e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	43da      	mvns	r2, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	bf14      	ite	ne
 8002e40:	2301      	movne	r3, #1
 8002e42:	2300      	moveq	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d016      	beq.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	f043 0220 	orr.w	r2, r3, #32
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e021      	b.n	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	0c1b      	lsrs	r3, r3, #16
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d10c      	bne.n	8002e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	43da      	mvns	r2, r3
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	bf14      	ite	ne
 8002e94:	2301      	movne	r3, #1
 8002e96:	2300      	moveq	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	e00b      	b.n	8002eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	43da      	mvns	r2, r3
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bf14      	ite	ne
 8002eae:	2301      	movne	r3, #1
 8002eb0:	2300      	moveq	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f47f af6d 	bne.w	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ed0:	e034      	b.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f8e3 	bl	800309e <I2C_IsAcknowledgeFailed>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e034      	b.n	8002f4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ee8:	d028      	beq.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eea:	f7fe fd93 	bl	8001a14 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d302      	bcc.n	8002f00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d11d      	bne.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f0a:	2b80      	cmp	r3, #128	@ 0x80
 8002f0c:	d016      	beq.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2220      	movs	r2, #32
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f28:	f043 0220 	orr.w	r2, r3, #32
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e007      	b.n	8002f4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f46:	2b80      	cmp	r3, #128	@ 0x80
 8002f48:	d1c3      	bne.n	8002ed2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f60:	e034      	b.n	8002fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 f89b 	bl	800309e <I2C_IsAcknowledgeFailed>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e034      	b.n	8002fdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f78:	d028      	beq.n	8002fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f7a:	f7fe fd4b 	bl	8001a14 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d302      	bcc.n	8002f90 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d11d      	bne.n	8002fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	2b04      	cmp	r3, #4
 8002f9c:	d016      	beq.n	8002fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb8:	f043 0220 	orr.w	r2, r3, #32
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e007      	b.n	8002fdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d1c3      	bne.n	8002f62 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ff0:	e049      	b.n	8003086 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	f003 0310 	and.w	r3, r3, #16
 8002ffc:	2b10      	cmp	r3, #16
 8002ffe:	d119      	bne.n	8003034 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f06f 0210 	mvn.w	r2, #16
 8003008:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2220      	movs	r2, #32
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e030      	b.n	8003096 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003034:	f7fe fcee 	bl	8001a14 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	68ba      	ldr	r2, [r7, #8]
 8003040:	429a      	cmp	r2, r3
 8003042:	d302      	bcc.n	800304a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d11d      	bne.n	8003086 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d016      	beq.n	8003086 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f043 0220 	orr.w	r2, r3, #32
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e007      	b.n	8003096 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003090:	2b40      	cmp	r3, #64	@ 0x40
 8003092:	d1ae      	bne.n	8002ff2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800309e:	b480      	push	{r7}
 80030a0:	b083      	sub	sp, #12
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030b4:	d11b      	bne.n	80030ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80030be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2220      	movs	r2, #32
 80030ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	f043 0204 	orr.w	r2, r3, #4
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr
	...

080030fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e272      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 8087 	beq.w	800322a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800311c:	4b92      	ldr	r3, [pc, #584]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 030c 	and.w	r3, r3, #12
 8003124:	2b04      	cmp	r3, #4
 8003126:	d00c      	beq.n	8003142 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003128:	4b8f      	ldr	r3, [pc, #572]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f003 030c 	and.w	r3, r3, #12
 8003130:	2b08      	cmp	r3, #8
 8003132:	d112      	bne.n	800315a <HAL_RCC_OscConfig+0x5e>
 8003134:	4b8c      	ldr	r3, [pc, #560]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800313c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003140:	d10b      	bne.n	800315a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003142:	4b89      	ldr	r3, [pc, #548]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d06c      	beq.n	8003228 <HAL_RCC_OscConfig+0x12c>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d168      	bne.n	8003228 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e24c      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003162:	d106      	bne.n	8003172 <HAL_RCC_OscConfig+0x76>
 8003164:	4b80      	ldr	r3, [pc, #512]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a7f      	ldr	r2, [pc, #508]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 800316a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	e02e      	b.n	80031d0 <HAL_RCC_OscConfig+0xd4>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x98>
 800317a:	4b7b      	ldr	r3, [pc, #492]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a7a      	ldr	r2, [pc, #488]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003180:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	4b78      	ldr	r3, [pc, #480]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a77      	ldr	r2, [pc, #476]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 800318c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	e01d      	b.n	80031d0 <HAL_RCC_OscConfig+0xd4>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800319c:	d10c      	bne.n	80031b8 <HAL_RCC_OscConfig+0xbc>
 800319e:	4b72      	ldr	r3, [pc, #456]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a71      	ldr	r2, [pc, #452]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	4b6f      	ldr	r3, [pc, #444]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a6e      	ldr	r2, [pc, #440]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	e00b      	b.n	80031d0 <HAL_RCC_OscConfig+0xd4>
 80031b8:	4b6b      	ldr	r3, [pc, #428]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a6a      	ldr	r2, [pc, #424]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c2:	6013      	str	r3, [r2, #0]
 80031c4:	4b68      	ldr	r3, [pc, #416]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a67      	ldr	r2, [pc, #412]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d013      	beq.n	8003200 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d8:	f7fe fc1c 	bl	8001a14 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e0:	f7fe fc18 	bl	8001a14 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b64      	cmp	r3, #100	@ 0x64
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e200      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031f2:	4b5d      	ldr	r3, [pc, #372]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0f0      	beq.n	80031e0 <HAL_RCC_OscConfig+0xe4>
 80031fe:	e014      	b.n	800322a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003200:	f7fe fc08 	bl	8001a14 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003208:	f7fe fc04 	bl	8001a14 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b64      	cmp	r3, #100	@ 0x64
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e1ec      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800321a:	4b53      	ldr	r3, [pc, #332]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f0      	bne.n	8003208 <HAL_RCC_OscConfig+0x10c>
 8003226:	e000      	b.n	800322a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d063      	beq.n	80032fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003236:	4b4c      	ldr	r3, [pc, #304]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003242:	4b49      	ldr	r3, [pc, #292]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 030c 	and.w	r3, r3, #12
 800324a:	2b08      	cmp	r3, #8
 800324c:	d11c      	bne.n	8003288 <HAL_RCC_OscConfig+0x18c>
 800324e:	4b46      	ldr	r3, [pc, #280]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d116      	bne.n	8003288 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800325a:	4b43      	ldr	r3, [pc, #268]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d005      	beq.n	8003272 <HAL_RCC_OscConfig+0x176>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d001      	beq.n	8003272 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e1c0      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003272:	4b3d      	ldr	r3, [pc, #244]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	4939      	ldr	r1, [pc, #228]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003282:	4313      	orrs	r3, r2
 8003284:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003286:	e03a      	b.n	80032fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d020      	beq.n	80032d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003290:	4b36      	ldr	r3, [pc, #216]	@ (800336c <HAL_RCC_OscConfig+0x270>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003296:	f7fe fbbd 	bl	8001a14 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800329c:	e008      	b.n	80032b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800329e:	f7fe fbb9 	bl	8001a14 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e1a1      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f0      	beq.n	800329e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	4927      	ldr	r1, [pc, #156]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	600b      	str	r3, [r1, #0]
 80032d0:	e015      	b.n	80032fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032d2:	4b26      	ldr	r3, [pc, #152]	@ (800336c <HAL_RCC_OscConfig+0x270>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d8:	f7fe fb9c 	bl	8001a14 <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e0:	f7fe fb98 	bl	8001a14 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e180      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1f0      	bne.n	80032e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0308 	and.w	r3, r3, #8
 8003306:	2b00      	cmp	r3, #0
 8003308:	d03a      	beq.n	8003380 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d019      	beq.n	8003346 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003312:	4b17      	ldr	r3, [pc, #92]	@ (8003370 <HAL_RCC_OscConfig+0x274>)
 8003314:	2201      	movs	r2, #1
 8003316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003318:	f7fe fb7c 	bl	8001a14 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003320:	f7fe fb78 	bl	8001a14 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e160      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003332:	4b0d      	ldr	r3, [pc, #52]	@ (8003368 <HAL_RCC_OscConfig+0x26c>)
 8003334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d0f0      	beq.n	8003320 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800333e:	2001      	movs	r0, #1
 8003340:	f000 face 	bl	80038e0 <RCC_Delay>
 8003344:	e01c      	b.n	8003380 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003346:	4b0a      	ldr	r3, [pc, #40]	@ (8003370 <HAL_RCC_OscConfig+0x274>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800334c:	f7fe fb62 	bl	8001a14 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003352:	e00f      	b.n	8003374 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003354:	f7fe fb5e 	bl	8001a14 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d908      	bls.n	8003374 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e146      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
 8003366:	bf00      	nop
 8003368:	40021000 	.word	0x40021000
 800336c:	42420000 	.word	0x42420000
 8003370:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003374:	4b92      	ldr	r3, [pc, #584]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003378:	f003 0302 	and.w	r3, r3, #2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1e9      	bne.n	8003354 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0304 	and.w	r3, r3, #4
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 80a6 	beq.w	80034da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800338e:	2300      	movs	r3, #0
 8003390:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003392:	4b8b      	ldr	r3, [pc, #556]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003394:	69db      	ldr	r3, [r3, #28]
 8003396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10d      	bne.n	80033ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800339e:	4b88      	ldr	r3, [pc, #544]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	4a87      	ldr	r2, [pc, #540]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80033a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a8:	61d3      	str	r3, [r2, #28]
 80033aa:	4b85      	ldr	r3, [pc, #532]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b2:	60bb      	str	r3, [r7, #8]
 80033b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033b6:	2301      	movs	r3, #1
 80033b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ba:	4b82      	ldr	r3, [pc, #520]	@ (80035c4 <HAL_RCC_OscConfig+0x4c8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d118      	bne.n	80033f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033c6:	4b7f      	ldr	r3, [pc, #508]	@ (80035c4 <HAL_RCC_OscConfig+0x4c8>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a7e      	ldr	r2, [pc, #504]	@ (80035c4 <HAL_RCC_OscConfig+0x4c8>)
 80033cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033d2:	f7fe fb1f 	bl	8001a14 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033da:	f7fe fb1b 	bl	8001a14 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b64      	cmp	r3, #100	@ 0x64
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e103      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ec:	4b75      	ldr	r3, [pc, #468]	@ (80035c4 <HAL_RCC_OscConfig+0x4c8>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d106      	bne.n	800340e <HAL_RCC_OscConfig+0x312>
 8003400:	4b6f      	ldr	r3, [pc, #444]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	4a6e      	ldr	r2, [pc, #440]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	6213      	str	r3, [r2, #32]
 800340c:	e02d      	b.n	800346a <HAL_RCC_OscConfig+0x36e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10c      	bne.n	8003430 <HAL_RCC_OscConfig+0x334>
 8003416:	4b6a      	ldr	r3, [pc, #424]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	4a69      	ldr	r2, [pc, #420]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 800341c:	f023 0301 	bic.w	r3, r3, #1
 8003420:	6213      	str	r3, [r2, #32]
 8003422:	4b67      	ldr	r3, [pc, #412]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	4a66      	ldr	r2, [pc, #408]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003428:	f023 0304 	bic.w	r3, r3, #4
 800342c:	6213      	str	r3, [r2, #32]
 800342e:	e01c      	b.n	800346a <HAL_RCC_OscConfig+0x36e>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	2b05      	cmp	r3, #5
 8003436:	d10c      	bne.n	8003452 <HAL_RCC_OscConfig+0x356>
 8003438:	4b61      	ldr	r3, [pc, #388]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	4a60      	ldr	r2, [pc, #384]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 800343e:	f043 0304 	orr.w	r3, r3, #4
 8003442:	6213      	str	r3, [r2, #32]
 8003444:	4b5e      	ldr	r3, [pc, #376]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	4a5d      	ldr	r2, [pc, #372]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6213      	str	r3, [r2, #32]
 8003450:	e00b      	b.n	800346a <HAL_RCC_OscConfig+0x36e>
 8003452:	4b5b      	ldr	r3, [pc, #364]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	4a5a      	ldr	r2, [pc, #360]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	f023 0301 	bic.w	r3, r3, #1
 800345c:	6213      	str	r3, [r2, #32]
 800345e:	4b58      	ldr	r3, [pc, #352]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	4a57      	ldr	r2, [pc, #348]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003464:	f023 0304 	bic.w	r3, r3, #4
 8003468:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d015      	beq.n	800349e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003472:	f7fe facf 	bl	8001a14 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003478:	e00a      	b.n	8003490 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800347a:	f7fe facb 	bl	8001a14 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003488:	4293      	cmp	r3, r2
 800348a:	d901      	bls.n	8003490 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e0b1      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003490:	4b4b      	ldr	r3, [pc, #300]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003492:	6a1b      	ldr	r3, [r3, #32]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0ee      	beq.n	800347a <HAL_RCC_OscConfig+0x37e>
 800349c:	e014      	b.n	80034c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800349e:	f7fe fab9 	bl	8001a14 <HAL_GetTick>
 80034a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034a4:	e00a      	b.n	80034bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034a6:	f7fe fab5 	bl	8001a14 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e09b      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034bc:	4b40      	ldr	r3, [pc, #256]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1ee      	bne.n	80034a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034c8:	7dfb      	ldrb	r3, [r7, #23]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d105      	bne.n	80034da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ce:	4b3c      	ldr	r3, [pc, #240]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	4a3b      	ldr	r2, [pc, #236]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80034d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f000 8087 	beq.w	80035f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034e4:	4b36      	ldr	r3, [pc, #216]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f003 030c 	and.w	r3, r3, #12
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d061      	beq.n	80035b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d146      	bne.n	8003586 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f8:	4b33      	ldr	r3, [pc, #204]	@ (80035c8 <HAL_RCC_OscConfig+0x4cc>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fe:	f7fe fa89 	bl	8001a14 <HAL_GetTick>
 8003502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003504:	e008      	b.n	8003518 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003506:	f7fe fa85 	bl	8001a14 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d901      	bls.n	8003518 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e06d      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003518:	4b29      	ldr	r3, [pc, #164]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1f0      	bne.n	8003506 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800352c:	d108      	bne.n	8003540 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800352e:	4b24      	ldr	r3, [pc, #144]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	4921      	ldr	r1, [pc, #132]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 800353c:	4313      	orrs	r3, r2
 800353e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003540:	4b1f      	ldr	r3, [pc, #124]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a19      	ldr	r1, [r3, #32]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003550:	430b      	orrs	r3, r1
 8003552:	491b      	ldr	r1, [pc, #108]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 8003554:	4313      	orrs	r3, r2
 8003556:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003558:	4b1b      	ldr	r3, [pc, #108]	@ (80035c8 <HAL_RCC_OscConfig+0x4cc>)
 800355a:	2201      	movs	r2, #1
 800355c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355e:	f7fe fa59 	bl	8001a14 <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003566:	f7fe fa55 	bl	8001a14 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e03d      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003578:	4b11      	ldr	r3, [pc, #68]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0f0      	beq.n	8003566 <HAL_RCC_OscConfig+0x46a>
 8003584:	e035      	b.n	80035f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003586:	4b10      	ldr	r3, [pc, #64]	@ (80035c8 <HAL_RCC_OscConfig+0x4cc>)
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358c:	f7fe fa42 	bl	8001a14 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003594:	f7fe fa3e 	bl	8001a14 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e026      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035a6:	4b06      	ldr	r3, [pc, #24]	@ (80035c0 <HAL_RCC_OscConfig+0x4c4>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f0      	bne.n	8003594 <HAL_RCC_OscConfig+0x498>
 80035b2:	e01e      	b.n	80035f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	69db      	ldr	r3, [r3, #28]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d107      	bne.n	80035cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e019      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
 80035c0:	40021000 	.word	0x40021000
 80035c4:	40007000 	.word	0x40007000
 80035c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035cc:	4b0b      	ldr	r3, [pc, #44]	@ (80035fc <HAL_RCC_OscConfig+0x500>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a1b      	ldr	r3, [r3, #32]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d106      	bne.n	80035ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d001      	beq.n	80035f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e000      	b.n	80035f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3718      	adds	r7, #24
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	40021000 	.word	0x40021000

08003600 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0d0      	b.n	80037b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003614:	4b6a      	ldr	r3, [pc, #424]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d910      	bls.n	8003644 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003622:	4b67      	ldr	r3, [pc, #412]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f023 0207 	bic.w	r2, r3, #7
 800362a:	4965      	ldr	r1, [pc, #404]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	4313      	orrs	r3, r2
 8003630:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003632:	4b63      	ldr	r3, [pc, #396]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	429a      	cmp	r2, r3
 800363e:	d001      	beq.n	8003644 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e0b8      	b.n	80037b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d020      	beq.n	8003692 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d005      	beq.n	8003668 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800365c:	4b59      	ldr	r3, [pc, #356]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	4a58      	ldr	r2, [pc, #352]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003662:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003666:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0308 	and.w	r3, r3, #8
 8003670:	2b00      	cmp	r3, #0
 8003672:	d005      	beq.n	8003680 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003674:	4b53      	ldr	r3, [pc, #332]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	4a52      	ldr	r2, [pc, #328]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 800367a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800367e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003680:	4b50      	ldr	r3, [pc, #320]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	494d      	ldr	r1, [pc, #308]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 800368e:	4313      	orrs	r3, r2
 8003690:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d040      	beq.n	8003720 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d107      	bne.n	80036b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036a6:	4b47      	ldr	r3, [pc, #284]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d115      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e07f      	b.n	80037b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d107      	bne.n	80036ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036be:	4b41      	ldr	r3, [pc, #260]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d109      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e073      	b.n	80037b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ce:	4b3d      	ldr	r3, [pc, #244]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e06b      	b.n	80037b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036de:	4b39      	ldr	r3, [pc, #228]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f023 0203 	bic.w	r2, r3, #3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	4936      	ldr	r1, [pc, #216]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036f0:	f7fe f990 	bl	8001a14 <HAL_GetTick>
 80036f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036f6:	e00a      	b.n	800370e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f8:	f7fe f98c 	bl	8001a14 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003706:	4293      	cmp	r3, r2
 8003708:	d901      	bls.n	800370e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e053      	b.n	80037b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370e:	4b2d      	ldr	r3, [pc, #180]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f003 020c 	and.w	r2, r3, #12
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	429a      	cmp	r2, r3
 800371e:	d1eb      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003720:	4b27      	ldr	r3, [pc, #156]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0307 	and.w	r3, r3, #7
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d210      	bcs.n	8003750 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372e:	4b24      	ldr	r3, [pc, #144]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f023 0207 	bic.w	r2, r3, #7
 8003736:	4922      	ldr	r1, [pc, #136]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	4313      	orrs	r3, r2
 800373c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800373e:	4b20      	ldr	r3, [pc, #128]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	429a      	cmp	r2, r3
 800374a:	d001      	beq.n	8003750 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e032      	b.n	80037b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0304 	and.w	r3, r3, #4
 8003758:	2b00      	cmp	r3, #0
 800375a:	d008      	beq.n	800376e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800375c:	4b19      	ldr	r3, [pc, #100]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4916      	ldr	r1, [pc, #88]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	4313      	orrs	r3, r2
 800376c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0308 	and.w	r3, r3, #8
 8003776:	2b00      	cmp	r3, #0
 8003778:	d009      	beq.n	800378e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800377a:	4b12      	ldr	r3, [pc, #72]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	490e      	ldr	r1, [pc, #56]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 800378a:	4313      	orrs	r3, r2
 800378c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800378e:	f000 f821 	bl	80037d4 <HAL_RCC_GetSysClockFreq>
 8003792:	4602      	mov	r2, r0
 8003794:	4b0b      	ldr	r3, [pc, #44]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	091b      	lsrs	r3, r3, #4
 800379a:	f003 030f 	and.w	r3, r3, #15
 800379e:	490a      	ldr	r1, [pc, #40]	@ (80037c8 <HAL_RCC_ClockConfig+0x1c8>)
 80037a0:	5ccb      	ldrb	r3, [r1, r3]
 80037a2:	fa22 f303 	lsr.w	r3, r2, r3
 80037a6:	4a09      	ldr	r2, [pc, #36]	@ (80037cc <HAL_RCC_ClockConfig+0x1cc>)
 80037a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037aa:	4b09      	ldr	r3, [pc, #36]	@ (80037d0 <HAL_RCC_ClockConfig+0x1d0>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7fe f8ee 	bl	8001990 <HAL_InitTick>

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40022000 	.word	0x40022000
 80037c4:	40021000 	.word	0x40021000
 80037c8:	08009d58 	.word	0x08009d58
 80037cc:	20000000 	.word	0x20000000
 80037d0:	20000004 	.word	0x20000004

080037d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037da:	2300      	movs	r3, #0
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	2300      	movs	r3, #0
 80037e0:	60bb      	str	r3, [r7, #8]
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
 80037e6:	2300      	movs	r3, #0
 80037e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x94>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f003 030c 	and.w	r3, r3, #12
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	d002      	beq.n	8003804 <HAL_RCC_GetSysClockFreq+0x30>
 80037fe:	2b08      	cmp	r3, #8
 8003800:	d003      	beq.n	800380a <HAL_RCC_GetSysClockFreq+0x36>
 8003802:	e027      	b.n	8003854 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003804:	4b19      	ldr	r3, [pc, #100]	@ (800386c <HAL_RCC_GetSysClockFreq+0x98>)
 8003806:	613b      	str	r3, [r7, #16]
      break;
 8003808:	e027      	b.n	800385a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	0c9b      	lsrs	r3, r3, #18
 800380e:	f003 030f 	and.w	r3, r3, #15
 8003812:	4a17      	ldr	r2, [pc, #92]	@ (8003870 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003814:	5cd3      	ldrb	r3, [r2, r3]
 8003816:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d010      	beq.n	8003844 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003822:	4b11      	ldr	r3, [pc, #68]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x94>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	0c5b      	lsrs	r3, r3, #17
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	4a11      	ldr	r2, [pc, #68]	@ (8003874 <HAL_RCC_GetSysClockFreq+0xa0>)
 800382e:	5cd3      	ldrb	r3, [r2, r3]
 8003830:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a0d      	ldr	r2, [pc, #52]	@ (800386c <HAL_RCC_GetSysClockFreq+0x98>)
 8003836:	fb03 f202 	mul.w	r2, r3, r2
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003840:	617b      	str	r3, [r7, #20]
 8003842:	e004      	b.n	800384e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a0c      	ldr	r2, [pc, #48]	@ (8003878 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003848:	fb02 f303 	mul.w	r3, r2, r3
 800384c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	613b      	str	r3, [r7, #16]
      break;
 8003852:	e002      	b.n	800385a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003854:	4b05      	ldr	r3, [pc, #20]	@ (800386c <HAL_RCC_GetSysClockFreq+0x98>)
 8003856:	613b      	str	r3, [r7, #16]
      break;
 8003858:	bf00      	nop
    }
  }
  return sysclockfreq;
 800385a:	693b      	ldr	r3, [r7, #16]
}
 800385c:	4618      	mov	r0, r3
 800385e:	371c      	adds	r7, #28
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40021000 	.word	0x40021000
 800386c:	007a1200 	.word	0x007a1200
 8003870:	08009d70 	.word	0x08009d70
 8003874:	08009d80 	.word	0x08009d80
 8003878:	003d0900 	.word	0x003d0900

0800387c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003880:	4b02      	ldr	r3, [pc, #8]	@ (800388c <HAL_RCC_GetHCLKFreq+0x10>)
 8003882:	681b      	ldr	r3, [r3, #0]
}
 8003884:	4618      	mov	r0, r3
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr
 800388c:	20000000 	.word	0x20000000

08003890 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003894:	f7ff fff2 	bl	800387c <HAL_RCC_GetHCLKFreq>
 8003898:	4602      	mov	r2, r0
 800389a:	4b05      	ldr	r3, [pc, #20]	@ (80038b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	0a1b      	lsrs	r3, r3, #8
 80038a0:	f003 0307 	and.w	r3, r3, #7
 80038a4:	4903      	ldr	r1, [pc, #12]	@ (80038b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038a6:	5ccb      	ldrb	r3, [r1, r3]
 80038a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40021000 	.word	0x40021000
 80038b4:	08009d68 	.word	0x08009d68

080038b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038bc:	f7ff ffde 	bl	800387c <HAL_RCC_GetHCLKFreq>
 80038c0:	4602      	mov	r2, r0
 80038c2:	4b05      	ldr	r3, [pc, #20]	@ (80038d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	0adb      	lsrs	r3, r3, #11
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	4903      	ldr	r1, [pc, #12]	@ (80038dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80038ce:	5ccb      	ldrb	r3, [r1, r3]
 80038d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40021000 	.word	0x40021000
 80038dc:	08009d68 	.word	0x08009d68

080038e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003914 <RCC_Delay+0x34>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003918 <RCC_Delay+0x38>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	0a5b      	lsrs	r3, r3, #9
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038fc:	bf00      	nop
  }
  while (Delay --);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	1e5a      	subs	r2, r3, #1
 8003902:	60fa      	str	r2, [r7, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f9      	bne.n	80038fc <RCC_Delay+0x1c>
}
 8003908:	bf00      	nop
 800390a:	bf00      	nop
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	20000000 	.word	0x20000000
 8003918:	10624dd3 	.word	0x10624dd3

0800391c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e041      	b.n	80039b2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d106      	bne.n	8003948 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7fd feb4 	bl	80016b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2202      	movs	r2, #2
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3304      	adds	r3, #4
 8003958:	4619      	mov	r1, r3
 800395a:	4610      	mov	r0, r2
 800395c:	f000 f9f6 	bl	8003d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d109      	bne.n	80039e0 <HAL_TIM_PWM_Start+0x24>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	bf14      	ite	ne
 80039d8:	2301      	movne	r3, #1
 80039da:	2300      	moveq	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	e022      	b.n	8003a26 <HAL_TIM_PWM_Start+0x6a>
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d109      	bne.n	80039fa <HAL_TIM_PWM_Start+0x3e>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	bf14      	ite	ne
 80039f2:	2301      	movne	r3, #1
 80039f4:	2300      	moveq	r3, #0
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	e015      	b.n	8003a26 <HAL_TIM_PWM_Start+0x6a>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d109      	bne.n	8003a14 <HAL_TIM_PWM_Start+0x58>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	bf14      	ite	ne
 8003a0c:	2301      	movne	r3, #1
 8003a0e:	2300      	moveq	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	e008      	b.n	8003a26 <HAL_TIM_PWM_Start+0x6a>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	bf14      	ite	ne
 8003a20:	2301      	movne	r3, #1
 8003a22:	2300      	moveq	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e05e      	b.n	8003aec <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d104      	bne.n	8003a3e <HAL_TIM_PWM_Start+0x82>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a3c:	e013      	b.n	8003a66 <HAL_TIM_PWM_Start+0xaa>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	2b04      	cmp	r3, #4
 8003a42:	d104      	bne.n	8003a4e <HAL_TIM_PWM_Start+0x92>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2202      	movs	r2, #2
 8003a48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a4c:	e00b      	b.n	8003a66 <HAL_TIM_PWM_Start+0xaa>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	d104      	bne.n	8003a5e <HAL_TIM_PWM_Start+0xa2>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a5c:	e003      	b.n	8003a66 <HAL_TIM_PWM_Start+0xaa>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2202      	movs	r2, #2
 8003a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	6839      	ldr	r1, [r7, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 fb62 	bl	8004138 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a1e      	ldr	r2, [pc, #120]	@ (8003af4 <HAL_TIM_PWM_Start+0x138>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d107      	bne.n	8003a8e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a18      	ldr	r2, [pc, #96]	@ (8003af4 <HAL_TIM_PWM_Start+0x138>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d00e      	beq.n	8003ab6 <HAL_TIM_PWM_Start+0xfa>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aa0:	d009      	beq.n	8003ab6 <HAL_TIM_PWM_Start+0xfa>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a14      	ldr	r2, [pc, #80]	@ (8003af8 <HAL_TIM_PWM_Start+0x13c>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d004      	beq.n	8003ab6 <HAL_TIM_PWM_Start+0xfa>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a12      	ldr	r2, [pc, #72]	@ (8003afc <HAL_TIM_PWM_Start+0x140>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d111      	bne.n	8003ada <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2b06      	cmp	r3, #6
 8003ac6:	d010      	beq.n	8003aea <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ad8:	e007      	b.n	8003aea <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f042 0201 	orr.w	r2, r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	40012c00 	.word	0x40012c00
 8003af8:	40000400 	.word	0x40000400
 8003afc:	40000800 	.word	0x40000800

08003b00 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	6839      	ldr	r1, [r7, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f000 fb10 	bl	8004138 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a29      	ldr	r2, [pc, #164]	@ (8003bc4 <HAL_TIM_PWM_Stop+0xc4>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d117      	bne.n	8003b52 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6a1a      	ldr	r2, [r3, #32]
 8003b28:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10f      	bne.n	8003b52 <HAL_TIM_PWM_Stop+0x52>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	6a1a      	ldr	r2, [r3, #32]
 8003b38:	f240 4344 	movw	r3, #1092	@ 0x444
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d107      	bne.n	8003b52 <HAL_TIM_PWM_Stop+0x52>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6a1a      	ldr	r2, [r3, #32]
 8003b58:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10f      	bne.n	8003b82 <HAL_TIM_PWM_Stop+0x82>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6a1a      	ldr	r2, [r3, #32]
 8003b68:	f240 4344 	movw	r3, #1092	@ 0x444
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d107      	bne.n	8003b82 <HAL_TIM_PWM_Stop+0x82>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0201 	bic.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d104      	bne.n	8003b92 <HAL_TIM_PWM_Stop+0x92>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b90:	e013      	b.n	8003bba <HAL_TIM_PWM_Stop+0xba>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b04      	cmp	r3, #4
 8003b96:	d104      	bne.n	8003ba2 <HAL_TIM_PWM_Stop+0xa2>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ba0:	e00b      	b.n	8003bba <HAL_TIM_PWM_Stop+0xba>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	2b08      	cmp	r3, #8
 8003ba6:	d104      	bne.n	8003bb2 <HAL_TIM_PWM_Stop+0xb2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bb0:	e003      	b.n	8003bba <HAL_TIM_PWM_Stop+0xba>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40012c00 	.word	0x40012c00

08003bc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b086      	sub	sp, #24
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d101      	bne.n	8003be6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003be2:	2302      	movs	r3, #2
 8003be4:	e0ae      	b.n	8003d44 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b0c      	cmp	r3, #12
 8003bf2:	f200 809f 	bhi.w	8003d34 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bfc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfc:	08003c31 	.word	0x08003c31
 8003c00:	08003d35 	.word	0x08003d35
 8003c04:	08003d35 	.word	0x08003d35
 8003c08:	08003d35 	.word	0x08003d35
 8003c0c:	08003c71 	.word	0x08003c71
 8003c10:	08003d35 	.word	0x08003d35
 8003c14:	08003d35 	.word	0x08003d35
 8003c18:	08003d35 	.word	0x08003d35
 8003c1c:	08003cb3 	.word	0x08003cb3
 8003c20:	08003d35 	.word	0x08003d35
 8003c24:	08003d35 	.word	0x08003d35
 8003c28:	08003d35 	.word	0x08003d35
 8003c2c:	08003cf3 	.word	0x08003cf3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 f8f6 	bl	8003e28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	699a      	ldr	r2, [r3, #24]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f042 0208 	orr.w	r2, r2, #8
 8003c4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	699a      	ldr	r2, [r3, #24]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0204 	bic.w	r2, r2, #4
 8003c5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	6999      	ldr	r1, [r3, #24]
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	691a      	ldr	r2, [r3, #16]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	619a      	str	r2, [r3, #24]
      break;
 8003c6e:	e064      	b.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f000 f93c 	bl	8003ef4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	699a      	ldr	r2, [r3, #24]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6999      	ldr	r1, [r3, #24]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	021a      	lsls	r2, r3, #8
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	430a      	orrs	r2, r1
 8003cae:	619a      	str	r2, [r3, #24]
      break;
 8003cb0:	e043      	b.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68b9      	ldr	r1, [r7, #8]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f000 f985 	bl	8003fc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	69da      	ldr	r2, [r3, #28]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0208 	orr.w	r2, r2, #8
 8003ccc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	69da      	ldr	r2, [r3, #28]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f022 0204 	bic.w	r2, r2, #4
 8003cdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	69d9      	ldr	r1, [r3, #28]
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	430a      	orrs	r2, r1
 8003cee:	61da      	str	r2, [r3, #28]
      break;
 8003cf0:	e023      	b.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68b9      	ldr	r1, [r7, #8]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 f9cf 	bl	800409c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	69da      	ldr	r2, [r3, #28]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	69da      	ldr	r2, [r3, #28]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	69d9      	ldr	r1, [r3, #28]
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	021a      	lsls	r2, r3, #8
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	61da      	str	r2, [r3, #28]
      break;
 8003d32:	e002      	b.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	75fb      	strb	r3, [r7, #23]
      break;
 8003d38:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a2f      	ldr	r2, [pc, #188]	@ (8003e1c <TIM_Base_SetConfig+0xd0>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d00b      	beq.n	8003d7c <TIM_Base_SetConfig+0x30>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d6a:	d007      	beq.n	8003d7c <TIM_Base_SetConfig+0x30>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a2c      	ldr	r2, [pc, #176]	@ (8003e20 <TIM_Base_SetConfig+0xd4>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <TIM_Base_SetConfig+0x30>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a2b      	ldr	r2, [pc, #172]	@ (8003e24 <TIM_Base_SetConfig+0xd8>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d108      	bne.n	8003d8e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a22      	ldr	r2, [pc, #136]	@ (8003e1c <TIM_Base_SetConfig+0xd0>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d00b      	beq.n	8003dae <TIM_Base_SetConfig+0x62>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d9c:	d007      	beq.n	8003dae <TIM_Base_SetConfig+0x62>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a1f      	ldr	r2, [pc, #124]	@ (8003e20 <TIM_Base_SetConfig+0xd4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d003      	beq.n	8003dae <TIM_Base_SetConfig+0x62>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a1e      	ldr	r2, [pc, #120]	@ (8003e24 <TIM_Base_SetConfig+0xd8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d108      	bne.n	8003dc0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a0d      	ldr	r2, [pc, #52]	@ (8003e1c <TIM_Base_SetConfig+0xd0>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d103      	bne.n	8003df4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	691a      	ldr	r2, [r3, #16]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d005      	beq.n	8003e12 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f023 0201 	bic.w	r2, r3, #1
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	611a      	str	r2, [r3, #16]
  }
}
 8003e12:	bf00      	nop
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr
 8003e1c:	40012c00 	.word	0x40012c00
 8003e20:	40000400 	.word	0x40000400
 8003e24:	40000800 	.word	0x40000800

08003e28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b087      	sub	sp, #28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	f023 0201 	bic.w	r2, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f023 0303 	bic.w	r3, r3, #3
 8003e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f023 0302 	bic.w	r3, r3, #2
 8003e70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ef0 <TIM_OC1_SetConfig+0xc8>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d10c      	bne.n	8003e9e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f023 0308 	bic.w	r3, r3, #8
 8003e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f023 0304 	bic.w	r3, r3, #4
 8003e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a13      	ldr	r2, [pc, #76]	@ (8003ef0 <TIM_OC1_SetConfig+0xc8>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d111      	bne.n	8003eca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003eac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003eb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	621a      	str	r2, [r3, #32]
}
 8003ee4:	bf00      	nop
 8003ee6:	371c      	adds	r7, #28
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bc80      	pop	{r7}
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	40012c00 	.word	0x40012c00

08003ef4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b087      	sub	sp, #28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a1b      	ldr	r3, [r3, #32]
 8003f02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	f023 0210 	bic.w	r2, r3, #16
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	021b      	lsls	r3, r3, #8
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f023 0320 	bic.w	r3, r3, #32
 8003f3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	011b      	lsls	r3, r3, #4
 8003f46:	697a      	ldr	r2, [r7, #20]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fc4 <TIM_OC2_SetConfig+0xd0>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d10d      	bne.n	8003f70 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a14      	ldr	r2, [pc, #80]	@ (8003fc4 <TIM_OC2_SetConfig+0xd0>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d113      	bne.n	8003fa0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	621a      	str	r2, [r3, #32]
}
 8003fba:	bf00      	nop
 8003fbc:	371c      	adds	r7, #28
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bc80      	pop	{r7}
 8003fc2:	4770      	bx	lr
 8003fc4:	40012c00 	.word	0x40012c00

08003fc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f023 0303 	bic.w	r3, r3, #3
 8003ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	4313      	orrs	r3, r2
 8004008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004010:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	021b      	lsls	r3, r3, #8
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	4313      	orrs	r3, r2
 800401c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a1d      	ldr	r2, [pc, #116]	@ (8004098 <TIM_OC3_SetConfig+0xd0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d10d      	bne.n	8004042 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800402c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	021b      	lsls	r3, r3, #8
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	4313      	orrs	r3, r2
 8004038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a14      	ldr	r2, [pc, #80]	@ (8004098 <TIM_OC3_SetConfig+0xd0>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d113      	bne.n	8004072 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004050:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004058:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4313      	orrs	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	621a      	str	r2, [r3, #32]
}
 800408c:	bf00      	nop
 800408e:	371c      	adds	r7, #28
 8004090:	46bd      	mov	sp, r7
 8004092:	bc80      	pop	{r7}
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40012c00 	.word	0x40012c00

0800409c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800409c:	b480      	push	{r7}
 800409e:	b087      	sub	sp, #28
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	021b      	lsls	r3, r3, #8
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	4313      	orrs	r3, r2
 80040de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	031b      	lsls	r3, r3, #12
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a0f      	ldr	r2, [pc, #60]	@ (8004134 <TIM_OC4_SetConfig+0x98>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d109      	bne.n	8004110 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004102:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	019b      	lsls	r3, r3, #6
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	4313      	orrs	r3, r2
 800410e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	621a      	str	r2, [r3, #32]
}
 800412a:	bf00      	nop
 800412c:	371c      	adds	r7, #28
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr
 8004134:	40012c00 	.word	0x40012c00

08004138 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f003 031f 	and.w	r3, r3, #31
 800414a:	2201      	movs	r2, #1
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6a1a      	ldr	r2, [r3, #32]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	43db      	mvns	r3, r3
 800415a:	401a      	ands	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6a1a      	ldr	r2, [r3, #32]
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f003 031f 	and.w	r3, r3, #31
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	fa01 f303 	lsl.w	r3, r1, r3
 8004170:	431a      	orrs	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	621a      	str	r2, [r3, #32]
}
 8004176:	bf00      	nop
 8004178:	371c      	adds	r7, #28
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004190:	2b01      	cmp	r3, #1
 8004192:	d101      	bne.n	8004198 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004194:	2302      	movs	r3, #2
 8004196:	e046      	b.n	8004226 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68fa      	ldr	r2, [r7, #12]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a16      	ldr	r2, [pc, #88]	@ (8004230 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d00e      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041e4:	d009      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a12      	ldr	r2, [pc, #72]	@ (8004234 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d004      	beq.n	80041fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a10      	ldr	r2, [pc, #64]	@ (8004238 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d10c      	bne.n	8004214 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004200:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	4313      	orrs	r3, r2
 800420a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr
 8004230:	40012c00 	.word	0x40012c00
 8004234:	40000400 	.word	0x40000400
 8004238:	40000800 	.word	0x40000800

0800423c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e042      	b.n	80042d4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d106      	bne.n	8004268 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f7fd faa0 	bl	80017a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2224      	movs	r2, #36	@ 0x24
 800426c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	68da      	ldr	r2, [r3, #12]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800427e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 f82b 	bl	80042dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	691a      	ldr	r2, [r3, #16]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004294:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695a      	ldr	r2, [r3, #20]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68da      	ldr	r2, [r3, #12]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2220      	movs	r2, #32
 80042c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3708      	adds	r7, #8
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68da      	ldr	r2, [r3, #12]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689a      	ldr	r2, [r3, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	431a      	orrs	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	4313      	orrs	r3, r2
 800430a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004316:	f023 030c 	bic.w	r3, r3, #12
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6812      	ldr	r2, [r2, #0]
 800431e:	68b9      	ldr	r1, [r7, #8]
 8004320:	430b      	orrs	r3, r1
 8004322:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699a      	ldr	r2, [r3, #24]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a2c      	ldr	r2, [pc, #176]	@ (80043f0 <UART_SetConfig+0x114>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d103      	bne.n	800434c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004344:	f7ff fab8 	bl	80038b8 <HAL_RCC_GetPCLK2Freq>
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	e002      	b.n	8004352 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800434c:	f7ff faa0 	bl	8003890 <HAL_RCC_GetPCLK1Freq>
 8004350:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	4613      	mov	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	4413      	add	r3, r2
 800435a:	009a      	lsls	r2, r3, #2
 800435c:	441a      	add	r2, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	fbb2 f3f3 	udiv	r3, r2, r3
 8004368:	4a22      	ldr	r2, [pc, #136]	@ (80043f4 <UART_SetConfig+0x118>)
 800436a:	fba2 2303 	umull	r2, r3, r2, r3
 800436e:	095b      	lsrs	r3, r3, #5
 8004370:	0119      	lsls	r1, r3, #4
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4613      	mov	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	009a      	lsls	r2, r3, #2
 800437c:	441a      	add	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	fbb2 f2f3 	udiv	r2, r2, r3
 8004388:	4b1a      	ldr	r3, [pc, #104]	@ (80043f4 <UART_SetConfig+0x118>)
 800438a:	fba3 0302 	umull	r0, r3, r3, r2
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	2064      	movs	r0, #100	@ 0x64
 8004392:	fb00 f303 	mul.w	r3, r0, r3
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	011b      	lsls	r3, r3, #4
 800439a:	3332      	adds	r3, #50	@ 0x32
 800439c:	4a15      	ldr	r2, [pc, #84]	@ (80043f4 <UART_SetConfig+0x118>)
 800439e:	fba2 2303 	umull	r2, r3, r2, r3
 80043a2:	095b      	lsrs	r3, r3, #5
 80043a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043a8:	4419      	add	r1, r3
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4613      	mov	r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	009a      	lsls	r2, r3, #2
 80043b4:	441a      	add	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80043c0:	4b0c      	ldr	r3, [pc, #48]	@ (80043f4 <UART_SetConfig+0x118>)
 80043c2:	fba3 0302 	umull	r0, r3, r3, r2
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	2064      	movs	r0, #100	@ 0x64
 80043ca:	fb00 f303 	mul.w	r3, r0, r3
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	3332      	adds	r3, #50	@ 0x32
 80043d4:	4a07      	ldr	r2, [pc, #28]	@ (80043f4 <UART_SetConfig+0x118>)
 80043d6:	fba2 2303 	umull	r2, r3, r2, r3
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	f003 020f 	and.w	r2, r3, #15
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	440a      	add	r2, r1
 80043e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80043e8:	bf00      	nop
 80043ea:	3710      	adds	r7, #16
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	40013800 	.word	0x40013800
 80043f4:	51eb851f 	.word	0x51eb851f

080043f8 <MPU6050_Init>:
static float alpha = 0.9f; // filtro complementario
static uint8_t inicializado = 0;


HAL_StatusTypeDef MPU6050_Init(I2C_HandleTypeDef *hi2c, uint8_t int_polarity)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b088      	sub	sp, #32
 80043fc:	af04      	add	r7, sp, #16
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	460b      	mov	r3, r1
 8004402:	70fb      	strb	r3, [r7, #3]
    mpu_i2c = hi2c;
 8004404:	4a69      	ldr	r2, [pc, #420]	@ (80045ac <MPU6050_Init+0x1b4>)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6013      	str	r3, [r2, #0]
    HAL_StatusTypeDef ret;
    uint8_t data;

    uint8_t who_am_i;
    ret = HAL_I2C_Mem_Read(mpu_i2c, MPU6050_ADDR, 0x75, 1, &who_am_i, 1, 100);
 800440a:	4b68      	ldr	r3, [pc, #416]	@ (80045ac <MPU6050_Init+0x1b4>)
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	2364      	movs	r3, #100	@ 0x64
 8004410:	9302      	str	r3, [sp, #8]
 8004412:	2301      	movs	r3, #1
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	f107 030d 	add.w	r3, r7, #13
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	2301      	movs	r3, #1
 800441e:	2275      	movs	r2, #117	@ 0x75
 8004420:	21d0      	movs	r1, #208	@ 0xd0
 8004422:	f7fe f843 	bl	80024ac <HAL_I2C_Mem_Read>
 8004426:	4603      	mov	r3, r0
 8004428:	73fb      	strb	r3, [r7, #15]
    if(ret == HAL_OK) {
 800442a:	7bfb      	ldrb	r3, [r7, #15]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d105      	bne.n	800443c <MPU6050_Init+0x44>
        printf("WHO_AM_I = 0x%02X\n", who_am_i);
 8004430:	7b7b      	ldrb	r3, [r7, #13]
 8004432:	4619      	mov	r1, r3
 8004434:	485e      	ldr	r0, [pc, #376]	@ (80045b0 <MPU6050_Init+0x1b8>)
 8004436:	f002 ff1b 	bl	8007270 <iprintf>
 800443a:	e002      	b.n	8004442 <MPU6050_Init+0x4a>
    } else {
        printf("Error leyendo WHO_AM_I\n");
 800443c:	485d      	ldr	r0, [pc, #372]	@ (80045b4 <MPU6050_Init+0x1bc>)
 800443e:	f002 ff7f 	bl	8007340 <puts>
    }

    // 1) Setear reloj a PLL con gyro X
    data = 0x01;
 8004442:	2301      	movs	r3, #1
 8004444:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(mpu_i2c, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, HAL_MAX_DELAY);
 8004446:	4b59      	ldr	r3, [pc, #356]	@ (80045ac <MPU6050_Init+0x1b4>)
 8004448:	6818      	ldr	r0, [r3, #0]
 800444a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800444e:	9302      	str	r3, [sp, #8]
 8004450:	2301      	movs	r3, #1
 8004452:	9301      	str	r3, [sp, #4]
 8004454:	f107 030e 	add.w	r3, r7, #14
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	2301      	movs	r3, #1
 800445c:	226b      	movs	r2, #107	@ 0x6b
 800445e:	21d0      	movs	r1, #208	@ 0xd0
 8004460:	f7fd ff2a 	bl	80022b8 <HAL_I2C_Mem_Write>
 8004464:	4603      	mov	r3, r0
 8004466:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 8004468:	7bfb      	ldrb	r3, [r7, #15]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d004      	beq.n	8004478 <MPU6050_Init+0x80>
        printf("Error escribiendo PWR_MGMT_1\n");
 800446e:	4852      	ldr	r0, [pc, #328]	@ (80045b8 <MPU6050_Init+0x1c0>)
 8004470:	f002 ff66 	bl	8007340 <puts>
        return ret;
 8004474:	7bfb      	ldrb	r3, [r7, #15]
 8004476:	e094      	b.n	80045a2 <MPU6050_Init+0x1aa>
    }

    HAL_Delay(100);
 8004478:	2064      	movs	r0, #100	@ 0x64
 800447a:	f7fd fad5 	bl	8001a28 <HAL_Delay>

    // 2) Configurar acelerometro a 2g
    data = 0x00;
 800447e:	2300      	movs	r3, #0
 8004480:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(mpu_i2c, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
 8004482:	4b4a      	ldr	r3, [pc, #296]	@ (80045ac <MPU6050_Init+0x1b4>)
 8004484:	6818      	ldr	r0, [r3, #0]
 8004486:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800448a:	9302      	str	r3, [sp, #8]
 800448c:	2301      	movs	r3, #1
 800448e:	9301      	str	r3, [sp, #4]
 8004490:	f107 030e 	add.w	r3, r7, #14
 8004494:	9300      	str	r3, [sp, #0]
 8004496:	2301      	movs	r3, #1
 8004498:	221c      	movs	r2, #28
 800449a:	21d0      	movs	r1, #208	@ 0xd0
 800449c:	f7fd ff0c 	bl	80022b8 <HAL_I2C_Mem_Write>
 80044a0:	4603      	mov	r3, r0
 80044a2:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d004      	beq.n	80044b4 <MPU6050_Init+0xbc>
        printf("Error escribiendo ACCEL_CONFIG\n");
 80044aa:	4844      	ldr	r0, [pc, #272]	@ (80045bc <MPU6050_Init+0x1c4>)
 80044ac:	f002 ff48 	bl	8007340 <puts>
        return ret;
 80044b0:	7bfb      	ldrb	r3, [r7, #15]
 80044b2:	e076      	b.n	80045a2 <MPU6050_Init+0x1aa>
    }

    // 3) Configurar giroscopio a 250 /s
    data = 0x00;
 80044b4:	2300      	movs	r3, #0
 80044b6:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(mpu_i2c, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
 80044b8:	4b3c      	ldr	r3, [pc, #240]	@ (80045ac <MPU6050_Init+0x1b4>)
 80044ba:	6818      	ldr	r0, [r3, #0]
 80044bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80044c0:	9302      	str	r3, [sp, #8]
 80044c2:	2301      	movs	r3, #1
 80044c4:	9301      	str	r3, [sp, #4]
 80044c6:	f107 030e 	add.w	r3, r7, #14
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	2301      	movs	r3, #1
 80044ce:	221b      	movs	r2, #27
 80044d0:	21d0      	movs	r1, #208	@ 0xd0
 80044d2:	f7fd fef1 	bl	80022b8 <HAL_I2C_Mem_Write>
 80044d6:	4603      	mov	r3, r0
 80044d8:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 80044da:	7bfb      	ldrb	r3, [r7, #15]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d004      	beq.n	80044ea <MPU6050_Init+0xf2>
        printf("Error escribiendo GYRO_CONFIG\n");
 80044e0:	4837      	ldr	r0, [pc, #220]	@ (80045c0 <MPU6050_Init+0x1c8>)
 80044e2:	f002 ff2d 	bl	8007340 <puts>
        return ret;
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
 80044e8:	e05b      	b.n	80045a2 <MPU6050_Init+0x1aa>
    }

    // 4) Leer registro INT_PIN_CFG
    ret = HAL_I2C_Mem_Read(mpu_i2c, MPU6050_ADDR, INT_PIN_CFG_REG, 1, &data, 1, HAL_MAX_DELAY);
 80044ea:	4b30      	ldr	r3, [pc, #192]	@ (80045ac <MPU6050_Init+0x1b4>)
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80044f2:	9302      	str	r3, [sp, #8]
 80044f4:	2301      	movs	r3, #1
 80044f6:	9301      	str	r3, [sp, #4]
 80044f8:	f107 030e 	add.w	r3, r7, #14
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	2301      	movs	r3, #1
 8004500:	2237      	movs	r2, #55	@ 0x37
 8004502:	21d0      	movs	r1, #208	@ 0xd0
 8004504:	f7fd ffd2 	bl	80024ac <HAL_I2C_Mem_Read>
 8004508:	4603      	mov	r3, r0
 800450a:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 800450c:	7bfb      	ldrb	r3, [r7, #15]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d004      	beq.n	800451c <MPU6050_Init+0x124>
        printf("Error leyendo INT_PIN_CFG\n");
 8004512:	482c      	ldr	r0, [pc, #176]	@ (80045c4 <MPU6050_Init+0x1cc>)
 8004514:	f002 ff14 	bl	8007340 <puts>
        return ret;
 8004518:	7bfb      	ldrb	r3, [r7, #15]
 800451a:	e042      	b.n	80045a2 <MPU6050_Init+0x1aa>
    }

    // 5) Modificar bit 7 segn int_polarity
    if (int_polarity == 0)
 800451c:	78fb      	ldrb	r3, [r7, #3]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d105      	bne.n	800452e <MPU6050_Init+0x136>
        data &= ~(1 << 7); // activo alto
 8004522:	7bbb      	ldrb	r3, [r7, #14]
 8004524:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004528:	b2db      	uxtb	r3, r3
 800452a:	73bb      	strb	r3, [r7, #14]
 800452c:	e004      	b.n	8004538 <MPU6050_Init+0x140>
    else
        data |= (1 << 7);  // activo bajo
 800452e:	7bbb      	ldrb	r3, [r7, #14]
 8004530:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004534:	b2db      	uxtb	r3, r3
 8004536:	73bb      	strb	r3, [r7, #14]

    // 6) Escribir nuevamente INT_PIN_CFG
    ret = HAL_I2C_Mem_Write(mpu_i2c, MPU6050_ADDR, INT_PIN_CFG_REG, 1, &data, 1, HAL_MAX_DELAY);
 8004538:	4b1c      	ldr	r3, [pc, #112]	@ (80045ac <MPU6050_Init+0x1b4>)
 800453a:	6818      	ldr	r0, [r3, #0]
 800453c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004540:	9302      	str	r3, [sp, #8]
 8004542:	2301      	movs	r3, #1
 8004544:	9301      	str	r3, [sp, #4]
 8004546:	f107 030e 	add.w	r3, r7, #14
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	2301      	movs	r3, #1
 800454e:	2237      	movs	r2, #55	@ 0x37
 8004550:	21d0      	movs	r1, #208	@ 0xd0
 8004552:	f7fd feb1 	bl	80022b8 <HAL_I2C_Mem_Write>
 8004556:	4603      	mov	r3, r0
 8004558:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 800455a:	7bfb      	ldrb	r3, [r7, #15]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d004      	beq.n	800456a <MPU6050_Init+0x172>
        printf("Error escribiendo INT_PIN_CFG\n");
 8004560:	4819      	ldr	r0, [pc, #100]	@ (80045c8 <MPU6050_Init+0x1d0>)
 8004562:	f002 feed 	bl	8007340 <puts>
        return ret;
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	e01b      	b.n	80045a2 <MPU6050_Init+0x1aa>
    }

    // 7) Activar interrupcin Data Ready
    data = 0x01;
 800456a:	2301      	movs	r3, #1
 800456c:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(mpu_i2c, MPU6050_ADDR, INT_ENABLE_REG, 1, &data, 1, HAL_MAX_DELAY);
 800456e:	4b0f      	ldr	r3, [pc, #60]	@ (80045ac <MPU6050_Init+0x1b4>)
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004576:	9302      	str	r3, [sp, #8]
 8004578:	2301      	movs	r3, #1
 800457a:	9301      	str	r3, [sp, #4]
 800457c:	f107 030e 	add.w	r3, r7, #14
 8004580:	9300      	str	r3, [sp, #0]
 8004582:	2301      	movs	r3, #1
 8004584:	2238      	movs	r2, #56	@ 0x38
 8004586:	21d0      	movs	r1, #208	@ 0xd0
 8004588:	f7fd fe96 	bl	80022b8 <HAL_I2C_Mem_Write>
 800458c:	4603      	mov	r3, r0
 800458e:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 8004590:	7bfb      	ldrb	r3, [r7, #15]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d004      	beq.n	80045a0 <MPU6050_Init+0x1a8>
        printf("Error escribiendo INT_ENABLE\n");
 8004596:	480d      	ldr	r0, [pc, #52]	@ (80045cc <MPU6050_Init+0x1d4>)
 8004598:	f002 fed2 	bl	8007340 <puts>
        return ret;
 800459c:	7bfb      	ldrb	r3, [r7, #15]
 800459e:	e000      	b.n	80045a2 <MPU6050_Init+0x1aa>
    }

    return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	20000310 	.word	0x20000310
 80045b0:	08009954 	.word	0x08009954
 80045b4:	08009968 	.word	0x08009968
 80045b8:	08009980 	.word	0x08009980
 80045bc:	080099a0 	.word	0x080099a0
 80045c0:	080099c0 	.word	0x080099c0
 80045c4:	080099e0 	.word	0x080099e0
 80045c8:	080099fc 	.word	0x080099fc
 80045cc:	08009a1c 	.word	0x08009a1c

080045d0 <MPU6050_HandleInterrupt>:


void MPU6050_HandleInterrupt(void) {
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
    data_ready = 1;
 80045d4:	4b03      	ldr	r3, [pc, #12]	@ (80045e4 <MPU6050_HandleInterrupt+0x14>)
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]
}
 80045da:	bf00      	nop
 80045dc:	46bd      	mov	sp, r7
 80045de:	bc80      	pop	{r7}
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	2000034c 	.word	0x2000034c

080045e8 <MPU6050_Process>:

#include <time.h>  // o usa un timer hardware para medir dt

static uint32_t last_tick = 0;

void MPU6050_Process(void) {
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08a      	sub	sp, #40	@ 0x28
 80045ec:	af04      	add	r7, sp, #16
    if (!data_ready) return;
 80045ee:	4b7f      	ldr	r3, [pc, #508]	@ (80047ec <MPU6050_Process+0x204>)
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f000 80f5 	beq.w	80047e4 <MPU6050_Process+0x1fc>
    data_ready = 0;
 80045fa:	4b7c      	ldr	r3, [pc, #496]	@ (80047ec <MPU6050_Process+0x204>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	701a      	strb	r2, [r3, #0]

    uint8_t buf[14];
    if (HAL_I2C_Mem_Read(mpu_i2c, MPU6050_ADDR, DATA_START_REG, 1, buf, 14, HAL_MAX_DELAY) != HAL_OK) {
 8004600:	4b7b      	ldr	r3, [pc, #492]	@ (80047f0 <MPU6050_Process+0x208>)
 8004602:	6818      	ldr	r0, [r3, #0]
 8004604:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004608:	9302      	str	r3, [sp, #8]
 800460a:	230e      	movs	r3, #14
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	463b      	mov	r3, r7
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	2301      	movs	r3, #1
 8004614:	223b      	movs	r2, #59	@ 0x3b
 8004616:	21d0      	movs	r1, #208	@ 0xd0
 8004618:	f7fd ff48 	bl	80024ac <HAL_I2C_Mem_Read>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <MPU6050_Process+0x42>
        printf("Error leyendo datos del MPU6050\n");
 8004622:	4874      	ldr	r0, [pc, #464]	@ (80047f4 <MPU6050_Process+0x20c>)
 8004624:	f002 fe8c 	bl	8007340 <puts>
        return;
 8004628:	e0dd      	b.n	80047e6 <MPU6050_Process+0x1fe>
    }

    // Leer datos crudos
    mpu_data.accel_x = (buf[0] << 8) | buf[1];
 800462a:	783b      	ldrb	r3, [r7, #0]
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	b21a      	sxth	r2, r3
 8004630:	787b      	ldrb	r3, [r7, #1]
 8004632:	b21b      	sxth	r3, r3
 8004634:	4313      	orrs	r3, r2
 8004636:	b21a      	sxth	r2, r3
 8004638:	4b6f      	ldr	r3, [pc, #444]	@ (80047f8 <MPU6050_Process+0x210>)
 800463a:	801a      	strh	r2, [r3, #0]
    mpu_data.accel_y = (buf[2] << 8) | buf[3];
 800463c:	78bb      	ldrb	r3, [r7, #2]
 800463e:	021b      	lsls	r3, r3, #8
 8004640:	b21a      	sxth	r2, r3
 8004642:	78fb      	ldrb	r3, [r7, #3]
 8004644:	b21b      	sxth	r3, r3
 8004646:	4313      	orrs	r3, r2
 8004648:	b21a      	sxth	r2, r3
 800464a:	4b6b      	ldr	r3, [pc, #428]	@ (80047f8 <MPU6050_Process+0x210>)
 800464c:	805a      	strh	r2, [r3, #2]
    mpu_data.accel_z = (buf[4] << 8) | buf[5];
 800464e:	793b      	ldrb	r3, [r7, #4]
 8004650:	021b      	lsls	r3, r3, #8
 8004652:	b21a      	sxth	r2, r3
 8004654:	797b      	ldrb	r3, [r7, #5]
 8004656:	b21b      	sxth	r3, r3
 8004658:	4313      	orrs	r3, r2
 800465a:	b21a      	sxth	r2, r3
 800465c:	4b66      	ldr	r3, [pc, #408]	@ (80047f8 <MPU6050_Process+0x210>)
 800465e:	809a      	strh	r2, [r3, #4]
    mpu_data.temp_raw = (buf[6] << 8) | buf[7];
 8004660:	79bb      	ldrb	r3, [r7, #6]
 8004662:	021b      	lsls	r3, r3, #8
 8004664:	b21a      	sxth	r2, r3
 8004666:	79fb      	ldrb	r3, [r7, #7]
 8004668:	b21b      	sxth	r3, r3
 800466a:	4313      	orrs	r3, r2
 800466c:	b21a      	sxth	r2, r3
 800466e:	4b62      	ldr	r3, [pc, #392]	@ (80047f8 <MPU6050_Process+0x210>)
 8004670:	851a      	strh	r2, [r3, #40]	@ 0x28
    mpu_data.gyro_x  = (buf[8]  << 8) | buf[9];
 8004672:	7a3b      	ldrb	r3, [r7, #8]
 8004674:	021b      	lsls	r3, r3, #8
 8004676:	b21a      	sxth	r2, r3
 8004678:	7a7b      	ldrb	r3, [r7, #9]
 800467a:	b21b      	sxth	r3, r3
 800467c:	4313      	orrs	r3, r2
 800467e:	b21a      	sxth	r2, r3
 8004680:	4b5d      	ldr	r3, [pc, #372]	@ (80047f8 <MPU6050_Process+0x210>)
 8004682:	829a      	strh	r2, [r3, #20]
    mpu_data.gyro_y  = (buf[10] << 8) | buf[11];
 8004684:	7abb      	ldrb	r3, [r7, #10]
 8004686:	021b      	lsls	r3, r3, #8
 8004688:	b21a      	sxth	r2, r3
 800468a:	7afb      	ldrb	r3, [r7, #11]
 800468c:	b21b      	sxth	r3, r3
 800468e:	4313      	orrs	r3, r2
 8004690:	b21a      	sxth	r2, r3
 8004692:	4b59      	ldr	r3, [pc, #356]	@ (80047f8 <MPU6050_Process+0x210>)
 8004694:	82da      	strh	r2, [r3, #22]
    mpu_data.gyro_z  = (buf[12] << 8) | buf[13];
 8004696:	7b3b      	ldrb	r3, [r7, #12]
 8004698:	021b      	lsls	r3, r3, #8
 800469a:	b21a      	sxth	r2, r3
 800469c:	7b7b      	ldrb	r3, [r7, #13]
 800469e:	b21b      	sxth	r3, r3
 80046a0:	4313      	orrs	r3, r2
 80046a2:	b21a      	sxth	r2, r3
 80046a4:	4b54      	ldr	r3, [pc, #336]	@ (80047f8 <MPU6050_Process+0x210>)
 80046a6:	831a      	strh	r2, [r3, #24]

    // Convertir unidades
    mpu_data.accel_gx = mpu_data.accel_x * 9.80665f / 16384.0f;
 80046a8:	4b53      	ldr	r3, [pc, #332]	@ (80047f8 <MPU6050_Process+0x210>)
 80046aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fc faf4 	bl	8000c9c <__aeabi_i2f>
 80046b4:	4603      	mov	r3, r0
 80046b6:	4951      	ldr	r1, [pc, #324]	@ (80047fc <MPU6050_Process+0x214>)
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7fc fb43 	bl	8000d44 <__aeabi_fmul>
 80046be:	4603      	mov	r3, r0
 80046c0:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fc fbf1 	bl	8000eac <__aeabi_fdiv>
 80046ca:	4603      	mov	r3, r0
 80046cc:	461a      	mov	r2, r3
 80046ce:	4b4a      	ldr	r3, [pc, #296]	@ (80047f8 <MPU6050_Process+0x210>)
 80046d0:	609a      	str	r2, [r3, #8]
    mpu_data.accel_gy = mpu_data.accel_y * 9.80665f / 16384.0f;
 80046d2:	4b49      	ldr	r3, [pc, #292]	@ (80047f8 <MPU6050_Process+0x210>)
 80046d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fc fadf 	bl	8000c9c <__aeabi_i2f>
 80046de:	4603      	mov	r3, r0
 80046e0:	4946      	ldr	r1, [pc, #280]	@ (80047fc <MPU6050_Process+0x214>)
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fc fb2e 	bl	8000d44 <__aeabi_fmul>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fc fbdc 	bl	8000eac <__aeabi_fdiv>
 80046f4:	4603      	mov	r3, r0
 80046f6:	461a      	mov	r2, r3
 80046f8:	4b3f      	ldr	r3, [pc, #252]	@ (80047f8 <MPU6050_Process+0x210>)
 80046fa:	60da      	str	r2, [r3, #12]
    mpu_data.accel_gz = mpu_data.accel_z * 9.80665f / 16384.0f;
 80046fc:	4b3e      	ldr	r3, [pc, #248]	@ (80047f8 <MPU6050_Process+0x210>)
 80046fe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004702:	4618      	mov	r0, r3
 8004704:	f7fc faca 	bl	8000c9c <__aeabi_i2f>
 8004708:	4603      	mov	r3, r0
 800470a:	493c      	ldr	r1, [pc, #240]	@ (80047fc <MPU6050_Process+0x214>)
 800470c:	4618      	mov	r0, r3
 800470e:	f7fc fb19 	bl	8000d44 <__aeabi_fmul>
 8004712:	4603      	mov	r3, r0
 8004714:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8004718:	4618      	mov	r0, r3
 800471a:	f7fc fbc7 	bl	8000eac <__aeabi_fdiv>
 800471e:	4603      	mov	r3, r0
 8004720:	461a      	mov	r2, r3
 8004722:	4b35      	ldr	r3, [pc, #212]	@ (80047f8 <MPU6050_Process+0x210>)
 8004724:	611a      	str	r2, [r3, #16]

    mpu_data.gyro_dps_x = mpu_data.gyro_x / 131.0f;
 8004726:	4b34      	ldr	r3, [pc, #208]	@ (80047f8 <MPU6050_Process+0x210>)
 8004728:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800472c:	4618      	mov	r0, r3
 800472e:	f7fc fab5 	bl	8000c9c <__aeabi_i2f>
 8004732:	4603      	mov	r3, r0
 8004734:	4932      	ldr	r1, [pc, #200]	@ (8004800 <MPU6050_Process+0x218>)
 8004736:	4618      	mov	r0, r3
 8004738:	f7fc fbb8 	bl	8000eac <__aeabi_fdiv>
 800473c:	4603      	mov	r3, r0
 800473e:	461a      	mov	r2, r3
 8004740:	4b2d      	ldr	r3, [pc, #180]	@ (80047f8 <MPU6050_Process+0x210>)
 8004742:	61da      	str	r2, [r3, #28]
    mpu_data.gyro_dps_y = mpu_data.gyro_y / 131.0f;
 8004744:	4b2c      	ldr	r3, [pc, #176]	@ (80047f8 <MPU6050_Process+0x210>)
 8004746:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800474a:	4618      	mov	r0, r3
 800474c:	f7fc faa6 	bl	8000c9c <__aeabi_i2f>
 8004750:	4603      	mov	r3, r0
 8004752:	492b      	ldr	r1, [pc, #172]	@ (8004800 <MPU6050_Process+0x218>)
 8004754:	4618      	mov	r0, r3
 8004756:	f7fc fba9 	bl	8000eac <__aeabi_fdiv>
 800475a:	4603      	mov	r3, r0
 800475c:	461a      	mov	r2, r3
 800475e:	4b26      	ldr	r3, [pc, #152]	@ (80047f8 <MPU6050_Process+0x210>)
 8004760:	621a      	str	r2, [r3, #32]
    mpu_data.gyro_dps_z = mpu_data.gyro_z / 131.0f;
 8004762:	4b25      	ldr	r3, [pc, #148]	@ (80047f8 <MPU6050_Process+0x210>)
 8004764:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8004768:	4618      	mov	r0, r3
 800476a:	f7fc fa97 	bl	8000c9c <__aeabi_i2f>
 800476e:	4603      	mov	r3, r0
 8004770:	4923      	ldr	r1, [pc, #140]	@ (8004800 <MPU6050_Process+0x218>)
 8004772:	4618      	mov	r0, r3
 8004774:	f7fc fb9a 	bl	8000eac <__aeabi_fdiv>
 8004778:	4603      	mov	r3, r0
 800477a:	461a      	mov	r2, r3
 800477c:	4b1e      	ldr	r3, [pc, #120]	@ (80047f8 <MPU6050_Process+0x210>)
 800477e:	625a      	str	r2, [r3, #36]	@ 0x24

    mpu_data.temperature = mpu_data.temp_raw / 340.0f + 36.53f;
 8004780:	4b1d      	ldr	r3, [pc, #116]	@ (80047f8 <MPU6050_Process+0x210>)
 8004782:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8004786:	4618      	mov	r0, r3
 8004788:	f7fc fa88 	bl	8000c9c <__aeabi_i2f>
 800478c:	4603      	mov	r3, r0
 800478e:	491d      	ldr	r1, [pc, #116]	@ (8004804 <MPU6050_Process+0x21c>)
 8004790:	4618      	mov	r0, r3
 8004792:	f7fc fb8b 	bl	8000eac <__aeabi_fdiv>
 8004796:	4603      	mov	r3, r0
 8004798:	491b      	ldr	r1, [pc, #108]	@ (8004808 <MPU6050_Process+0x220>)
 800479a:	4618      	mov	r0, r3
 800479c:	f7fc f9ca 	bl	8000b34 <__addsf3>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	4b14      	ldr	r3, [pc, #80]	@ (80047f8 <MPU6050_Process+0x210>)
 80047a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Obtener tiempo actual (ejemplo con HAL_GetTick)
    uint32_t current_tick = HAL_GetTick(); // ms desde inicio
 80047a8:	f7fd f934 	bl	8001a14 <HAL_GetTick>
 80047ac:	6178      	str	r0, [r7, #20]
    float dt = (last_tick == 0) ? 0.01f : (current_tick - last_tick) / 1000.0f;
 80047ae:	4b17      	ldr	r3, [pc, #92]	@ (800480c <MPU6050_Process+0x224>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00d      	beq.n	80047d2 <MPU6050_Process+0x1ea>
 80047b6:	4b15      	ldr	r3, [pc, #84]	@ (800480c <MPU6050_Process+0x224>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fc fa68 	bl	8000c94 <__aeabi_ui2f>
 80047c4:	4603      	mov	r3, r0
 80047c6:	4912      	ldr	r1, [pc, #72]	@ (8004810 <MPU6050_Process+0x228>)
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fc fb6f 	bl	8000eac <__aeabi_fdiv>
 80047ce:	4603      	mov	r3, r0
 80047d0:	e000      	b.n	80047d4 <MPU6050_Process+0x1ec>
 80047d2:	4b10      	ldr	r3, [pc, #64]	@ (8004814 <MPU6050_Process+0x22c>)
 80047d4:	613b      	str	r3, [r7, #16]
    last_tick = current_tick;
 80047d6:	4a0d      	ldr	r2, [pc, #52]	@ (800480c <MPU6050_Process+0x224>)
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	6013      	str	r3, [r2, #0]

    // Actualizar ngulos con filtro complementario
    MPU6050_UpdateOrientation(dt);
 80047dc:	6938      	ldr	r0, [r7, #16]
 80047de:	f000 f81b 	bl	8004818 <MPU6050_UpdateOrientation>
 80047e2:	e000      	b.n	80047e6 <MPU6050_Process+0x1fe>
    if (!data_ready) return;
 80047e4:	bf00      	nop

}
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	2000034c 	.word	0x2000034c
 80047f0:	20000310 	.word	0x20000310
 80047f4:	08009a3c 	.word	0x08009a3c
 80047f8:	20000314 	.word	0x20000314
 80047fc:	411ce80a 	.word	0x411ce80a
 8004800:	43030000 	.word	0x43030000
 8004804:	43aa0000 	.word	0x43aa0000
 8004808:	42121eb8 	.word	0x42121eb8
 800480c:	20000350 	.word	0x20000350
 8004810:	447a0000 	.word	0x447a0000
 8004814:	3c23d70a 	.word	0x3c23d70a

08004818 <MPU6050_UpdateOrientation>:



void MPU6050_UpdateOrientation(float dt) {
 8004818:	b5b0      	push	{r4, r5, r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
    // ngulos por acelermetro (en grados)
    float roll_acc  = atan2f(mpu_data.accel_gy, mpu_data.accel_gz) * 180.0f / M_PI;
 8004820:	4b67      	ldr	r3, [pc, #412]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	4a66      	ldr	r2, [pc, #408]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 8004826:	6912      	ldr	r2, [r2, #16]
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f004 fe34 	bl	8009498 <atan2f>
 8004830:	4603      	mov	r3, r0
 8004832:	4964      	ldr	r1, [pc, #400]	@ (80049c4 <MPU6050_UpdateOrientation+0x1ac>)
 8004834:	4618      	mov	r0, r3
 8004836:	f7fc fa85 	bl	8000d44 <__aeabi_fmul>
 800483a:	4603      	mov	r3, r0
 800483c:	4618      	mov	r0, r3
 800483e:	f7fb fdf3 	bl	8000428 <__aeabi_f2d>
 8004842:	a35d      	add	r3, pc, #372	@ (adr r3, 80049b8 <MPU6050_UpdateOrientation+0x1a0>)
 8004844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004848:	f7fb ff70 	bl	800072c <__aeabi_ddiv>
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	4610      	mov	r0, r2
 8004852:	4619      	mov	r1, r3
 8004854:	f7fc f918 	bl	8000a88 <__aeabi_d2f>
 8004858:	4603      	mov	r3, r0
 800485a:	60fb      	str	r3, [r7, #12]
    float pitch_acc = atan2f(-mpu_data.accel_gx, sqrtf(mpu_data.accel_gy * mpu_data.accel_gy + mpu_data.accel_gz * mpu_data.accel_gz)) * 180.0f / M_PI;
 800485c:	4b58      	ldr	r3, [pc, #352]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8004864:	4b56      	ldr	r3, [pc, #344]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	4a55      	ldr	r2, [pc, #340]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800486a:	68d2      	ldr	r2, [r2, #12]
 800486c:	4611      	mov	r1, r2
 800486e:	4618      	mov	r0, r3
 8004870:	f7fc fa68 	bl	8000d44 <__aeabi_fmul>
 8004874:	4603      	mov	r3, r0
 8004876:	461d      	mov	r5, r3
 8004878:	4b51      	ldr	r3, [pc, #324]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	4a50      	ldr	r2, [pc, #320]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800487e:	6912      	ldr	r2, [r2, #16]
 8004880:	4611      	mov	r1, r2
 8004882:	4618      	mov	r0, r3
 8004884:	f7fc fa5e 	bl	8000d44 <__aeabi_fmul>
 8004888:	4603      	mov	r3, r0
 800488a:	4619      	mov	r1, r3
 800488c:	4628      	mov	r0, r5
 800488e:	f7fc f951 	bl	8000b34 <__addsf3>
 8004892:	4603      	mov	r3, r0
 8004894:	4618      	mov	r0, r3
 8004896:	f004 fe01 	bl	800949c <sqrtf>
 800489a:	4603      	mov	r3, r0
 800489c:	4619      	mov	r1, r3
 800489e:	4620      	mov	r0, r4
 80048a0:	f004 fdfa 	bl	8009498 <atan2f>
 80048a4:	4603      	mov	r3, r0
 80048a6:	4947      	ldr	r1, [pc, #284]	@ (80049c4 <MPU6050_UpdateOrientation+0x1ac>)
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7fc fa4b 	bl	8000d44 <__aeabi_fmul>
 80048ae:	4603      	mov	r3, r0
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7fb fdb9 	bl	8000428 <__aeabi_f2d>
 80048b6:	a340      	add	r3, pc, #256	@ (adr r3, 80049b8 <MPU6050_UpdateOrientation+0x1a0>)
 80048b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048bc:	f7fb ff36 	bl	800072c <__aeabi_ddiv>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4610      	mov	r0, r2
 80048c6:	4619      	mov	r1, r3
 80048c8:	f7fc f8de 	bl	8000a88 <__aeabi_d2f>
 80048cc:	4603      	mov	r3, r0
 80048ce:	60bb      	str	r3, [r7, #8]

    // Primera lectura: inicializar ngulos con acelermetro para evitar "saltos"
    if (!inicializado) {
 80048d0:	4b3d      	ldr	r3, [pc, #244]	@ (80049c8 <MPU6050_UpdateOrientation+0x1b0>)
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d108      	bne.n	80048ea <MPU6050_UpdateOrientation+0xd2>
    	mpu_data.roll = roll_acc;
 80048d8:	4a39      	ldr	r2, [pc, #228]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6313      	str	r3, [r2, #48]	@ 0x30
    	mpu_data.pitch = pitch_acc;
 80048de:	4a38      	ldr	r2, [pc, #224]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	6353      	str	r3, [r2, #52]	@ 0x34
        inicializado = 1;
 80048e4:	4b38      	ldr	r3, [pc, #224]	@ (80049c8 <MPU6050_UpdateOrientation+0x1b0>)
 80048e6:	2201      	movs	r2, #1
 80048e8:	701a      	strb	r2, [r3, #0]
    }

    // Integrar giroscopio (velocidad angular en grados/seg)
    mpu_data.roll  += mpu_data.gyro_dps_x * dt;
 80048ea:	4b35      	ldr	r3, [pc, #212]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 80048ec:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 80048ee:	4b34      	ldr	r3, [pc, #208]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	6879      	ldr	r1, [r7, #4]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fc fa25 	bl	8000d44 <__aeabi_fmul>
 80048fa:	4603      	mov	r3, r0
 80048fc:	4619      	mov	r1, r3
 80048fe:	4620      	mov	r0, r4
 8004900:	f7fc f918 	bl	8000b34 <__addsf3>
 8004904:	4603      	mov	r3, r0
 8004906:	461a      	mov	r2, r3
 8004908:	4b2d      	ldr	r3, [pc, #180]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800490a:	631a      	str	r2, [r3, #48]	@ 0x30
    mpu_data.pitch += mpu_data.gyro_dps_y * dt;
 800490c:	4b2c      	ldr	r3, [pc, #176]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800490e:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004910:	4b2b      	ldr	r3, [pc, #172]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	6879      	ldr	r1, [r7, #4]
 8004916:	4618      	mov	r0, r3
 8004918:	f7fc fa14 	bl	8000d44 <__aeabi_fmul>
 800491c:	4603      	mov	r3, r0
 800491e:	4619      	mov	r1, r3
 8004920:	4620      	mov	r0, r4
 8004922:	f7fc f907 	bl	8000b34 <__addsf3>
 8004926:	4603      	mov	r3, r0
 8004928:	461a      	mov	r2, r3
 800492a:	4b25      	ldr	r3, [pc, #148]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800492c:	635a      	str	r2, [r3, #52]	@ 0x34

    // Aplicar filtro complementario
    mpu_data.roll  = alpha * mpu_data.roll  + (1.0f - alpha) * roll_acc;
 800492e:	4b24      	ldr	r3, [pc, #144]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 8004930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004932:	4a26      	ldr	r2, [pc, #152]	@ (80049cc <MPU6050_UpdateOrientation+0x1b4>)
 8004934:	6812      	ldr	r2, [r2, #0]
 8004936:	4611      	mov	r1, r2
 8004938:	4618      	mov	r0, r3
 800493a:	f7fc fa03 	bl	8000d44 <__aeabi_fmul>
 800493e:	4603      	mov	r3, r0
 8004940:	461c      	mov	r4, r3
 8004942:	4b22      	ldr	r3, [pc, #136]	@ (80049cc <MPU6050_UpdateOrientation+0x1b4>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4619      	mov	r1, r3
 8004948:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800494c:	f7fc f8f0 	bl	8000b30 <__aeabi_fsub>
 8004950:	4603      	mov	r3, r0
 8004952:	68f9      	ldr	r1, [r7, #12]
 8004954:	4618      	mov	r0, r3
 8004956:	f7fc f9f5 	bl	8000d44 <__aeabi_fmul>
 800495a:	4603      	mov	r3, r0
 800495c:	4619      	mov	r1, r3
 800495e:	4620      	mov	r0, r4
 8004960:	f7fc f8e8 	bl	8000b34 <__addsf3>
 8004964:	4603      	mov	r3, r0
 8004966:	461a      	mov	r2, r3
 8004968:	4b15      	ldr	r3, [pc, #84]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
    mpu_data.pitch = alpha * mpu_data.pitch + (1.0f - alpha) * pitch_acc;
 800496c:	4b14      	ldr	r3, [pc, #80]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 800496e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004970:	4a16      	ldr	r2, [pc, #88]	@ (80049cc <MPU6050_UpdateOrientation+0x1b4>)
 8004972:	6812      	ldr	r2, [r2, #0]
 8004974:	4611      	mov	r1, r2
 8004976:	4618      	mov	r0, r3
 8004978:	f7fc f9e4 	bl	8000d44 <__aeabi_fmul>
 800497c:	4603      	mov	r3, r0
 800497e:	461c      	mov	r4, r3
 8004980:	4b12      	ldr	r3, [pc, #72]	@ (80049cc <MPU6050_UpdateOrientation+0x1b4>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4619      	mov	r1, r3
 8004986:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800498a:	f7fc f8d1 	bl	8000b30 <__aeabi_fsub>
 800498e:	4603      	mov	r3, r0
 8004990:	68b9      	ldr	r1, [r7, #8]
 8004992:	4618      	mov	r0, r3
 8004994:	f7fc f9d6 	bl	8000d44 <__aeabi_fmul>
 8004998:	4603      	mov	r3, r0
 800499a:	4619      	mov	r1, r3
 800499c:	4620      	mov	r0, r4
 800499e:	f7fc f8c9 	bl	8000b34 <__addsf3>
 80049a2:	4603      	mov	r3, r0
 80049a4:	461a      	mov	r2, r3
 80049a6:	4b06      	ldr	r3, [pc, #24]	@ (80049c0 <MPU6050_UpdateOrientation+0x1a8>)
 80049a8:	635a      	str	r2, [r3, #52]	@ 0x34

    //printf("Roll: %.2f, Pitch: %.2f\n", mpu_data.roll, mpu_data.pitch);
}
 80049aa:	bf00      	nop
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bdb0      	pop	{r4, r5, r7, pc}
 80049b2:	bf00      	nop
 80049b4:	f3af 8000 	nop.w
 80049b8:	54442d18 	.word	0x54442d18
 80049bc:	400921fb 	.word	0x400921fb
 80049c0:	20000314 	.word	0x20000314
 80049c4:	43340000 	.word	0x43340000
 80049c8:	2000034d 	.word	0x2000034d
 80049cc:	2000000c 	.word	0x2000000c

080049d0 <MPU6050_GetData>:



MPU6050_Data_t MPU6050_GetData(void) {
 80049d0:	b4b0      	push	{r4, r5, r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
	//printf("Roll: %.2f, Pitch: %.2f\n", mpu_data.roll, mpu_data.pitch);
    return mpu_data;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a09      	ldr	r2, [pc, #36]	@ (8004a00 <MPU6050_GetData+0x30>)
 80049dc:	461c      	mov	r4, r3
 80049de:	4615      	mov	r5, r2
 80049e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80049e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80049e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80049ec:	e895 0003 	ldmia.w	r5, {r0, r1}
 80049f0:	e884 0003 	stmia.w	r4, {r0, r1}
}
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bcb0      	pop	{r4, r5, r7}
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	20000314 	.word	0x20000314

08004a04 <app_init>:

task_dta_t task_dta_list[TASK_QTY];

/********************** external functions definition ************************/
void app_init(void)
{
 8004a04:	b590      	push	{r4, r7, lr}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af02      	add	r7, sp, #8
	uint32_t index;

	/* Print out: Application Initialized */
	LOGGER_LOG("\r\n");
 8004a0a:	b672      	cpsid	i
 8004a0c:	4b4f      	ldr	r3, [pc, #316]	@ (8004b4c <app_init+0x148>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a4f      	ldr	r2, [pc, #316]	@ (8004b50 <app_init+0x14c>)
 8004a12:	213f      	movs	r1, #63	@ 0x3f
 8004a14:	4618      	mov	r0, r3
 8004a16:	f002 fc9b 	bl	8007350 <sniprintf>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	4a4d      	ldr	r2, [pc, #308]	@ (8004b54 <app_init+0x150>)
 8004a1e:	6013      	str	r3, [r2, #0]
 8004a20:	4b4a      	ldr	r3, [pc, #296]	@ (8004b4c <app_init+0x148>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 fb4d 	bl	80050c4 <logger_log_print_>
 8004a2a:	b662      	cpsie	i
	LOGGER_LOG("%s is running - Tick [mS] = %lu\r\n", GET_NAME(app_init), HAL_GetTick());
 8004a2c:	b672      	cpsid	i
 8004a2e:	4b47      	ldr	r3, [pc, #284]	@ (8004b4c <app_init+0x148>)
 8004a30:	681c      	ldr	r4, [r3, #0]
 8004a32:	f7fc ffef 	bl	8001a14 <HAL_GetTick>
 8004a36:	4603      	mov	r3, r0
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	4b47      	ldr	r3, [pc, #284]	@ (8004b58 <app_init+0x154>)
 8004a3c:	4a47      	ldr	r2, [pc, #284]	@ (8004b5c <app_init+0x158>)
 8004a3e:	213f      	movs	r1, #63	@ 0x3f
 8004a40:	4620      	mov	r0, r4
 8004a42:	f002 fc85 	bl	8007350 <sniprintf>
 8004a46:	4603      	mov	r3, r0
 8004a48:	4a42      	ldr	r2, [pc, #264]	@ (8004b54 <app_init+0x150>)
 8004a4a:	6013      	str	r3, [r2, #0]
 8004a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8004b4c <app_init+0x148>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 fb37 	bl	80050c4 <logger_log_print_>
 8004a56:	b662      	cpsie	i

	LOGGER_LOG(p_sys);
 8004a58:	b672      	cpsid	i
 8004a5a:	4b3c      	ldr	r3, [pc, #240]	@ (8004b4c <app_init+0x148>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a40      	ldr	r2, [pc, #256]	@ (8004b60 <app_init+0x15c>)
 8004a60:	6812      	ldr	r2, [r2, #0]
 8004a62:	213f      	movs	r1, #63	@ 0x3f
 8004a64:	4618      	mov	r0, r3
 8004a66:	f002 fc73 	bl	8007350 <sniprintf>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	4a39      	ldr	r2, [pc, #228]	@ (8004b54 <app_init+0x150>)
 8004a6e:	6013      	str	r3, [r2, #0]
 8004a70:	4b36      	ldr	r3, [pc, #216]	@ (8004b4c <app_init+0x148>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 fb25 	bl	80050c4 <logger_log_print_>
 8004a7a:	b662      	cpsie	i
	LOGGER_LOG(p_app);
 8004a7c:	b672      	cpsid	i
 8004a7e:	4b33      	ldr	r3, [pc, #204]	@ (8004b4c <app_init+0x148>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a38      	ldr	r2, [pc, #224]	@ (8004b64 <app_init+0x160>)
 8004a84:	6812      	ldr	r2, [r2, #0]
 8004a86:	213f      	movs	r1, #63	@ 0x3f
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f002 fc61 	bl	8007350 <sniprintf>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	4a30      	ldr	r2, [pc, #192]	@ (8004b54 <app_init+0x150>)
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	4b2d      	ldr	r3, [pc, #180]	@ (8004b4c <app_init+0x148>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f000 fb13 	bl	80050c4 <logger_log_print_>
 8004a9e:	b662      	cpsie	i

	g_app_cnt = G_APP_CNT_INI;
 8004aa0:	4b31      	ldr	r3, [pc, #196]	@ (8004b68 <app_init+0x164>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	601a      	str	r2, [r3, #0]

	/* Print out: Application execution counter */
	LOGGER_LOG(" %s = %lu\r\n", GET_NAME(g_app_cnt), g_app_cnt);
 8004aa6:	b672      	cpsid	i
 8004aa8:	4b28      	ldr	r3, [pc, #160]	@ (8004b4c <app_init+0x148>)
 8004aaa:	6818      	ldr	r0, [r3, #0]
 8004aac:	4b2e      	ldr	r3, [pc, #184]	@ (8004b68 <app_init+0x164>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	4b2e      	ldr	r3, [pc, #184]	@ (8004b6c <app_init+0x168>)
 8004ab4:	4a2e      	ldr	r2, [pc, #184]	@ (8004b70 <app_init+0x16c>)
 8004ab6:	213f      	movs	r1, #63	@ 0x3f
 8004ab8:	f002 fc4a 	bl	8007350 <sniprintf>
 8004abc:	4603      	mov	r3, r0
 8004abe:	4a25      	ldr	r2, [pc, #148]	@ (8004b54 <app_init+0x150>)
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	4b22      	ldr	r3, [pc, #136]	@ (8004b4c <app_init+0x148>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 fafc 	bl	80050c4 <logger_log_print_>
 8004acc:	b662      	cpsie	i

	/* Go through the task arrays */
	for (index = 0; TASK_QTY > index; index++)
 8004ace:	2300      	movs	r3, #0
 8004ad0:	607b      	str	r3, [r7, #4]
 8004ad2:	e01a      	b.n	8004b0a <app_init+0x106>
	{
		/* Run task_x_init */
		(*task_cfg_list[index].task_init)(task_cfg_list[index].parameters);
 8004ad4:	4927      	ldr	r1, [pc, #156]	@ (8004b74 <app_init+0x170>)
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	4413      	add	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	6819      	ldr	r1, [r3, #0]
 8004ae4:	4823      	ldr	r0, [pc, #140]	@ (8004b74 <app_init+0x170>)
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	4413      	add	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4403      	add	r3, r0
 8004af2:	3308      	adds	r3, #8
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	4788      	blx	r1

		/* Init variables */
		task_dta_list[index].WCET = TASK_X_WCET_INI;
 8004afa:	4a1f      	ldr	r2, [pc, #124]	@ (8004b78 <app_init+0x174>)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2100      	movs	r1, #0
 8004b00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (index = 0; TASK_QTY > index; index++)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3301      	adds	r3, #1
 8004b08:	607b      	str	r3, [r7, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d9e1      	bls.n	8004ad4 <app_init+0xd0>
	}

	cycle_counter_init();
 8004b10:	4b1a      	ldr	r3, [pc, #104]	@ (8004b7c <app_init+0x178>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4a19      	ldr	r2, [pc, #100]	@ (8004b7c <app_init+0x178>)
 8004b16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b1a:	60d3      	str	r3, [r2, #12]
 8004b1c:	4b18      	ldr	r3, [pc, #96]	@ (8004b80 <app_init+0x17c>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	605a      	str	r2, [r3, #4]
 8004b22:	4b17      	ldr	r3, [pc, #92]	@ (8004b80 <app_init+0x17c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a16      	ldr	r2, [pc, #88]	@ (8004b80 <app_init+0x17c>)
 8004b28:	f043 0301 	orr.w	r3, r3, #1
 8004b2c:	6013      	str	r3, [r2, #0]

	__asm("CPSID i");	/* disable interrupts*/
 8004b2e:	b672      	cpsid	i
	g_app_tick_cnt = G_APP_TICK_CNT_INI;
 8004b30:	4b14      	ldr	r3, [pc, #80]	@ (8004b84 <app_init+0x180>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	601a      	str	r2, [r3, #0]
	g_task_sensor_tick_cnt = G_APP_TICK_CNT_INI;
 8004b36:	4b14      	ldr	r3, [pc, #80]	@ (8004b88 <app_init+0x184>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]
	g_task_menu_tick_cnt = G_APP_TICK_CNT_INI;
 8004b3c:	4b13      	ldr	r3, [pc, #76]	@ (8004b8c <app_init+0x188>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
    __asm("CPSIE i");	/* enable interrupts*/
 8004b42:	b662      	cpsie	i
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd90      	pop	{r4, r7, pc}
 8004b4c:	08009da8 	.word	0x08009da8
 8004b50:	08009aa8 	.word	0x08009aa8
 8004b54:	200003c4 	.word	0x200003c4
 8004b58:	08009aac 	.word	0x08009aac
 8004b5c:	08009ab8 	.word	0x08009ab8
 8004b60:	20000010 	.word	0x20000010
 8004b64:	20000014 	.word	0x20000014
 8004b68:	20000368 	.word	0x20000368
 8004b6c:	08009adc 	.word	0x08009adc
 8004b70:	08009ae8 	.word	0x08009ae8
 8004b74:	08009d84 	.word	0x08009d84
 8004b78:	20000374 	.word	0x20000374
 8004b7c:	e000edf0 	.word	0xe000edf0
 8004b80:	e0001000 	.word	0xe0001000
 8004b84:	20000370 	.word	0x20000370
 8004b88:	20000410 	.word	0x20000410
 8004b8c:	200003d4 	.word	0x200003d4

08004b90 <app_update>:

void app_update(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
	uint32_t index;
	uint32_t cycle_counter_time_us;

	/* Check if it's time to run tasks */
	if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 8004b96:	4b29      	ldr	r3, [pc, #164]	@ (8004c3c <app_update+0xac>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d049      	beq.n	8004c32 <app_update+0xa2>
    {
    	g_app_tick_cnt--;
 8004b9e:	4b27      	ldr	r3, [pc, #156]	@ (8004c3c <app_update+0xac>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	4a25      	ldr	r2, [pc, #148]	@ (8004c3c <app_update+0xac>)
 8004ba6:	6013      	str	r3, [r2, #0]

    	/* Update App Counter */
    	g_app_cnt++;
 8004ba8:	4b25      	ldr	r3, [pc, #148]	@ (8004c40 <app_update+0xb0>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	3301      	adds	r3, #1
 8004bae:	4a24      	ldr	r2, [pc, #144]	@ (8004c40 <app_update+0xb0>)
 8004bb0:	6013      	str	r3, [r2, #0]
    	g_app_time_us = 0;
 8004bb2:	4b24      	ldr	r3, [pc, #144]	@ (8004c44 <app_update+0xb4>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]

    	/* Go through the task arrays */
    	for (index = 0; TASK_QTY > index; index++)
 8004bb8:	2300      	movs	r3, #0
 8004bba:	607b      	str	r3, [r7, #4]
 8004bbc:	e036      	b.n	8004c2c <app_update+0x9c>
    	{
			cycle_counter_reset();
 8004bbe:	4b22      	ldr	r3, [pc, #136]	@ (8004c48 <app_update+0xb8>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	605a      	str	r2, [r3, #4]

    		/* Run task_x_update */
			(*task_cfg_list[index].task_update)(task_cfg_list[index].parameters);
 8004bc4:	4921      	ldr	r1, [pc, #132]	@ (8004c4c <app_update+0xbc>)
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	005b      	lsls	r3, r3, #1
 8004bcc:	4413      	add	r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	440b      	add	r3, r1
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	6819      	ldr	r1, [r3, #0]
 8004bd6:	481d      	ldr	r0, [pc, #116]	@ (8004c4c <app_update+0xbc>)
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	4413      	add	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4403      	add	r3, r0
 8004be4:	3308      	adds	r3, #8
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	4788      	blx	r1

			cycle_counter_time_us = cycle_counter_time_us();
 8004bec:	4b16      	ldr	r3, [pc, #88]	@ (8004c48 <app_update+0xb8>)
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	4b17      	ldr	r3, [pc, #92]	@ (8004c50 <app_update+0xc0>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4917      	ldr	r1, [pc, #92]	@ (8004c54 <app_update+0xc4>)
 8004bf6:	fba1 1303 	umull	r1, r3, r1, r3
 8004bfa:	0c9b      	lsrs	r3, r3, #18
 8004bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c00:	603b      	str	r3, [r7, #0]

			/* Update variables */
	    	g_app_time_us += cycle_counter_time_us;
 8004c02:	4b10      	ldr	r3, [pc, #64]	@ (8004c44 <app_update+0xb4>)
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	4413      	add	r3, r2
 8004c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8004c44 <app_update+0xb4>)
 8004c0c:	6013      	str	r3, [r2, #0]

			if (task_dta_list[index].WCET < cycle_counter_time_us)
 8004c0e:	4a12      	ldr	r2, [pc, #72]	@ (8004c58 <app_update+0xc8>)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c16:	683a      	ldr	r2, [r7, #0]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d904      	bls.n	8004c26 <app_update+0x96>
			{
				task_dta_list[index].WCET = cycle_counter_time_us;
 8004c1c:	490e      	ldr	r1, [pc, #56]	@ (8004c58 <app_update+0xc8>)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	for (index = 0; TASK_QTY > index; index++)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	607b      	str	r3, [r7, #4]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d9c5      	bls.n	8004bbe <app_update+0x2e>
			}
	    }
    }
}
 8004c32:	bf00      	nop
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	20000370 	.word	0x20000370
 8004c40:	20000368 	.word	0x20000368
 8004c44:	2000036c 	.word	0x2000036c
 8004c48:	e0001000 	.word	0xe0001000
 8004c4c:	08009d84 	.word	0x08009d84
 8004c50:	20000000 	.word	0x20000000
 8004c54:	431bde83 	.word	0x431bde83
 8004c58:	20000374 	.word	0x20000374

08004c5c <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	af00      	add	r7, sp, #0
	g_app_tick_cnt++;
 8004c60:	4b09      	ldr	r3, [pc, #36]	@ (8004c88 <HAL_SYSTICK_Callback+0x2c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3301      	adds	r3, #1
 8004c66:	4a08      	ldr	r2, [pc, #32]	@ (8004c88 <HAL_SYSTICK_Callback+0x2c>)
 8004c68:	6013      	str	r3, [r2, #0]

	g_task_sensor_tick_cnt++;
 8004c6a:	4b08      	ldr	r3, [pc, #32]	@ (8004c8c <HAL_SYSTICK_Callback+0x30>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	3301      	adds	r3, #1
 8004c70:	4a06      	ldr	r2, [pc, #24]	@ (8004c8c <HAL_SYSTICK_Callback+0x30>)
 8004c72:	6013      	str	r3, [r2, #0]
	g_task_menu_tick_cnt++;
 8004c74:	4b06      	ldr	r3, [pc, #24]	@ (8004c90 <HAL_SYSTICK_Callback+0x34>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	4a05      	ldr	r2, [pc, #20]	@ (8004c90 <HAL_SYSTICK_Callback+0x34>)
 8004c7c:	6013      	str	r3, [r2, #0]
}
 8004c7e:	bf00      	nop
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bc80      	pop	{r7}
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	20000370 	.word	0x20000370
 8004c8c:	20000410 	.word	0x20000410
 8004c90:	200003d4 	.word	0x200003d4

08004c94 <displayInit>:

void display_delay_us(uint32_t delay_us);

//=====[Implementations of public functions]===================================
void displayInit( displayConnection_t connection )
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	71fb      	strb	r3, [r7, #7]
    display.connection = connection;
 8004c9e:	4a2f      	ldr	r2, [pc, #188]	@ (8004d5c <displayInit+0xc8>)
 8004ca0:	79fb      	ldrb	r3, [r7, #7]
 8004ca2:	7013      	strb	r3, [r2, #0]

    initial8BitCommunicationIsCompleted = false;
 8004ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8004d60 <displayInit+0xcc>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	701a      	strb	r2, [r3, #0]

    HAL_Delay(50);
 8004caa:	2032      	movs	r0, #50	@ 0x32
 8004cac:	f7fc febc 	bl	8001a28 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004cb0:	2130      	movs	r1, #48	@ 0x30
 8004cb2:	2000      	movs	r0, #0
 8004cb4:	f000 f8b6 	bl	8004e24 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(5);
 8004cb8:	2005      	movs	r0, #5
 8004cba:	f7fc feb5 	bl	8001a28 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004cbe:	2130      	movs	r1, #48	@ 0x30
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	f000 f8af 	bl	8004e24 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 8004cc6:	2001      	movs	r0, #1
 8004cc8:	f7fc feae 	bl	8001a28 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004ccc:	2130      	movs	r1, #48	@ 0x30
 8004cce:	2000      	movs	r0, #0
 8004cd0:	f000 f8a8 	bl	8004e24 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 8004cd4:	2001      	movs	r0, #1
 8004cd6:	f7fc fea7 	bl	8001a28 <HAL_Delay>

    switch( display.connection ) {
 8004cda:	4b20      	ldr	r3, [pc, #128]	@ (8004d5c <displayInit+0xc8>)
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d009      	beq.n	8004cf6 <displayInit+0x62>
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d119      	bne.n	8004d1a <displayInit+0x86>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004ce6:	2138      	movs	r1, #56	@ 0x38
 8004ce8:	2000      	movs	r0, #0
 8004cea:	f000 f89b 	bl	8004e24 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_8BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 8004cee:	2001      	movs	r0, #1
 8004cf0:	f7fc fe9a 	bl	8001a28 <HAL_Delay>
        break;
 8004cf4:	e011      	b.n	8004d1a <displayInit+0x86>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004cf6:	2120      	movs	r1, #32
 8004cf8:	2000      	movs	r0, #0
 8004cfa:	f000 f893 	bl	8004e24 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS );
            HAL_Delay(1);
 8004cfe:	2001      	movs	r0, #1
 8004d00:	f7fc fe92 	bl	8001a28 <HAL_Delay>

            initial8BitCommunicationIsCompleted = true;
 8004d04:	4b16      	ldr	r3, [pc, #88]	@ (8004d60 <displayInit+0xcc>)
 8004d06:	2201      	movs	r2, #1
 8004d08:	701a      	strb	r2, [r3, #0]

            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004d0a:	2128      	movs	r1, #40	@ 0x28
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	f000 f889 	bl	8004e24 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 8004d12:	2001      	movs	r0, #1
 8004d14:	f7fc fe88 	bl	8001a28 <HAL_Delay>
        break;
 8004d18:	bf00      	nop
    }

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004d1a:	2108      	movs	r1, #8
 8004d1c:	2000      	movs	r0, #0
 8004d1e:	f000 f881 	bl	8004e24 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 8004d22:	2001      	movs	r0, #1
 8004d24:	f7fc fe80 	bl	8001a28 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004d28:	2101      	movs	r1, #1
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	f000 f87a 	bl	8004e24 <displayCodeWrite>
                      DISPLAY_IR_CLEAR_DISPLAY );
    HAL_Delay(1);
 8004d30:	2001      	movs	r0, #1
 8004d32:	f7fc fe79 	bl	8001a28 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004d36:	2106      	movs	r1, #6
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f000 f873 	bl	8004e24 <displayCodeWrite>
                      DISPLAY_IR_ENTRY_MODE_SET |
                      DISPLAY_IR_ENTRY_MODE_SET_INCREMENT |
                      DISPLAY_IR_ENTRY_MODE_SET_NO_SHIFT );
    HAL_Delay(1);
 8004d3e:	2001      	movs	r0, #1
 8004d40:	f7fc fe72 	bl	8001a28 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004d44:	210c      	movs	r1, #12
 8004d46:	2000      	movs	r0, #0
 8004d48:	f000 f86c 	bl	8004e24 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_ON |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 8004d4c:	2001      	movs	r0, #1
 8004d4e:	f7fc fe6b 	bl	8001a28 <HAL_Delay>
}
 8004d52:	bf00      	nop
 8004d54:	3708      	adds	r7, #8
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	20000380 	.word	0x20000380
 8004d60:	20000381 	.word	0x20000381

08004d64 <displayCharPositionWrite>:

void displayCharPositionWrite( uint8_t charPositionX, uint8_t charPositionY )
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	460a      	mov	r2, r1
 8004d6e:	71fb      	strb	r3, [r7, #7]
 8004d70:	4613      	mov	r3, r2
 8004d72:	71bb      	strb	r3, [r7, #6]
    switch( charPositionY ) {
 8004d74:	79bb      	ldrb	r3, [r7, #6]
 8004d76:	2b03      	cmp	r3, #3
 8004d78:	d83a      	bhi.n	8004df0 <displayCharPositionWrite+0x8c>
 8004d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d80 <displayCharPositionWrite+0x1c>)
 8004d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d80:	08004d91 	.word	0x08004d91
 8004d84:	08004da3 	.word	0x08004da3
 8004d88:	08004dbd 	.word	0x08004dbd
 8004d8c:	08004dd7 	.word	0x08004dd7
        case 0:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004d90:	79fb      	ldrb	r3, [r7, #7]
 8004d92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	4619      	mov	r1, r3
 8004d9a:	2000      	movs	r0, #0
 8004d9c:	f000 f842 	bl	8004e24 <displayCodeWrite>
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE1_FIRST_CHARACTER_ADDRESS +
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8004da0:	e026      	b.n	8004df0 <displayCharPositionWrite+0x8c>

        case 1:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE2_FIRST_CHARACTER_ADDRESS +
 8004da2:	79fb      	ldrb	r3, [r7, #7]
 8004da4:	3340      	adds	r3, #64	@ 0x40
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8004daa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004dae:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	4619      	mov	r1, r3
 8004db4:	2000      	movs	r0, #0
 8004db6:	f000 f835 	bl	8004e24 <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8004dba:	e019      	b.n	8004df0 <displayCharPositionWrite+0x8c>

        case 2:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE3_FIRST_CHARACTER_ADDRESS +
 8004dbc:	79fb      	ldrb	r3, [r7, #7]
 8004dbe:	3314      	adds	r3, #20
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8004dc4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004dc8:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	4619      	mov	r1, r3
 8004dce:	2000      	movs	r0, #0
 8004dd0:	f000 f828 	bl	8004e24 <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8004dd4:	e00c      	b.n	8004df0 <displayCharPositionWrite+0x8c>

        case 3:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE4_FIRST_CHARACTER_ADDRESS +
 8004dd6:	79fb      	ldrb	r3, [r7, #7]
 8004dd8:	3354      	adds	r3, #84	@ 0x54
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8004dde:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004de2:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	4619      	mov	r1, r3
 8004de8:	2000      	movs	r0, #0
 8004dea:	f000 f81b 	bl	8004e24 <displayCodeWrite>
                                charPositionX ) );
            //HAL_Delay(1);
        break;
 8004dee:	bf00      	nop
    }
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <displayStringWrite>:

void displayStringWrite( const char * str )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
    while (*str) {
 8004e00:	e007      	b.n	8004e12 <displayStringWrite+0x1a>
    	displayCodeWrite(DISPLAY_RS_DATA, *str++);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	607a      	str	r2, [r7, #4]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	2001      	movs	r0, #1
 8004e0e:	f000 f809 	bl	8004e24 <displayCodeWrite>
    while (*str) {
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1f3      	bne.n	8004e02 <displayStringWrite+0xa>
    }
}
 8004e1a:	bf00      	nop
 8004e1c:	bf00      	nop
 8004e1e:	3708      	adds	r7, #8
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <displayCodeWrite>:

//=====[Implementations of private functions]==================================
static void displayCodeWrite( bool type, uint8_t dataBus )
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	460a      	mov	r2, r1
 8004e2e:	71fb      	strb	r3, [r7, #7]
 8004e30:	4613      	mov	r3, r2
 8004e32:	71bb      	strb	r3, [r7, #6]
	if ( type == DISPLAY_RS_INSTRUCTION )
 8004e34:	79fb      	ldrb	r3, [r7, #7]
 8004e36:	f083 0301 	eor.w	r3, r3, #1
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d004      	beq.n	8004e4a <displayCodeWrite+0x26>
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_INSTRUCTION );
 8004e40:	2100      	movs	r1, #0
 8004e42:	2004      	movs	r0, #4
 8004e44:	f000 f812 	bl	8004e6c <displayPinWrite>
 8004e48:	e003      	b.n	8004e52 <displayCodeWrite+0x2e>
	else
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_DATA );
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	2004      	movs	r0, #4
 8004e4e:	f000 f80d 	bl	8004e6c <displayPinWrite>
	displayPinWrite( DISPLAY_PIN_RW, DISPLAY_RW_WRITE );
 8004e52:	2100      	movs	r1, #0
 8004e54:	2005      	movs	r0, #5
 8004e56:	f000 f809 	bl	8004e6c <displayPinWrite>
	displayDataBusWrite( dataBus );
 8004e5a:	79bb      	ldrb	r3, [r7, #6]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f000 f873 	bl	8004f48 <displayDataBusWrite>
}
 8004e62:	bf00      	nop
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
	...

08004e6c <displayPinWrite>:

static void displayPinWrite( uint8_t pinName, int value )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	4603      	mov	r3, r0
 8004e74:	6039      	str	r1, [r7, #0]
 8004e76:	71fb      	strb	r3, [r7, #7]
    switch( display.connection ) {
 8004e78:	4b2f      	ldr	r3, [pc, #188]	@ (8004f38 <displayPinWrite+0xcc>)
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d003      	beq.n	8004e88 <displayPinWrite+0x1c>
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d154      	bne.n	8004f2e <displayPinWrite+0xc2>
                case DISPLAY_PIN_D7: displayD7 = value;   break;
                case DISPLAY_PIN_RS: displayRs = value;   break;
                case DISPLAY_PIN_EN: displayEn = value;   break;
                case DISPLAY_PIN_RW: break;
                */
                default: break;
 8004e84:	bf00      	nop
            }
            break;
 8004e86:	e052      	b.n	8004f2e <displayPinWrite+0xc2>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            switch( pinName ) {
 8004e88:	79fb      	ldrb	r3, [r7, #7]
 8004e8a:	3b04      	subs	r3, #4
 8004e8c:	2b0a      	cmp	r3, #10
 8004e8e:	d84c      	bhi.n	8004f2a <displayPinWrite+0xbe>
 8004e90:	a201      	add	r2, pc, #4	@ (adr r2, 8004e98 <displayPinWrite+0x2c>)
 8004e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e96:	bf00      	nop
 8004e98:	08004f09 	.word	0x08004f09
 8004e9c:	08004f2b 	.word	0x08004f2b
 8004ea0:	08004f1b 	.word	0x08004f1b
 8004ea4:	08004f2b 	.word	0x08004f2b
 8004ea8:	08004f2b 	.word	0x08004f2b
 8004eac:	08004f2b 	.word	0x08004f2b
 8004eb0:	08004f2b 	.word	0x08004f2b
 8004eb4:	08004ec5 	.word	0x08004ec5
 8004eb8:	08004ed5 	.word	0x08004ed5
 8004ebc:	08004ee5 	.word	0x08004ee5
 8004ec0:	08004ef7 	.word	0x08004ef7
            	case DISPLAY_PIN_D4: HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, value);   break;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	461a      	mov	r2, r3
 8004eca:	2120      	movs	r1, #32
 8004ecc:	481b      	ldr	r0, [pc, #108]	@ (8004f3c <displayPinWrite+0xd0>)
 8004ece:	f7fd f87e 	bl	8001fce <HAL_GPIO_WritePin>
 8004ed2:	e02b      	b.n	8004f2c <displayPinWrite+0xc0>
				case DISPLAY_PIN_D5: HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, value);   break;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	461a      	mov	r2, r3
 8004eda:	2110      	movs	r1, #16
 8004edc:	4817      	ldr	r0, [pc, #92]	@ (8004f3c <displayPinWrite+0xd0>)
 8004ede:	f7fd f876 	bl	8001fce <HAL_GPIO_WritePin>
 8004ee2:	e023      	b.n	8004f2c <displayPinWrite+0xc0>
				case DISPLAY_PIN_D6: HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, value);   break;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	461a      	mov	r2, r3
 8004eea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004eee:	4814      	ldr	r0, [pc, #80]	@ (8004f40 <displayPinWrite+0xd4>)
 8004ef0:	f7fd f86d 	bl	8001fce <HAL_GPIO_WritePin>
 8004ef4:	e01a      	b.n	8004f2c <displayPinWrite+0xc0>
				case DISPLAY_PIN_D7: HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, value);   break;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	461a      	mov	r2, r3
 8004efc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004f00:	480f      	ldr	r0, [pc, #60]	@ (8004f40 <displayPinWrite+0xd4>)
 8004f02:	f7fd f864 	bl	8001fce <HAL_GPIO_WritePin>
 8004f06:	e011      	b.n	8004f2c <displayPinWrite+0xc0>
				case DISPLAY_PIN_RS: HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, value);   break;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004f12:	480b      	ldr	r0, [pc, #44]	@ (8004f40 <displayPinWrite+0xd4>)
 8004f14:	f7fd f85b 	bl	8001fce <HAL_GPIO_WritePin>
 8004f18:	e008      	b.n	8004f2c <displayPinWrite+0xc0>
				case DISPLAY_PIN_EN: HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, value);   break;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	461a      	mov	r2, r3
 8004f20:	2180      	movs	r1, #128	@ 0x80
 8004f22:	4808      	ldr	r0, [pc, #32]	@ (8004f44 <displayPinWrite+0xd8>)
 8004f24:	f7fd f853 	bl	8001fce <HAL_GPIO_WritePin>
 8004f28:	e000      	b.n	8004f2c <displayPinWrite+0xc0>
                case DISPLAY_PIN_RW: break;
                default: break;
 8004f2a:	bf00      	nop
            }
            break;
 8004f2c:	bf00      	nop
    }
}
 8004f2e:	bf00      	nop
 8004f30:	3708      	adds	r7, #8
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	20000380 	.word	0x20000380
 8004f3c:	40010c00 	.word	0x40010c00
 8004f40:	40010800 	.word	0x40010800
 8004f44:	40011000 	.word	0x40011000

08004f48 <displayDataBusWrite>:

static void displayDataBusWrite( uint8_t dataBus )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	4603      	mov	r3, r0
 8004f50:	71fb      	strb	r3, [r7, #7]
    displayPinWrite( DISPLAY_PIN_EN, OFF );
 8004f52:	2100      	movs	r1, #0
 8004f54:	2006      	movs	r0, #6
 8004f56:	f7ff ff89 	bl	8004e6c <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b10000000 );
 8004f5a:	79fb      	ldrb	r3, [r7, #7]
 8004f5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f60:	4619      	mov	r1, r3
 8004f62:	200e      	movs	r0, #14
 8004f64:	f7ff ff82 	bl	8004e6c <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b01000000 );
 8004f68:	79fb      	ldrb	r3, [r7, #7]
 8004f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f6e:	4619      	mov	r1, r3
 8004f70:	200d      	movs	r0, #13
 8004f72:	f7ff ff7b 	bl	8004e6c <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00100000 );
 8004f76:	79fb      	ldrb	r3, [r7, #7]
 8004f78:	f003 0320 	and.w	r3, r3, #32
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	200c      	movs	r0, #12
 8004f80:	f7ff ff74 	bl	8004e6c <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00010000 );
 8004f84:	79fb      	ldrb	r3, [r7, #7]
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	200b      	movs	r0, #11
 8004f8e:	f7ff ff6d 	bl	8004e6c <displayPinWrite>
    switch( display.connection ) {
 8004f92:	4b32      	ldr	r3, [pc, #200]	@ (800505c <displayDataBusWrite+0x114>)
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d01e      	beq.n	8004fd8 <displayDataBusWrite+0x90>
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d14b      	bne.n	8005036 <displayDataBusWrite+0xee>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayPinWrite( DISPLAY_PIN_D3, dataBus & 0b00001000 );
 8004f9e:	79fb      	ldrb	r3, [r7, #7]
 8004fa0:	f003 0308 	and.w	r3, r3, #8
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	200a      	movs	r0, #10
 8004fa8:	f7ff ff60 	bl	8004e6c <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D2, dataBus & 0b00000100 );
 8004fac:	79fb      	ldrb	r3, [r7, #7]
 8004fae:	f003 0304 	and.w	r3, r3, #4
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	2009      	movs	r0, #9
 8004fb6:	f7ff ff59 	bl	8004e6c <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D1, dataBus & 0b00000010 );
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	f003 0302 	and.w	r3, r3, #2
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	2008      	movs	r0, #8
 8004fc4:	f7ff ff52 	bl	8004e6c <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D0, dataBus & 0b00000001 );
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	4619      	mov	r1, r3
 8004fd0:	2007      	movs	r0, #7
 8004fd2:	f7ff ff4b 	bl	8004e6c <displayPinWrite>
        break;
 8004fd6:	e02e      	b.n	8005036 <displayDataBusWrite+0xee>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            if ( initial8BitCommunicationIsCompleted == true) {
 8004fd8:	4b21      	ldr	r3, [pc, #132]	@ (8005060 <displayDataBusWrite+0x118>)
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d029      	beq.n	8005034 <displayDataBusWrite+0xec>
                displayPinWrite( DISPLAY_PIN_EN, ON );
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	2006      	movs	r0, #6
 8004fe4:	f7ff ff42 	bl	8004e6c <displayPinWrite>
                //HAL_Delay(1);
                display_delay_us(DISPLAY_DEL_01US);
 8004fe8:	2001      	movs	r0, #1
 8004fea:	f000 f83b 	bl	8005064 <display_delay_us>

                displayPinWrite( DISPLAY_PIN_EN, OFF );
 8004fee:	2100      	movs	r1, #0
 8004ff0:	2006      	movs	r0, #6
 8004ff2:	f7ff ff3b 	bl	8004e6c <displayPinWrite>
                //HAL_Delay(1);
                display_delay_us(DISPLAY_DEL_37US);
 8004ff6:	2025      	movs	r0, #37	@ 0x25
 8004ff8:	f000 f834 	bl	8005064 <display_delay_us>

                displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b00001000 );
 8004ffc:	79fb      	ldrb	r3, [r7, #7]
 8004ffe:	f003 0308 	and.w	r3, r3, #8
 8005002:	4619      	mov	r1, r3
 8005004:	200e      	movs	r0, #14
 8005006:	f7ff ff31 	bl	8004e6c <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b00000100 );
 800500a:	79fb      	ldrb	r3, [r7, #7]
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	4619      	mov	r1, r3
 8005012:	200d      	movs	r0, #13
 8005014:	f7ff ff2a 	bl	8004e6c <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00000010 );
 8005018:	79fb      	ldrb	r3, [r7, #7]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	4619      	mov	r1, r3
 8005020:	200c      	movs	r0, #12
 8005022:	f7ff ff23 	bl	8004e6c <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00000001 );
 8005026:	79fb      	ldrb	r3, [r7, #7]
 8005028:	f003 0301 	and.w	r3, r3, #1
 800502c:	4619      	mov	r1, r3
 800502e:	200b      	movs	r0, #11
 8005030:	f7ff ff1c 	bl	8004e6c <displayPinWrite>
            }
        break;
 8005034:	bf00      	nop

    }
    displayPinWrite( DISPLAY_PIN_EN, ON );
 8005036:	2101      	movs	r1, #1
 8005038:	2006      	movs	r0, #6
 800503a:	f7ff ff17 	bl	8004e6c <displayPinWrite>
    //HAL_Delay(1);
    display_delay_us(DISPLAY_DEL_01US);
 800503e:	2001      	movs	r0, #1
 8005040:	f000 f810 	bl	8005064 <display_delay_us>

    displayPinWrite( DISPLAY_PIN_EN, OFF );
 8005044:	2100      	movs	r1, #0
 8005046:	2006      	movs	r0, #6
 8005048:	f7ff ff10 	bl	8004e6c <displayPinWrite>
    //HAL_Delay(1);
    display_delay_us(DISPLAY_DEL_37US);
 800504c:	2025      	movs	r0, #37	@ 0x25
 800504e:	f000 f809 	bl	8005064 <display_delay_us>
}
 8005052:	bf00      	nop
 8005054:	3708      	adds	r7, #8
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	20000380 	.word	0x20000380
 8005060:	20000381 	.word	0x20000381

08005064 <display_delay_us>:

void display_delay_us(uint32_t delay_us)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
	uint32_t now = cycle_counter_time_us();
 800506c:	4b12      	ldr	r3, [pc, #72]	@ (80050b8 <display_delay_us+0x54>)
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	4b12      	ldr	r3, [pc, #72]	@ (80050bc <display_delay_us+0x58>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4912      	ldr	r1, [pc, #72]	@ (80050c0 <display_delay_us+0x5c>)
 8005076:	fba1 1303 	umull	r1, r3, r1, r3
 800507a:	0c9b      	lsrs	r3, r3, #18
 800507c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005080:	60fb      	str	r3, [r7, #12]
	uint32_t then = delay_us + now;
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	4413      	add	r3, r2
 8005088:	60bb      	str	r3, [r7, #8]

	while (now < then)
 800508a:	e00a      	b.n	80050a2 <display_delay_us+0x3e>
		now = cycle_counter_time_us();
 800508c:	4b0a      	ldr	r3, [pc, #40]	@ (80050b8 <display_delay_us+0x54>)
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	4b0a      	ldr	r3, [pc, #40]	@ (80050bc <display_delay_us+0x58>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	490a      	ldr	r1, [pc, #40]	@ (80050c0 <display_delay_us+0x5c>)
 8005096:	fba1 1303 	umull	r1, r3, r1, r3
 800509a:	0c9b      	lsrs	r3, r3, #18
 800509c:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a0:	60fb      	str	r3, [r7, #12]
	while (now < then)
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d3f0      	bcc.n	800508c <display_delay_us+0x28>
}
 80050aa:	bf00      	nop
 80050ac:	bf00      	nop
 80050ae:	3714      	adds	r7, #20
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bc80      	pop	{r7}
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	e0001000 	.word	0xe0001000
 80050bc:	20000000 	.word	0x20000000
 80050c0:	431bde83 	.word	0x431bde83

080050c4 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
	printf(msg);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f002 f8cf 	bl	8007270 <iprintf>
	fflush(stdout);
 80050d2:	4b05      	ldr	r3, [pc, #20]	@ (80050e8 <logger_log_print_+0x24>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	4618      	mov	r0, r3
 80050da:	f001 fff3 	bl	80070c4 <fflush>
}
 80050de:	bf00      	nop
 80050e0:	3708      	adds	r7, #8
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	20000044 	.word	0x20000044

080050ec <task_menu_init>:
uint32_t g_task_menu_cnt;
volatile uint32_t g_task_menu_tick_cnt;

/********************** external functions definition ************************/
void task_menu_init(void *parameters)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af02      	add	r7, sp, #8
 80050f2:	6078      	str	r0, [r7, #4]
	task_menu_st_t	state;
	task_menu_ev_t	event;
	bool b_event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_menu_init), p_task_menu);
 80050f4:	b672      	cpsid	i
 80050f6:	4b51      	ldr	r3, [pc, #324]	@ (800523c <task_menu_init+0x150>)
 80050f8:	6818      	ldr	r0, [r3, #0]
 80050fa:	4b51      	ldr	r3, [pc, #324]	@ (8005240 <task_menu_init+0x154>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	4b50      	ldr	r3, [pc, #320]	@ (8005244 <task_menu_init+0x158>)
 8005102:	4a51      	ldr	r2, [pc, #324]	@ (8005248 <task_menu_init+0x15c>)
 8005104:	213f      	movs	r1, #63	@ 0x3f
 8005106:	f002 f923 	bl	8007350 <sniprintf>
 800510a:	4603      	mov	r3, r0
 800510c:	4a4f      	ldr	r2, [pc, #316]	@ (800524c <task_menu_init+0x160>)
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	4b4a      	ldr	r3, [pc, #296]	@ (800523c <task_menu_init+0x150>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4618      	mov	r0, r3
 8005116:	f7ff ffd5 	bl	80050c4 <logger_log_print_>
 800511a:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_menu), p_task_menu_);
 800511c:	b672      	cpsid	i
 800511e:	4b47      	ldr	r3, [pc, #284]	@ (800523c <task_menu_init+0x150>)
 8005120:	6818      	ldr	r0, [r3, #0]
 8005122:	4b4b      	ldr	r3, [pc, #300]	@ (8005250 <task_menu_init+0x164>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	9300      	str	r3, [sp, #0]
 8005128:	4b4a      	ldr	r3, [pc, #296]	@ (8005254 <task_menu_init+0x168>)
 800512a:	4a4b      	ldr	r2, [pc, #300]	@ (8005258 <task_menu_init+0x16c>)
 800512c:	213f      	movs	r1, #63	@ 0x3f
 800512e:	f002 f90f 	bl	8007350 <sniprintf>
 8005132:	4603      	mov	r3, r0
 8005134:	4a45      	ldr	r2, [pc, #276]	@ (800524c <task_menu_init+0x160>)
 8005136:	6013      	str	r3, [r2, #0]
 8005138:	4b40      	ldr	r3, [pc, #256]	@ (800523c <task_menu_init+0x150>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff ffc1 	bl	80050c4 <logger_log_print_>
 8005142:	b662      	cpsie	i

	g_task_menu_cnt = G_TASK_MEN_CNT_INI;
 8005144:	4b45      	ldr	r3, [pc, #276]	@ (800525c <task_menu_init+0x170>)
 8005146:	2200      	movs	r2, #0
 8005148:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_menu_cnt), g_task_menu_cnt);
 800514a:	b672      	cpsid	i
 800514c:	4b3b      	ldr	r3, [pc, #236]	@ (800523c <task_menu_init+0x150>)
 800514e:	6818      	ldr	r0, [r3, #0]
 8005150:	4b42      	ldr	r3, [pc, #264]	@ (800525c <task_menu_init+0x170>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	9300      	str	r3, [sp, #0]
 8005156:	4b42      	ldr	r3, [pc, #264]	@ (8005260 <task_menu_init+0x174>)
 8005158:	4a42      	ldr	r2, [pc, #264]	@ (8005264 <task_menu_init+0x178>)
 800515a:	213f      	movs	r1, #63	@ 0x3f
 800515c:	f002 f8f8 	bl	8007350 <sniprintf>
 8005160:	4603      	mov	r3, r0
 8005162:	4a3a      	ldr	r2, [pc, #232]	@ (800524c <task_menu_init+0x160>)
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	4b35      	ldr	r3, [pc, #212]	@ (800523c <task_menu_init+0x150>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4618      	mov	r0, r3
 800516c:	f7ff ffaa 	bl	80050c4 <logger_log_print_>
 8005170:	b662      	cpsie	i

	init_queue_event_task_menu();
 8005172:	f000 fc2f 	bl	80059d4 <init_queue_event_task_menu>

	/* Update Task Actuator Configuration & Data Pointer */
	p_task_menu_dta = &task_menu_dta;
 8005176:	4b3c      	ldr	r3, [pc, #240]	@ (8005268 <task_menu_init+0x17c>)
 8005178:	60fb      	str	r3, [r7, #12]

	/* Print out: Task execution FSM */
	state = p_task_menu_dta->state;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	791b      	ldrb	r3, [r3, #4]
 800517e:	72fb      	strb	r3, [r7, #11]
	LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 8005180:	b672      	cpsid	i
 8005182:	4b2e      	ldr	r3, [pc, #184]	@ (800523c <task_menu_init+0x150>)
 8005184:	6818      	ldr	r0, [r3, #0]
 8005186:	7afb      	ldrb	r3, [r7, #11]
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	4b38      	ldr	r3, [pc, #224]	@ (800526c <task_menu_init+0x180>)
 800518c:	4a38      	ldr	r2, [pc, #224]	@ (8005270 <task_menu_init+0x184>)
 800518e:	213f      	movs	r1, #63	@ 0x3f
 8005190:	f002 f8de 	bl	8007350 <sniprintf>
 8005194:	4603      	mov	r3, r0
 8005196:	4a2d      	ldr	r2, [pc, #180]	@ (800524c <task_menu_init+0x160>)
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	4b28      	ldr	r3, [pc, #160]	@ (800523c <task_menu_init+0x150>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f7ff ff90 	bl	80050c4 <logger_log_print_>
 80051a4:	b662      	cpsie	i

	event = p_task_menu_dta->event;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	795b      	ldrb	r3, [r3, #5]
 80051aa:	72bb      	strb	r3, [r7, #10]
	LOGGER_LOG("   %s = %lu", GET_NAME(event), (uint32_t)event);
 80051ac:	b672      	cpsid	i
 80051ae:	4b23      	ldr	r3, [pc, #140]	@ (800523c <task_menu_init+0x150>)
 80051b0:	6818      	ldr	r0, [r3, #0]
 80051b2:	7abb      	ldrb	r3, [r7, #10]
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	4b2f      	ldr	r3, [pc, #188]	@ (8005274 <task_menu_init+0x188>)
 80051b8:	4a2d      	ldr	r2, [pc, #180]	@ (8005270 <task_menu_init+0x184>)
 80051ba:	213f      	movs	r1, #63	@ 0x3f
 80051bc:	f002 f8c8 	bl	8007350 <sniprintf>
 80051c0:	4603      	mov	r3, r0
 80051c2:	4a22      	ldr	r2, [pc, #136]	@ (800524c <task_menu_init+0x160>)
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	4b1d      	ldr	r3, [pc, #116]	@ (800523c <task_menu_init+0x150>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7ff ff7a 	bl	80050c4 <logger_log_print_>
 80051d0:	b662      	cpsie	i

	b_event = p_task_menu_dta->flag;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	799b      	ldrb	r3, [r3, #6]
 80051d6:	727b      	strb	r3, [r7, #9]
	LOGGER_LOG("   %s = %s\r\n", GET_NAME(b_event), (b_event ? "true" : "false"));
 80051d8:	b672      	cpsid	i
 80051da:	4b18      	ldr	r3, [pc, #96]	@ (800523c <task_menu_init+0x150>)
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	7a7b      	ldrb	r3, [r7, #9]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d001      	beq.n	80051e8 <task_menu_init+0xfc>
 80051e4:	4b24      	ldr	r3, [pc, #144]	@ (8005278 <task_menu_init+0x18c>)
 80051e6:	e000      	b.n	80051ea <task_menu_init+0xfe>
 80051e8:	4b24      	ldr	r3, [pc, #144]	@ (800527c <task_menu_init+0x190>)
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	4b24      	ldr	r3, [pc, #144]	@ (8005280 <task_menu_init+0x194>)
 80051ee:	4a25      	ldr	r2, [pc, #148]	@ (8005284 <task_menu_init+0x198>)
 80051f0:	213f      	movs	r1, #63	@ 0x3f
 80051f2:	f002 f8ad 	bl	8007350 <sniprintf>
 80051f6:	4603      	mov	r3, r0
 80051f8:	4a14      	ldr	r2, [pc, #80]	@ (800524c <task_menu_init+0x160>)
 80051fa:	6013      	str	r3, [r2, #0]
 80051fc:	4b0f      	ldr	r3, [pc, #60]	@ (800523c <task_menu_init+0x150>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4618      	mov	r0, r3
 8005202:	f7ff ff5f 	bl	80050c4 <logger_log_print_>
 8005206:	b662      	cpsie	i

	cycle_counter_init();
 8005208:	4b1f      	ldr	r3, [pc, #124]	@ (8005288 <task_menu_init+0x19c>)
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	4a1e      	ldr	r2, [pc, #120]	@ (8005288 <task_menu_init+0x19c>)
 800520e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005212:	60d3      	str	r3, [r2, #12]
 8005214:	4b1d      	ldr	r3, [pc, #116]	@ (800528c <task_menu_init+0x1a0>)
 8005216:	2200      	movs	r2, #0
 8005218:	605a      	str	r2, [r3, #4]
 800521a:	4b1c      	ldr	r3, [pc, #112]	@ (800528c <task_menu_init+0x1a0>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a1b      	ldr	r2, [pc, #108]	@ (800528c <task_menu_init+0x1a0>)
 8005220:	f043 0301 	orr.w	r3, r3, #1
 8005224:	6013      	str	r3, [r2, #0]
	cycle_counter_reset();
 8005226:	4b19      	ldr	r3, [pc, #100]	@ (800528c <task_menu_init+0x1a0>)
 8005228:	2200      	movs	r2, #0
 800522a:	605a      	str	r2, [r3, #4]

	displayCharPositionWrite(0, 1);
	displayStringWrite("Test Nro: ");
	*/

	g_task_menu_tick_cnt = G_TASK_MEN_TICK_CNT_INI;
 800522c:	4b18      	ldr	r3, [pc, #96]	@ (8005290 <task_menu_init+0x1a4>)
 800522e:	2200      	movs	r2, #0
 8005230:	601a      	str	r2, [r3, #0]
}
 8005232:	bf00      	nop
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	08009da8 	.word	0x08009da8
 8005240:	20000018 	.word	0x20000018
 8005244:	08009b38 	.word	0x08009b38
 8005248:	08009b48 	.word	0x08009b48
 800524c:	200003c4 	.word	0x200003c4
 8005250:	2000001c 	.word	0x2000001c
 8005254:	08009b60 	.word	0x08009b60
 8005258:	08009b6c 	.word	0x08009b6c
 800525c:	200003d0 	.word	0x200003d0
 8005260:	08009b7c 	.word	0x08009b7c
 8005264:	08009b8c 	.word	0x08009b8c
 8005268:	200003c8 	.word	0x200003c8
 800526c:	08009b9c 	.word	0x08009b9c
 8005270:	08009ba4 	.word	0x08009ba4
 8005274:	08009bb0 	.word	0x08009bb0
 8005278:	08009bb8 	.word	0x08009bb8
 800527c:	08009bc0 	.word	0x08009bc0
 8005280:	08009bc8 	.word	0x08009bc8
 8005284:	08009bd0 	.word	0x08009bd0
 8005288:	e000edf0 	.word	0xe000edf0
 800528c:	e0001000 	.word	0xe0001000
 8005290:	200003d4 	.word	0x200003d4

08005294 <task_menu_update>:

void task_menu_update(void *parameters)
{
 8005294:	b5b0      	push	{r4, r5, r7, lr}
 8005296:	b0b2      	sub	sp, #200	@ 0xc8
 8005298:	af04      	add	r7, sp, #16
 800529a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	task_menu_dta_t *p_task_menu_dta;
	bool b_time_update_required = false;
 800529c:	2300      	movs	r3, #0
 800529e:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
	char menu_str[8];
	shared_data_type *shared_data = (shared_data_type *) parameters;
 80052a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

	/* Update Task Menu Counter */
	g_task_menu_cnt++;
 80052a8:	4bc7      	ldr	r3, [pc, #796]	@ (80055c8 <task_menu_update+0x334>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	3301      	adds	r3, #1
 80052ae:	4ac6      	ldr	r2, [pc, #792]	@ (80055c8 <task_menu_update+0x334>)
 80052b0:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_menu_tick) */
	__asm("CPSID i");	/* disable interrupts*/
 80052b2:	b672      	cpsid	i
    if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt)
 80052b4:	4bc5      	ldr	r3, [pc, #788]	@ (80055cc <task_menu_update+0x338>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d007      	beq.n	80052cc <task_menu_update+0x38>
    {
    	g_task_menu_tick_cnt--;
 80052bc:	4bc3      	ldr	r3, [pc, #780]	@ (80055cc <task_menu_update+0x338>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	3b01      	subs	r3, #1
 80052c2:	4ac2      	ldr	r2, [pc, #776]	@ (80055cc <task_menu_update+0x338>)
 80052c4:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 80052c6:	2301      	movs	r3, #1
 80052c8:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    }
    __asm("CPSIE i");	/* enable interrupts*/
 80052cc:	b662      	cpsie	i

    while (b_time_update_required)
 80052ce:	e377      	b.n	80059c0 <task_menu_update+0x72c>
    {
		/* Protect shared resource (g_task_menu_tick) */
		__asm("CPSID i");	/* disable interrupts*/
 80052d0:	b672      	cpsid	i
		if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt)
 80052d2:	4bbe      	ldr	r3, [pc, #760]	@ (80055cc <task_menu_update+0x338>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d008      	beq.n	80052ec <task_menu_update+0x58>
		{
			g_task_menu_tick_cnt--;
 80052da:	4bbc      	ldr	r3, [pc, #752]	@ (80055cc <task_menu_update+0x338>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	3b01      	subs	r3, #1
 80052e0:	4aba      	ldr	r2, [pc, #744]	@ (80055cc <task_menu_update+0x338>)
 80052e2:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 80052e4:	2301      	movs	r3, #1
 80052e6:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 80052ea:	e002      	b.n	80052f2 <task_menu_update+0x5e>
		}
		else
		{
			b_time_update_required = false;
 80052ec:	2300      	movs	r3, #0
 80052ee:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
		}
		__asm("CPSIE i");	/* enable interrupts*/
 80052f2:	b662      	cpsie	i

    	/* Update Task Menu Data Pointer */
		p_task_menu_dta = &task_menu_dta;
 80052f4:	4bb6      	ldr	r3, [pc, #728]	@ (80055d0 <task_menu_update+0x33c>)
 80052f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    	if (DEL_MEN_XX_MIN < p_task_menu_dta->tick)
 80052fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d007      	beq.n	8005314 <task_menu_update+0x80>
		{
			p_task_menu_dta->tick--;
 8005304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	1e5a      	subs	r2, r3, #1
 800530c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	e355      	b.n	80059c0 <task_menu_update+0x72c>
			snprintf(menu_str, sizeof(menu_str), "%lu", (g_task_menu_cnt/1000ul));
			displayCharPositionWrite(10, 1);
			displayStringWrite(menu_str);
			*/

			p_task_menu_dta->tick = DEL_MEN_XX_MAX;
 8005314:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005318:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800531c:	601a      	str	r2, [r3, #0]

			if (true == any_event_task_menu())
 800531e:	f000 fbc5 	bl	8005aac <any_event_task_menu>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00a      	beq.n	800533e <task_menu_update+0xaa>
			{
				p_task_menu_dta->flag = true;
 8005328:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800532c:	2201      	movs	r2, #1
 800532e:	719a      	strb	r2, [r3, #6]
				p_task_menu_dta->event = get_event_task_menu();
 8005330:	f000 fb96 	bl	8005a60 <get_event_task_menu>
 8005334:	4603      	mov	r3, r0
 8005336:	461a      	mov	r2, r3
 8005338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800533c:	715a      	strb	r2, [r3, #5]
			}

			switch (p_task_menu_dta->state)
 800533e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005342:	791b      	ldrb	r3, [r3, #4]
 8005344:	2b07      	cmp	r3, #7
 8005346:	f200 831b 	bhi.w	8005980 <task_menu_update+0x6ec>
 800534a:	a201      	add	r2, pc, #4	@ (adr r2, 8005350 <task_menu_update+0xbc>)
 800534c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005350:	08005371 	.word	0x08005371
 8005354:	080053c3 	.word	0x080053c3
 8005358:	0800544b 	.word	0x0800544b
 800535c:	080056bf 	.word	0x080056bf
 8005360:	080055f1 	.word	0x080055f1
 8005364:	080054f9 	.word	0x080054f9
 8005368:	0800576d 	.word	0x0800576d
 800536c:	08005863 	.word	0x08005863
			{
				case ST_MEN_XX_IDLE:

					displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8005370:	2000      	movs	r0, #0
 8005372:	f7ff fc8f 	bl	8004c94 <displayInit>
					displayCharPositionWrite(0, 0);
 8005376:	2100      	movs	r1, #0
 8005378:	2000      	movs	r0, #0
 800537a:	f7ff fcf3 	bl	8004d64 <displayCharPositionWrite>
			        displayStringWrite("En base");
 800537e:	4895      	ldr	r0, [pc, #596]	@ (80055d4 <task_menu_update+0x340>)
 8005380:	f7ff fd3a 	bl	8004df8 <displayStringWrite>

			        if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 8005384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005388:	799b      	ldrb	r3, [r3, #6]
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 8309 	beq.w	80059a2 <task_menu_update+0x70e>
 8005390:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005394:	795b      	ldrb	r3, [r3, #5]
 8005396:	2b01      	cmp	r3, #1
 8005398:	f040 8303 	bne.w	80059a2 <task_menu_update+0x70e>
					{
						p_task_menu_dta->flag = false;
 800539c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053a0:	2200      	movs	r2, #0
 80053a2:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_MENU;
 80053a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053a8:	2201      	movs	r2, #1
 80053aa:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80053ac:	2000      	movs	r0, #0
 80053ae:	f7ff fc71 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80053b2:	2100      	movs	r1, #0
 80053b4:	2000      	movs	r0, #0
 80053b6:	f7ff fcd5 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("MENU DE VUELO");
 80053ba:	4887      	ldr	r0, [pc, #540]	@ (80055d8 <task_menu_update+0x344>)
 80053bc:	f7ff fd1c 	bl	8004df8 <displayStringWrite>
					}

					break;
 80053c0:	e2ef      	b.n	80059a2 <task_menu_update+0x70e>

				case ST_MEN_XX_MENU:


					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 80053c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053c6:	799b      	ldrb	r3, [r3, #6]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d016      	beq.n	80053fa <task_menu_update+0x166>
 80053cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053d0:	795b      	ldrb	r3, [r3, #5]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d111      	bne.n	80053fa <task_menu_update+0x166>
					{
						p_task_menu_dta->flag = false;
 80053d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053da:	2200      	movs	r2, #0
 80053dc:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_MODE;
 80053de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053e2:	2202      	movs	r2, #2
 80053e4:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80053e6:	2000      	movs	r0, #0
 80053e8:	f7ff fc54 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80053ec:	2100      	movs	r1, #0
 80053ee:	2000      	movs	r0, #0
 80053f0:	f7ff fcb8 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("MODE");
 80053f4:	4879      	ldr	r0, [pc, #484]	@ (80055dc <task_menu_update+0x348>)
 80053f6:	f7ff fcff 	bl	8004df8 <displayStringWrite>
					}

					if ((true == p_task_menu_dta->flag) && (EV_MEN_ESC_ACTIVE == p_task_menu_dta->event))
 80053fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053fe:	799b      	ldrb	r3, [r3, #6]
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 82d0 	beq.w	80059a6 <task_menu_update+0x712>
 8005406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800540a:	795b      	ldrb	r3, [r3, #5]
 800540c:	2b05      	cmp	r3, #5
 800540e:	f040 82ca 	bne.w	80059a6 <task_menu_update+0x712>
					{
						p_task_menu_dta->flag = false;
 8005412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005416:	2200      	movs	r2, #0
 8005418:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_IDLE;
 800541a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800541e:	2200      	movs	r2, #0
 8005420:	711a      	strb	r2, [r3, #4]
						shared_data->pwm1_enabled = false;
 8005422:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005426:	2200      	movs	r2, #0
 8005428:	711a      	strb	r2, [r3, #4]
						shared_data->pwm2_enabled = false;
 800542a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800542e:	2200      	movs	r2, #0
 8005430:	715a      	strb	r2, [r3, #5]
						shared_data->pwm3_enabled = false;
 8005432:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005436:	2200      	movs	r2, #0
 8005438:	719a      	strb	r2, [r3, #6]
						shared_data->pwm4_enabled = false;
 800543a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800543e:	2200      	movs	r2, #0
 8005440:	71da      	strb	r2, [r3, #7]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8005442:	2000      	movs	r0, #0
 8005444:	f7ff fc26 	bl	8004c94 <displayInit>
					}

					break;
 8005448:	e2ad      	b.n	80059a6 <task_menu_update+0x712>


				case ST_MEN_XX_MODE:

					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 800544a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800544e:	799b      	ldrb	r3, [r3, #6]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d016      	beq.n	8005482 <task_menu_update+0x1ee>
 8005454:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005458:	795b      	ldrb	r3, [r3, #5]
 800545a:	2b01      	cmp	r3, #1
 800545c:	d111      	bne.n	8005482 <task_menu_update+0x1ee>
					{
						p_task_menu_dta->flag = false;
 800545e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005462:	2200      	movs	r2, #0
 8005464:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_OFF;
 8005466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800546a:	2205      	movs	r2, #5
 800546c:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 800546e:	2000      	movs	r0, #0
 8005470:	f7ff fc10 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 8005474:	2100      	movs	r1, #0
 8005476:	2000      	movs	r0, #0
 8005478:	f7ff fc74 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("OFF");
 800547c:	4858      	ldr	r0, [pc, #352]	@ (80055e0 <task_menu_update+0x34c>)
 800547e:	f7ff fcbb 	bl	8004df8 <displayStringWrite>
					}

					if ((true == p_task_menu_dta->flag) && (EV_MEN_NEX_ACTIVE == p_task_menu_dta->event))
 8005482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005486:	799b      	ldrb	r3, [r3, #6]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d016      	beq.n	80054ba <task_menu_update+0x226>
 800548c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005490:	795b      	ldrb	r3, [r3, #5]
 8005492:	2b03      	cmp	r3, #3
 8005494:	d111      	bne.n	80054ba <task_menu_update+0x226>
					{
						p_task_menu_dta->flag = false;
 8005496:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800549a:	2200      	movs	r2, #0
 800549c:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_DATA;
 800549e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054a2:	2203      	movs	r2, #3
 80054a4:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80054a6:	2000      	movs	r0, #0
 80054a8:	f7ff fbf4 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80054ac:	2100      	movs	r1, #0
 80054ae:	2000      	movs	r0, #0
 80054b0:	f7ff fc58 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("DATA");
 80054b4:	484b      	ldr	r0, [pc, #300]	@ (80055e4 <task_menu_update+0x350>)
 80054b6:	f7ff fc9f 	bl	8004df8 <displayStringWrite>
					}
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ESC_ACTIVE == p_task_menu_dta->event))
 80054ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054be:	799b      	ldrb	r3, [r3, #6]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 8272 	beq.w	80059aa <task_menu_update+0x716>
 80054c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054ca:	795b      	ldrb	r3, [r3, #5]
 80054cc:	2b05      	cmp	r3, #5
 80054ce:	f040 826c 	bne.w	80059aa <task_menu_update+0x716>
					{
						p_task_menu_dta->flag = false;
 80054d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054d6:	2200      	movs	r2, #0
 80054d8:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_MENU;
 80054da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054de:	2201      	movs	r2, #1
 80054e0:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80054e2:	2000      	movs	r0, #0
 80054e4:	f7ff fbd6 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80054e8:	2100      	movs	r1, #0
 80054ea:	2000      	movs	r0, #0
 80054ec:	f7ff fc3a 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("MEN DE VUELO");
 80054f0:	483d      	ldr	r0, [pc, #244]	@ (80055e8 <task_menu_update+0x354>)
 80054f2:	f7ff fc81 	bl	8004df8 <displayStringWrite>
					}

					break;
 80054f6:	e258      	b.n	80059aa <task_menu_update+0x716>


				case ST_MEN_XX_OFF:

					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 80054f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054fc:	799b      	ldrb	r3, [r3, #6]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d026      	beq.n	8005550 <task_menu_update+0x2bc>
 8005502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005506:	795b      	ldrb	r3, [r3, #5]
 8005508:	2b01      	cmp	r3, #1
 800550a:	d121      	bne.n	8005550 <task_menu_update+0x2bc>
					{
						p_task_menu_dta->flag = false;
 800550c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005510:	2200      	movs	r2, #0
 8005512:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_OFF;
 8005514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005518:	2205      	movs	r2, #5
 800551a:	711a      	strb	r2, [r3, #4]
						shared_data->pwm1_enabled = false;
 800551c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005520:	2200      	movs	r2, #0
 8005522:	711a      	strb	r2, [r3, #4]
						shared_data->pwm2_enabled = false;
 8005524:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005528:	2200      	movs	r2, #0
 800552a:	715a      	strb	r2, [r3, #5]
						shared_data->pwm3_enabled = false;
 800552c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005530:	2200      	movs	r2, #0
 8005532:	719a      	strb	r2, [r3, #6]
						shared_data->pwm4_enabled = false;
 8005534:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005538:	2200      	movs	r2, #0
 800553a:	71da      	strb	r2, [r3, #7]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 800553c:	2000      	movs	r0, #0
 800553e:	f7ff fba9 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 8005542:	2100      	movs	r1, #0
 8005544:	2000      	movs	r0, #0
 8005546:	f7ff fc0d 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("OFF");
 800554a:	4825      	ldr	r0, [pc, #148]	@ (80055e0 <task_menu_update+0x34c>)
 800554c:	f7ff fc54 	bl	8004df8 <displayStringWrite>
					}

					if ((true == p_task_menu_dta->flag) && (EV_MEN_NEX_ACTIVE == p_task_menu_dta->event))
 8005550:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005554:	799b      	ldrb	r3, [r3, #6]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d016      	beq.n	8005588 <task_menu_update+0x2f4>
 800555a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800555e:	795b      	ldrb	r3, [r3, #5]
 8005560:	2b03      	cmp	r3, #3
 8005562:	d111      	bne.n	8005588 <task_menu_update+0x2f4>
					{
						p_task_menu_dta->flag = false;
 8005564:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005568:	2200      	movs	r2, #0
 800556a:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_ON;
 800556c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005570:	2204      	movs	r2, #4
 8005572:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8005574:	2000      	movs	r0, #0
 8005576:	f7ff fb8d 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 800557a:	2100      	movs	r1, #0
 800557c:	2000      	movs	r0, #0
 800557e:	f7ff fbf1 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("ON");
 8005582:	481a      	ldr	r0, [pc, #104]	@ (80055ec <task_menu_update+0x358>)
 8005584:	f7ff fc38 	bl	8004df8 <displayStringWrite>

					}
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ESC_ACTIVE == p_task_menu_dta->event))
 8005588:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800558c:	799b      	ldrb	r3, [r3, #6]
 800558e:	2b00      	cmp	r3, #0
 8005590:	f000 820d 	beq.w	80059ae <task_menu_update+0x71a>
 8005594:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005598:	795b      	ldrb	r3, [r3, #5]
 800559a:	2b05      	cmp	r3, #5
 800559c:	f040 8207 	bne.w	80059ae <task_menu_update+0x71a>
					{
						p_task_menu_dta->flag = false;
 80055a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055a4:	2200      	movs	r2, #0
 80055a6:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_MODE;
 80055a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055ac:	2202      	movs	r2, #2
 80055ae:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80055b0:	2000      	movs	r0, #0
 80055b2:	f7ff fb6f 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80055b6:	2100      	movs	r1, #0
 80055b8:	2000      	movs	r0, #0
 80055ba:	f7ff fbd3 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("MODE");
 80055be:	4807      	ldr	r0, [pc, #28]	@ (80055dc <task_menu_update+0x348>)
 80055c0:	f7ff fc1a 	bl	8004df8 <displayStringWrite>
					}

					break;
 80055c4:	e1f3      	b.n	80059ae <task_menu_update+0x71a>
 80055c6:	bf00      	nop
 80055c8:	200003d0 	.word	0x200003d0
 80055cc:	200003d4 	.word	0x200003d4
 80055d0:	200003c8 	.word	0x200003c8
 80055d4:	08009be0 	.word	0x08009be0
 80055d8:	08009be8 	.word	0x08009be8
 80055dc:	08009bf8 	.word	0x08009bf8
 80055e0:	08009c00 	.word	0x08009c00
 80055e4:	08009c04 	.word	0x08009c04
 80055e8:	08009c0c 	.word	0x08009c0c
 80055ec:	08009c1c 	.word	0x08009c1c


				case ST_MEN_XX_ON:
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 80055f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055f4:	799b      	ldrb	r3, [r3, #6]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d026      	beq.n	8005648 <task_menu_update+0x3b4>
 80055fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055fe:	795b      	ldrb	r3, [r3, #5]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d121      	bne.n	8005648 <task_menu_update+0x3b4>
					{
						p_task_menu_dta->flag = false;
 8005604:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005608:	2200      	movs	r2, #0
 800560a:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_ON;
 800560c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005610:	2204      	movs	r2, #4
 8005612:	711a      	strb	r2, [r3, #4]
						shared_data->pwm1_enabled = true;
 8005614:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005618:	2201      	movs	r2, #1
 800561a:	711a      	strb	r2, [r3, #4]
						shared_data->pwm2_enabled = true;
 800561c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005620:	2201      	movs	r2, #1
 8005622:	715a      	strb	r2, [r3, #5]
						shared_data->pwm3_enabled = true;
 8005624:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005628:	2201      	movs	r2, #1
 800562a:	719a      	strb	r2, [r3, #6]
						shared_data->pwm4_enabled = true;
 800562c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005630:	2201      	movs	r2, #1
 8005632:	71da      	strb	r2, [r3, #7]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8005634:	2000      	movs	r0, #0
 8005636:	f7ff fb2d 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 800563a:	2100      	movs	r1, #0
 800563c:	2000      	movs	r0, #0
 800563e:	f7ff fb91 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("ON");
 8005642:	48c6      	ldr	r0, [pc, #792]	@ (800595c <task_menu_update+0x6c8>)
 8005644:	f7ff fbd8 	bl	8004df8 <displayStringWrite>

					}

					if ((true == p_task_menu_dta->flag) && (EV_MEN_NEX_ACTIVE == p_task_menu_dta->event))
 8005648:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800564c:	799b      	ldrb	r3, [r3, #6]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d016      	beq.n	8005680 <task_menu_update+0x3ec>
 8005652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005656:	795b      	ldrb	r3, [r3, #5]
 8005658:	2b03      	cmp	r3, #3
 800565a:	d111      	bne.n	8005680 <task_menu_update+0x3ec>
					{
						p_task_menu_dta->flag = false;
 800565c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005660:	2200      	movs	r2, #0
 8005662:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_OFF;
 8005664:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005668:	2205      	movs	r2, #5
 800566a:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 800566c:	2000      	movs	r0, #0
 800566e:	f7ff fb11 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 8005672:	2100      	movs	r1, #0
 8005674:	2000      	movs	r0, #0
 8005676:	f7ff fb75 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("OFF");
 800567a:	48b9      	ldr	r0, [pc, #740]	@ (8005960 <task_menu_update+0x6cc>)
 800567c:	f7ff fbbc 	bl	8004df8 <displayStringWrite>
					}
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ESC_ACTIVE == p_task_menu_dta->event))
 8005680:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005684:	799b      	ldrb	r3, [r3, #6]
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 8193 	beq.w	80059b2 <task_menu_update+0x71e>
 800568c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005690:	795b      	ldrb	r3, [r3, #5]
 8005692:	2b05      	cmp	r3, #5
 8005694:	f040 818d 	bne.w	80059b2 <task_menu_update+0x71e>
					{
						p_task_menu_dta->flag = false;
 8005698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800569c:	2200      	movs	r2, #0
 800569e:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_MODE;
 80056a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056a4:	2202      	movs	r2, #2
 80056a6:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80056a8:	2000      	movs	r0, #0
 80056aa:	f7ff faf3 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80056ae:	2100      	movs	r1, #0
 80056b0:	2000      	movs	r0, #0
 80056b2:	f7ff fb57 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("MODE");
 80056b6:	48ab      	ldr	r0, [pc, #684]	@ (8005964 <task_menu_update+0x6d0>)
 80056b8:	f7ff fb9e 	bl	8004df8 <displayStringWrite>
					}


					break;
 80056bc:	e179      	b.n	80059b2 <task_menu_update+0x71e>


				case ST_MEN_XX_DATA:
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 80056be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056c2:	799b      	ldrb	r3, [r3, #6]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d016      	beq.n	80056f6 <task_menu_update+0x462>
 80056c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056cc:	795b      	ldrb	r3, [r3, #5]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d111      	bne.n	80056f6 <task_menu_update+0x462>
					{
						p_task_menu_dta->flag = false;
 80056d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056d6:	2200      	movs	r2, #0
 80056d8:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_ORIENTATION;
 80056da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056de:	2206      	movs	r2, #6
 80056e0:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80056e2:	2000      	movs	r0, #0
 80056e4:	f7ff fad6 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80056e8:	2100      	movs	r1, #0
 80056ea:	2000      	movs	r0, #0
 80056ec:	f7ff fb3a 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("ORIENTATION");
 80056f0:	489d      	ldr	r0, [pc, #628]	@ (8005968 <task_menu_update+0x6d4>)
 80056f2:	f7ff fb81 	bl	8004df8 <displayStringWrite>
					}

					if ((true == p_task_menu_dta->flag) && (EV_MEN_NEX_ACTIVE == p_task_menu_dta->event))
 80056f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056fa:	799b      	ldrb	r3, [r3, #6]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d016      	beq.n	800572e <task_menu_update+0x49a>
 8005700:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005704:	795b      	ldrb	r3, [r3, #5]
 8005706:	2b03      	cmp	r3, #3
 8005708:	d111      	bne.n	800572e <task_menu_update+0x49a>
					{
						p_task_menu_dta->flag = false;
 800570a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800570e:	2200      	movs	r2, #0
 8005710:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_MODE;
 8005712:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005716:	2202      	movs	r2, #2
 8005718:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 800571a:	2000      	movs	r0, #0
 800571c:	f7ff faba 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 8005720:	2100      	movs	r1, #0
 8005722:	2000      	movs	r0, #0
 8005724:	f7ff fb1e 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("MODE");
 8005728:	488e      	ldr	r0, [pc, #568]	@ (8005964 <task_menu_update+0x6d0>)
 800572a:	f7ff fb65 	bl	8004df8 <displayStringWrite>
					}
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ESC_ACTIVE == p_task_menu_dta->event))
 800572e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005732:	799b      	ldrb	r3, [r3, #6]
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 813e 	beq.w	80059b6 <task_menu_update+0x722>
 800573a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800573e:	795b      	ldrb	r3, [r3, #5]
 8005740:	2b05      	cmp	r3, #5
 8005742:	f040 8138 	bne.w	80059b6 <task_menu_update+0x722>
					{
						p_task_menu_dta->flag = false;
 8005746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800574a:	2200      	movs	r2, #0
 800574c:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_MENU;
 800574e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005752:	2201      	movs	r2, #1
 8005754:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8005756:	2000      	movs	r0, #0
 8005758:	f7ff fa9c 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 800575c:	2100      	movs	r1, #0
 800575e:	2000      	movs	r0, #0
 8005760:	f7ff fb00 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("MEN DE VUELO");
 8005764:	4881      	ldr	r0, [pc, #516]	@ (800596c <task_menu_update+0x6d8>)
 8005766:	f7ff fb47 	bl	8004df8 <displayStringWrite>
					}

					break;
 800576a:	e124      	b.n	80059b6 <task_menu_update+0x722>

				case ST_MEN_XX_ORIENTATION:
					MPU6050_Data_t data=MPU6050_GetData();
 800576c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8005770:	4618      	mov	r0, r3
 8005772:	f7ff f92d 	bl	80049d0 <MPU6050_GetData>
					char buffer[17];
					snprintf(buffer, sizeof(buffer), "P:%5.1f R:%5.1f", data.pitch, data.roll);
 8005776:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005778:	4618      	mov	r0, r3
 800577a:	f7fa fe55 	bl	8000428 <__aeabi_f2d>
 800577e:	4604      	mov	r4, r0
 8005780:	460d      	mov	r5, r1
 8005782:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005784:	4618      	mov	r0, r3
 8005786:	f7fa fe4f 	bl	8000428 <__aeabi_f2d>
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	f107 0090 	add.w	r0, r7, #144	@ 0x90
 8005792:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005796:	e9cd 4500 	strd	r4, r5, [sp]
 800579a:	4a75      	ldr	r2, [pc, #468]	@ (8005970 <task_menu_update+0x6dc>)
 800579c:	2111      	movs	r1, #17
 800579e:	f001 fdd7 	bl	8007350 <sniprintf>
					displayCharPositionWrite(0, 1);
 80057a2:	2101      	movs	r1, #1
 80057a4:	2000      	movs	r0, #0
 80057a6:	f7ff fadd 	bl	8004d64 <displayCharPositionWrite>
					displayStringWrite(buffer);
 80057aa:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7ff fb22 	bl	8004df8 <displayStringWrite>

					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 80057b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057b8:	799b      	ldrb	r3, [r3, #6]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d016      	beq.n	80057ec <task_menu_update+0x558>
 80057be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057c2:	795b      	ldrb	r3, [r3, #5]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d111      	bne.n	80057ec <task_menu_update+0x558>
					{
						p_task_menu_dta->flag = false;
 80057c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057cc:	2200      	movs	r2, #0
 80057ce:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_ORIENTATION;
 80057d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057d4:	2206      	movs	r2, #6
 80057d6:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80057d8:	2000      	movs	r0, #0
 80057da:	f7ff fa5b 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80057de:	2100      	movs	r1, #0
 80057e0:	2000      	movs	r0, #0
 80057e2:	f7ff fabf 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("ORIENTATION");
 80057e6:	4860      	ldr	r0, [pc, #384]	@ (8005968 <task_menu_update+0x6d4>)
 80057e8:	f7ff fb06 	bl	8004df8 <displayStringWrite>
					}

					if ((true == p_task_menu_dta->flag) && (EV_MEN_NEX_ACTIVE == p_task_menu_dta->event))
 80057ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057f0:	799b      	ldrb	r3, [r3, #6]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d016      	beq.n	8005824 <task_menu_update+0x590>
 80057f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057fa:	795b      	ldrb	r3, [r3, #5]
 80057fc:	2b03      	cmp	r3, #3
 80057fe:	d111      	bne.n	8005824 <task_menu_update+0x590>
					{
						p_task_menu_dta->flag = false;
 8005800:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005804:	2200      	movs	r2, #0
 8005806:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_TEMP;
 8005808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800580c:	2207      	movs	r2, #7
 800580e:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8005810:	2000      	movs	r0, #0
 8005812:	f7ff fa3f 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 8005816:	2100      	movs	r1, #0
 8005818:	2000      	movs	r0, #0
 800581a:	f7ff faa3 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("TEMPERATURE");
 800581e:	4855      	ldr	r0, [pc, #340]	@ (8005974 <task_menu_update+0x6e0>)
 8005820:	f7ff faea 	bl	8004df8 <displayStringWrite>
					}
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ESC_ACTIVE == p_task_menu_dta->event))
 8005824:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005828:	799b      	ldrb	r3, [r3, #6]
 800582a:	2b00      	cmp	r3, #0
 800582c:	f000 80c5 	beq.w	80059ba <task_menu_update+0x726>
 8005830:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005834:	795b      	ldrb	r3, [r3, #5]
 8005836:	2b05      	cmp	r3, #5
 8005838:	f040 80bf 	bne.w	80059ba <task_menu_update+0x726>
					{
						p_task_menu_dta->flag = false;
 800583c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005840:	2200      	movs	r2, #0
 8005842:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_DATA;
 8005844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005848:	2203      	movs	r2, #3
 800584a:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 800584c:	2000      	movs	r0, #0
 800584e:	f7ff fa21 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 8005852:	2100      	movs	r1, #0
 8005854:	2000      	movs	r0, #0
 8005856:	f7ff fa85 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("DATA");
 800585a:	4847      	ldr	r0, [pc, #284]	@ (8005978 <task_menu_update+0x6e4>)
 800585c:	f7ff facc 	bl	8004df8 <displayStringWrite>
					}

					break;
 8005860:	e0ab      	b.n	80059ba <task_menu_update+0x726>


				case ST_MEN_XX_TEMP:
					data=MPU6050_GetData();
 8005862:	463b      	mov	r3, r7
 8005864:	4618      	mov	r0, r3
 8005866:	f7ff f8b3 	bl	80049d0 <MPU6050_GetData>
 800586a:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 800586e:	463d      	mov	r5, r7
 8005870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005874:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005876:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005878:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800587a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800587c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005880:	e884 0003 	stmia.w	r4, {r0, r1}
					char buffer2[17];
					snprintf(buffer2, sizeof(buffer2), "%5.1f", data.temperature);
 8005884:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005886:	4618      	mov	r0, r3
 8005888:	f7fa fdce 	bl	8000428 <__aeabi_f2d>
 800588c:	4602      	mov	r2, r0
 800588e:	460b      	mov	r3, r1
 8005890:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8005894:	e9cd 2300 	strd	r2, r3, [sp]
 8005898:	4a38      	ldr	r2, [pc, #224]	@ (800597c <task_menu_update+0x6e8>)
 800589a:	2111      	movs	r1, #17
 800589c:	f001 fd58 	bl	8007350 <sniprintf>
					displayCharPositionWrite(0, 1);
 80058a0:	2101      	movs	r1, #1
 80058a2:	2000      	movs	r0, #0
 80058a4:	f7ff fa5e 	bl	8004d64 <displayCharPositionWrite>
					displayStringWrite(buffer2);
 80058a8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7ff faa3 	bl	8004df8 <displayStringWrite>

					if ((true == p_task_menu_dta->flag) && (EV_MEN_ENT_ACTIVE == p_task_menu_dta->event))
 80058b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058b6:	799b      	ldrb	r3, [r3, #6]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d016      	beq.n	80058ea <task_menu_update+0x656>
 80058bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058c0:	795b      	ldrb	r3, [r3, #5]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d111      	bne.n	80058ea <task_menu_update+0x656>
					{
						p_task_menu_dta->flag = false;
 80058c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058ca:	2200      	movs	r2, #0
 80058cc:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_TEMP;
 80058ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058d2:	2207      	movs	r2, #7
 80058d4:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 80058d6:	2000      	movs	r0, #0
 80058d8:	f7ff f9dc 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 80058dc:	2100      	movs	r1, #0
 80058de:	2000      	movs	r0, #0
 80058e0:	f7ff fa40 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("TEMPERATURE");
 80058e4:	4823      	ldr	r0, [pc, #140]	@ (8005974 <task_menu_update+0x6e0>)
 80058e6:	f7ff fa87 	bl	8004df8 <displayStringWrite>
					}

					if ((true == p_task_menu_dta->flag) && (EV_MEN_NEX_ACTIVE == p_task_menu_dta->event))
 80058ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058ee:	799b      	ldrb	r3, [r3, #6]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d016      	beq.n	8005922 <task_menu_update+0x68e>
 80058f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058f8:	795b      	ldrb	r3, [r3, #5]
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	d111      	bne.n	8005922 <task_menu_update+0x68e>
					{
						p_task_menu_dta->flag = false;
 80058fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005902:	2200      	movs	r2, #0
 8005904:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_ORIENTATION;
 8005906:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800590a:	2206      	movs	r2, #6
 800590c:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 800590e:	2000      	movs	r0, #0
 8005910:	f7ff f9c0 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 8005914:	2100      	movs	r1, #0
 8005916:	2000      	movs	r0, #0
 8005918:	f7ff fa24 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("ORIENTATION");
 800591c:	4812      	ldr	r0, [pc, #72]	@ (8005968 <task_menu_update+0x6d4>)
 800591e:	f7ff fa6b 	bl	8004df8 <displayStringWrite>
					}
					if ((true == p_task_menu_dta->flag) && (EV_MEN_ESC_ACTIVE == p_task_menu_dta->event))
 8005922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005926:	799b      	ldrb	r3, [r3, #6]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d048      	beq.n	80059be <task_menu_update+0x72a>
 800592c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005930:	795b      	ldrb	r3, [r3, #5]
 8005932:	2b05      	cmp	r3, #5
 8005934:	d143      	bne.n	80059be <task_menu_update+0x72a>
					{
						p_task_menu_dta->flag = false;
 8005936:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800593a:	2200      	movs	r2, #0
 800593c:	719a      	strb	r2, [r3, #6]
						p_task_menu_dta->state = ST_MEN_XX_DATA;
 800593e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005942:	2203      	movs	r2, #3
 8005944:	711a      	strb	r2, [r3, #4]
						displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8005946:	2000      	movs	r0, #0
 8005948:	f7ff f9a4 	bl	8004c94 <displayInit>

						displayCharPositionWrite(0, 0);
 800594c:	2100      	movs	r1, #0
 800594e:	2000      	movs	r0, #0
 8005950:	f7ff fa08 	bl	8004d64 <displayCharPositionWrite>
						displayStringWrite("DATA");
 8005954:	4808      	ldr	r0, [pc, #32]	@ (8005978 <task_menu_update+0x6e4>)
 8005956:	f7ff fa4f 	bl	8004df8 <displayStringWrite>
					}

					break;
 800595a:	e030      	b.n	80059be <task_menu_update+0x72a>
 800595c:	08009c1c 	.word	0x08009c1c
 8005960:	08009c00 	.word	0x08009c00
 8005964:	08009bf8 	.word	0x08009bf8
 8005968:	08009c20 	.word	0x08009c20
 800596c:	08009c0c 	.word	0x08009c0c
 8005970:	08009c2c 	.word	0x08009c2c
 8005974:	08009c3c 	.word	0x08009c3c
 8005978:	08009c04 	.word	0x08009c04
 800597c:	08009c48 	.word	0x08009c48

				default:

					p_task_menu_dta->tick  = DEL_MEN_XX_MIN;
 8005980:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005984:	2200      	movs	r2, #0
 8005986:	601a      	str	r2, [r3, #0]
					p_task_menu_dta->state = ST_MEN_XX_IDLE;
 8005988:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800598c:	2200      	movs	r2, #0
 800598e:	711a      	strb	r2, [r3, #4]
					p_task_menu_dta->event = EV_MEN_ENT_IDLE;
 8005990:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005994:	2200      	movs	r2, #0
 8005996:	715a      	strb	r2, [r3, #5]
					p_task_menu_dta->flag  = false;
 8005998:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800599c:	2200      	movs	r2, #0
 800599e:	719a      	strb	r2, [r3, #6]

					break;
 80059a0:	e00e      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059a2:	bf00      	nop
 80059a4:	e00c      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059a6:	bf00      	nop
 80059a8:	e00a      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059aa:	bf00      	nop
 80059ac:	e008      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059ae:	bf00      	nop
 80059b0:	e006      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059b2:	bf00      	nop
 80059b4:	e004      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059b6:	bf00      	nop
 80059b8:	e002      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059ba:	bf00      	nop
 80059bc:	e000      	b.n	80059c0 <task_menu_update+0x72c>
					break;
 80059be:	bf00      	nop
    while (b_time_update_required)
 80059c0:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f47f ac83 	bne.w	80052d0 <task_menu_update+0x3c>
			}
		}
	}
}
 80059ca:	bf00      	nop
 80059cc:	bf00      	nop
 80059ce:	37b8      	adds	r7, #184	@ 0xb8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bdb0      	pop	{r4, r5, r7, pc}

080059d4 <init_queue_event_task_menu>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void init_queue_event_task_menu(void)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
	uint32_t i;

	queue_task_a.head = 0;
 80059da:	4b0f      	ldr	r3, [pc, #60]	@ (8005a18 <init_queue_event_task_menu+0x44>)
 80059dc:	2200      	movs	r2, #0
 80059de:	601a      	str	r2, [r3, #0]
	queue_task_a.tail = 0;
 80059e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005a18 <init_queue_event_task_menu+0x44>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	605a      	str	r2, [r3, #4]
	queue_task_a.count = 0;
 80059e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005a18 <init_queue_event_task_menu+0x44>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_EVENTS; i++)
 80059ec:	2300      	movs	r3, #0
 80059ee:	607b      	str	r3, [r7, #4]
 80059f0:	e008      	b.n	8005a04 <init_queue_event_task_menu+0x30>
		queue_task_a.queue[i] = EVENT_UNDEFINED;
 80059f2:	4a09      	ldr	r2, [pc, #36]	@ (8005a18 <init_queue_event_task_menu+0x44>)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4413      	add	r3, r2
 80059f8:	330c      	adds	r3, #12
 80059fa:	22ff      	movs	r2, #255	@ 0xff
 80059fc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_EVENTS; i++)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	3301      	adds	r3, #1
 8005a02:	607b      	str	r3, [r7, #4]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b0f      	cmp	r3, #15
 8005a08:	d9f3      	bls.n	80059f2 <init_queue_event_task_menu+0x1e>
}
 8005a0a:	bf00      	nop
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bc80      	pop	{r7}
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	200003d8 	.word	0x200003d8

08005a1c <put_event_task_menu>:

void put_event_task_menu(task_menu_ev_t event)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	4603      	mov	r3, r0
 8005a24:	71fb      	strb	r3, [r7, #7]
	queue_task_a.count++;
 8005a26:	4b0d      	ldr	r3, [pc, #52]	@ (8005a5c <put_event_task_menu+0x40>)
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	4a0b      	ldr	r2, [pc, #44]	@ (8005a5c <put_event_task_menu+0x40>)
 8005a2e:	6093      	str	r3, [r2, #8]
	queue_task_a.queue[queue_task_a.head++] = event;
 8005a30:	4b0a      	ldr	r3, [pc, #40]	@ (8005a5c <put_event_task_menu+0x40>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	4909      	ldr	r1, [pc, #36]	@ (8005a5c <put_event_task_menu+0x40>)
 8005a38:	600a      	str	r2, [r1, #0]
 8005a3a:	4a08      	ldr	r2, [pc, #32]	@ (8005a5c <put_event_task_menu+0x40>)
 8005a3c:	4413      	add	r3, r2
 8005a3e:	79fa      	ldrb	r2, [r7, #7]
 8005a40:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a.head)
 8005a42:	4b06      	ldr	r3, [pc, #24]	@ (8005a5c <put_event_task_menu+0x40>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b10      	cmp	r3, #16
 8005a48:	d102      	bne.n	8005a50 <put_event_task_menu+0x34>
		queue_task_a.head = 0;
 8005a4a:	4b04      	ldr	r3, [pc, #16]	@ (8005a5c <put_event_task_menu+0x40>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	601a      	str	r2, [r3, #0]
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bc80      	pop	{r7}
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	200003d8 	.word	0x200003d8

08005a60 <get_event_task_menu>:

task_menu_ev_t get_event_task_menu(void)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
	task_menu_ev_t event;

	queue_task_a.count--;
 8005a66:	4b10      	ldr	r3, [pc, #64]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	4a0e      	ldr	r2, [pc, #56]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a6e:	6093      	str	r3, [r2, #8]
	event = queue_task_a.queue[queue_task_a.tail];
 8005a70:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	4a0c      	ldr	r2, [pc, #48]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a76:	4413      	add	r3, r2
 8005a78:	7b1b      	ldrb	r3, [r3, #12]
 8005a7a:	71fb      	strb	r3, [r7, #7]
	queue_task_a.queue[queue_task_a.tail++] = EVENT_UNDEFINED;
 8005a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	1c5a      	adds	r2, r3, #1
 8005a82:	4909      	ldr	r1, [pc, #36]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a84:	604a      	str	r2, [r1, #4]
 8005a86:	4a08      	ldr	r2, [pc, #32]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a88:	4413      	add	r3, r2
 8005a8a:	22ff      	movs	r2, #255	@ 0xff
 8005a8c:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a.tail)
 8005a8e:	4b06      	ldr	r3, [pc, #24]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	2b10      	cmp	r3, #16
 8005a94:	d102      	bne.n	8005a9c <get_event_task_menu+0x3c>
		queue_task_a.tail = 0;
 8005a96:	4b04      	ldr	r3, [pc, #16]	@ (8005aa8 <get_event_task_menu+0x48>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	605a      	str	r2, [r3, #4]

	return event;
 8005a9c:	79fb      	ldrb	r3, [r7, #7]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	370c      	adds	r7, #12
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bc80      	pop	{r7}
 8005aa6:	4770      	bx	lr
 8005aa8:	200003d8 	.word	0x200003d8

08005aac <any_event_task_menu>:

bool any_event_task_menu(void)
{
 8005aac:	b480      	push	{r7}
 8005aae:	af00      	add	r7, sp, #0
  return (queue_task_a.head != queue_task_a.tail);
 8005ab0:	4b06      	ldr	r3, [pc, #24]	@ (8005acc <any_event_task_menu+0x20>)
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	4b05      	ldr	r3, [pc, #20]	@ (8005acc <any_event_task_menu+0x20>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	bf14      	ite	ne
 8005abc:	2301      	movne	r3, #1
 8005abe:	2300      	moveq	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bc80      	pop	{r7}
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	200003d8 	.word	0x200003d8

08005ad0 <task_pwm_init>:
extern TIM_HandleTypeDef htim2;


/********************** external functions definition ************************/
void task_pwm_init(void *parameters)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af02      	add	r7, sp, #8
 8005ad6:	6078      	str	r0, [r7, #4]
	shared_data_type *shared_data = (shared_data_type *) parameters;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	60fb      	str	r3, [r7, #12]

	shared_data->pwm1_active = 0;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	815a      	strh	r2, [r3, #10]
	shared_data->pwm2_active = 0;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	819a      	strh	r2, [r3, #12]
	shared_data->pwm3_active = 0;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	81da      	strh	r2, [r3, #14]
	shared_data->pwm4_active = 0;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	821a      	strh	r2, [r3, #16]
	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_pwm_init), p_task_pwm);
 8005af4:	b672      	cpsid	i
 8005af6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b24 <task_pwm_init+0x54>)
 8005af8:	6818      	ldr	r0, [r3, #0]
 8005afa:	4b0b      	ldr	r3, [pc, #44]	@ (8005b28 <task_pwm_init+0x58>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	4b0a      	ldr	r3, [pc, #40]	@ (8005b2c <task_pwm_init+0x5c>)
 8005b02:	4a0b      	ldr	r2, [pc, #44]	@ (8005b30 <task_pwm_init+0x60>)
 8005b04:	213f      	movs	r1, #63	@ 0x3f
 8005b06:	f001 fc23 	bl	8007350 <sniprintf>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	4a09      	ldr	r2, [pc, #36]	@ (8005b34 <task_pwm_init+0x64>)
 8005b0e:	6013      	str	r3, [r2, #0]
 8005b10:	4b04      	ldr	r3, [pc, #16]	@ (8005b24 <task_pwm_init+0x54>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7ff fad5 	bl	80050c4 <logger_log_print_>
 8005b1a:	b662      	cpsie	i
}
 8005b1c:	bf00      	nop
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	08009da8 	.word	0x08009da8
 8005b28:	20000020 	.word	0x20000020
 8005b2c:	08009c5c 	.word	0x08009c5c
 8005b30:	08009c6c 	.word	0x08009c6c
 8005b34:	200003c4 	.word	0x200003c4

08005b38 <task_pwm_update>:

void task_pwm_update(void *parameters)
{
 8005b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b3a:	b0a5      	sub	sp, #148	@ 0x94
 8005b3c:	af12      	add	r7, sp, #72	@ 0x48
 8005b3e:	6078      	str	r0, [r7, #4]

	static uint16_t period=PERIOD;
	static int16_t step = STEP;

	shared_data_type *shared_data = (shared_data_type *) parameters;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	647b      	str	r3, [r7, #68]	@ 0x44

	if( shared_data->pwm1_enabled ){
 8005b44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b46:	791b      	ldrb	r3, [r3, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d037      	beq.n	8005bbc <task_pwm_update+0x84>
		MPU6050_Data_t data=MPU6050_GetData();
 8005b4c:	f107 030c 	add.w	r3, r7, #12
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fe ff3d 	bl	80049d0 <MPU6050_GetData>
		shared_data->pwm1_active = period*(data.pitch)/99;
 8005b56:	4b9b      	ldr	r3, [pc, #620]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7fb f89e 	bl	8000c9c <__aeabi_i2f>
 8005b60:	4602      	mov	r2, r0
 8005b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b64:	4619      	mov	r1, r3
 8005b66:	4610      	mov	r0, r2
 8005b68:	f7fb f8ec 	bl	8000d44 <__aeabi_fmul>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	4996      	ldr	r1, [pc, #600]	@ (8005dc8 <task_pwm_update+0x290>)
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7fb f99b 	bl	8000eac <__aeabi_fdiv>
 8005b76:	4603      	mov	r3, r0
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7fb fabf 	bl	80010fc <__aeabi_f2uiz>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b84:	815a      	strh	r2, [r3, #10]
		setPWM(htim2, TIM_CHANNEL_1, period, shared_data->pwm1_active);
 8005b86:	4b8f      	ldr	r3, [pc, #572]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005b88:	881b      	ldrh	r3, [r3, #0]
 8005b8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b8c:	8952      	ldrh	r2, [r2, #10]
 8005b8e:	4e8f      	ldr	r6, [pc, #572]	@ (8005dcc <task_pwm_update+0x294>)
 8005b90:	9210      	str	r2, [sp, #64]	@ 0x40
 8005b92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005b94:	2300      	movs	r3, #0
 8005b96:	930e      	str	r3, [sp, #56]	@ 0x38
 8005b98:	466d      	mov	r5, sp
 8005b9a:	f106 0410 	add.w	r4, r6, #16
 8005b9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ba0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ba2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ba4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ba6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ba8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005baa:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005bae:	e885 0003 	stmia.w	r5, {r0, r1}
 8005bb2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005bb6:	f000 f92d 	bl	8005e14 <setPWM>
 8005bba:	e018      	b.n	8005bee <task_pwm_update+0xb6>
	}
	else{
		setPWM(htim2, TIM_CHANNEL_1, period, 0);
 8005bbc:	4b81      	ldr	r3, [pc, #516]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005bbe:	881b      	ldrh	r3, [r3, #0]
 8005bc0:	4e82      	ldr	r6, [pc, #520]	@ (8005dcc <task_pwm_update+0x294>)
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	9210      	str	r2, [sp, #64]	@ 0x40
 8005bc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005bc8:	2300      	movs	r3, #0
 8005bca:	930e      	str	r3, [sp, #56]	@ 0x38
 8005bcc:	466d      	mov	r5, sp
 8005bce:	f106 0410 	add.w	r4, r6, #16
 8005bd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005be2:	e885 0003 	stmia.w	r5, {r0, r1}
 8005be6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005bea:	f000 f913 	bl	8005e14 <setPWM>
	}

	if( shared_data->pwm2_enabled ){
 8005bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bf0:	795b      	ldrb	r3, [r3, #5]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d037      	beq.n	8005c66 <task_pwm_update+0x12e>
		MPU6050_Data_t data=MPU6050_GetData();
 8005bf6:	f107 030c 	add.w	r3, r7, #12
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7fe fee8 	bl	80049d0 <MPU6050_GetData>
		shared_data->pwm2_active = period*(data.roll)/99;
 8005c00:	4b70      	ldr	r3, [pc, #448]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005c02:	881b      	ldrh	r3, [r3, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fb f849 	bl	8000c9c <__aeabi_i2f>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c0e:	4619      	mov	r1, r3
 8005c10:	4610      	mov	r0, r2
 8005c12:	f7fb f897 	bl	8000d44 <__aeabi_fmul>
 8005c16:	4603      	mov	r3, r0
 8005c18:	496b      	ldr	r1, [pc, #428]	@ (8005dc8 <task_pwm_update+0x290>)
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7fb f946 	bl	8000eac <__aeabi_fdiv>
 8005c20:	4603      	mov	r3, r0
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7fb fa6a 	bl	80010fc <__aeabi_f2uiz>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c2e:	819a      	strh	r2, [r3, #12]
		setPWM(htim2, TIM_CHANNEL_2, period, shared_data->pwm2_active);
 8005c30:	4b64      	ldr	r3, [pc, #400]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005c32:	881b      	ldrh	r3, [r3, #0]
 8005c34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c36:	8992      	ldrh	r2, [r2, #12]
 8005c38:	4e64      	ldr	r6, [pc, #400]	@ (8005dcc <task_pwm_update+0x294>)
 8005c3a:	9210      	str	r2, [sp, #64]	@ 0x40
 8005c3c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c3e:	2304      	movs	r3, #4
 8005c40:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c42:	466d      	mov	r5, sp
 8005c44:	f106 0410 	add.w	r4, r6, #16
 8005c48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c54:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005c58:	e885 0003 	stmia.w	r5, {r0, r1}
 8005c5c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005c60:	f000 f8d8 	bl	8005e14 <setPWM>
 8005c64:	e018      	b.n	8005c98 <task_pwm_update+0x160>
	}
	else{
		setPWM(htim2, TIM_CHANNEL_2, period, 0);
 8005c66:	4b57      	ldr	r3, [pc, #348]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005c68:	881b      	ldrh	r3, [r3, #0]
 8005c6a:	4e58      	ldr	r6, [pc, #352]	@ (8005dcc <task_pwm_update+0x294>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	9210      	str	r2, [sp, #64]	@ 0x40
 8005c70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c72:	2304      	movs	r3, #4
 8005c74:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c76:	466d      	mov	r5, sp
 8005c78:	f106 0410 	add.w	r4, r6, #16
 8005c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c88:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005c8c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005c90:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005c94:	f000 f8be 	bl	8005e14 <setPWM>
	}

	if( shared_data->pwm3_enabled ){
 8005c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c9a:	799b      	ldrb	r3, [r3, #6]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d039      	beq.n	8005d14 <task_pwm_update+0x1dc>
		MPU6050_Data_t data=MPU6050_GetData();
 8005ca0:	f107 030c 	add.w	r3, r7, #12
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f7fe fe93 	bl	80049d0 <MPU6050_GetData>
		shared_data->pwm3_active = period*(-data.pitch)/99;
 8005caa:	4b46      	ldr	r3, [pc, #280]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005cac:	881b      	ldrh	r3, [r3, #0]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fa fff4 	bl	8000c9c <__aeabi_i2f>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cb8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	4610      	mov	r0, r2
 8005cc0:	f7fb f840 	bl	8000d44 <__aeabi_fmul>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	4940      	ldr	r1, [pc, #256]	@ (8005dc8 <task_pwm_update+0x290>)
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7fb f8ef 	bl	8000eac <__aeabi_fdiv>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fb fa13 	bl	80010fc <__aeabi_f2uiz>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	b29a      	uxth	r2, r3
 8005cda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cdc:	81da      	strh	r2, [r3, #14]
		setPWM(htim2, TIM_CHANNEL_3, period, shared_data->pwm3_active);
 8005cde:	4b39      	ldr	r3, [pc, #228]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005ce0:	881b      	ldrh	r3, [r3, #0]
 8005ce2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ce4:	89d2      	ldrh	r2, [r2, #14]
 8005ce6:	4e39      	ldr	r6, [pc, #228]	@ (8005dcc <task_pwm_update+0x294>)
 8005ce8:	9210      	str	r2, [sp, #64]	@ 0x40
 8005cea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005cec:	2308      	movs	r3, #8
 8005cee:	930e      	str	r3, [sp, #56]	@ 0x38
 8005cf0:	466d      	mov	r5, sp
 8005cf2:	f106 0410 	add.w	r4, r6, #16
 8005cf6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cf8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005cfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cfc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005cfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d02:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d06:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d0a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005d0e:	f000 f881 	bl	8005e14 <setPWM>
 8005d12:	e018      	b.n	8005d46 <task_pwm_update+0x20e>
	}
	else{
		setPWM(htim2, TIM_CHANNEL_3, period, 0);
 8005d14:	4b2b      	ldr	r3, [pc, #172]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005d16:	881b      	ldrh	r3, [r3, #0]
 8005d18:	4e2c      	ldr	r6, [pc, #176]	@ (8005dcc <task_pwm_update+0x294>)
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	9210      	str	r2, [sp, #64]	@ 0x40
 8005d1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005d20:	2308      	movs	r3, #8
 8005d22:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d24:	466d      	mov	r5, sp
 8005d26:	f106 0410 	add.w	r4, r6, #16
 8005d2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d36:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d3a:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d3e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005d42:	f000 f867 	bl	8005e14 <setPWM>
	}

	if( shared_data->pwm4_enabled ){
 8005d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d48:	79db      	ldrb	r3, [r3, #7]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d040      	beq.n	8005dd0 <task_pwm_update+0x298>
		MPU6050_Data_t data=MPU6050_GetData();
 8005d4e:	f107 030c 	add.w	r3, r7, #12
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fe fe3c 	bl	80049d0 <MPU6050_GetData>
		shared_data->pwm4_active = period*(-data.roll)/99;
 8005d58:	4b1a      	ldr	r3, [pc, #104]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005d5a:	881b      	ldrh	r3, [r3, #0]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fa ff9d 	bl	8000c9c <__aeabi_i2f>
 8005d62:	4602      	mov	r2, r0
 8005d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d66:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005d6a:	4619      	mov	r1, r3
 8005d6c:	4610      	mov	r0, r2
 8005d6e:	f7fa ffe9 	bl	8000d44 <__aeabi_fmul>
 8005d72:	4603      	mov	r3, r0
 8005d74:	4914      	ldr	r1, [pc, #80]	@ (8005dc8 <task_pwm_update+0x290>)
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fb f898 	bl	8000eac <__aeabi_fdiv>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fb f9bc 	bl	80010fc <__aeabi_f2uiz>
 8005d84:	4603      	mov	r3, r0
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d8a:	821a      	strh	r2, [r3, #16]
		setPWM(htim2, TIM_CHANNEL_4, period, shared_data->pwm4_active);
 8005d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc4 <task_pwm_update+0x28c>)
 8005d8e:	881b      	ldrh	r3, [r3, #0]
 8005d90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d92:	8a12      	ldrh	r2, [r2, #16]
 8005d94:	4e0d      	ldr	r6, [pc, #52]	@ (8005dcc <task_pwm_update+0x294>)
 8005d96:	9210      	str	r2, [sp, #64]	@ 0x40
 8005d98:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005d9a:	230c      	movs	r3, #12
 8005d9c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d9e:	466d      	mov	r5, sp
 8005da0:	f106 0410 	add.w	r4, r6, #16
 8005da4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005da6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005da8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005daa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005dac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005dae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005db0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005db4:	e885 0003 	stmia.w	r5, {r0, r1}
 8005db8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005dbc:	f000 f82a 	bl	8005e14 <setPWM>
			}
		}
		shared_data->pwm_active = shared_data->pwm_active + step;
	}
	*/
}
 8005dc0:	e01f      	b.n	8005e02 <task_pwm_update+0x2ca>
 8005dc2:	bf00      	nop
 8005dc4:	20000024 	.word	0x20000024
 8005dc8:	42c60000 	.word	0x42c60000
 8005dcc:	20000278 	.word	0x20000278
		setPWM(htim2, TIM_CHANNEL_4, period, 0);
 8005dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8005e0c <task_pwm_update+0x2d4>)
 8005dd2:	881b      	ldrh	r3, [r3, #0]
 8005dd4:	4e0e      	ldr	r6, [pc, #56]	@ (8005e10 <task_pwm_update+0x2d8>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	9210      	str	r2, [sp, #64]	@ 0x40
 8005dda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005ddc:	230c      	movs	r3, #12
 8005dde:	930e      	str	r3, [sp, #56]	@ 0x38
 8005de0:	466d      	mov	r5, sp
 8005de2:	f106 0410 	add.w	r4, r6, #16
 8005de6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005de8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005dea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005dec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005dee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005df0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005df2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005df6:	e885 0003 	stmia.w	r5, {r0, r1}
 8005dfa:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005dfe:	f000 f809 	bl	8005e14 <setPWM>
}
 8005e02:	bf00      	nop
 8005e04:	374c      	adds	r7, #76	@ 0x4c
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	20000024 	.word	0x20000024
 8005e10:	20000278 	.word	0x20000278

08005e14 <setPWM>:


void setPWM(TIM_HandleTypeDef timer, uint32_t channel,
            uint16_t period, uint16_t pulse) {
 8005e14:	b084      	sub	sp, #16
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b088      	sub	sp, #32
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	f107 0c28 	add.w	ip, r7, #40	@ 0x28
 8005e20:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  HAL_TIM_PWM_Stop(&timer, channel);
 8005e24:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8005e26:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8005e2a:	f7fd fe69 	bl	8003b00 <HAL_TIM_PWM_Stop>
  TIM_OC_InitTypeDef sConfigOC;
  timer.Init.Period = period;
 8005e2e:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8005e32:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_TIM_PWM_Init(&timer);
 8005e34:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8005e38:	f7fd fd70 	bl	800391c <HAL_TIM_PWM_Init>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e3c:	2360      	movs	r3, #96	@ 0x60
 8005e3e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = pulse;
 8005e40:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8005e44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e46:	2300      	movs	r3, #0
 8005e48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	617b      	str	r3, [r7, #20]
  HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 8005e4e:	1d3b      	adds	r3, r7, #4
 8005e50:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005e52:	4619      	mov	r1, r3
 8005e54:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8005e58:	f7fd feb6 	bl	8003bc8 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&timer,channel);
 8005e5c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8005e5e:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8005e62:	f7fd fdab 	bl	80039bc <HAL_TIM_PWM_Start>
}
 8005e66:	bf00      	nop
 8005e68:	3720      	adds	r7, #32
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e70:	b004      	add	sp, #16
 8005e72:	4770      	bx	lr

08005e74 <task_sensor_init>:
uint32_t g_task_sensor_cnt;
volatile uint32_t g_task_sensor_tick_cnt;

/********************** external functions definition ************************/
void task_sensor_init(void *parameters)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b088      	sub	sp, #32
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	6078      	str	r0, [r7, #4]
	task_sensor_dta_t *p_task_sensor_dta;
	task_sensor_st_t state;
	task_sensor_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_sensor_init), p_task_sensor);
 8005e7c:	b672      	cpsid	i
 8005e7e:	4b49      	ldr	r3, [pc, #292]	@ (8005fa4 <task_sensor_init+0x130>)
 8005e80:	6818      	ldr	r0, [r3, #0]
 8005e82:	4b49      	ldr	r3, [pc, #292]	@ (8005fa8 <task_sensor_init+0x134>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	4b48      	ldr	r3, [pc, #288]	@ (8005fac <task_sensor_init+0x138>)
 8005e8a:	4a49      	ldr	r2, [pc, #292]	@ (8005fb0 <task_sensor_init+0x13c>)
 8005e8c:	213f      	movs	r1, #63	@ 0x3f
 8005e8e:	f001 fa5f 	bl	8007350 <sniprintf>
 8005e92:	4603      	mov	r3, r0
 8005e94:	4a47      	ldr	r2, [pc, #284]	@ (8005fb4 <task_sensor_init+0x140>)
 8005e96:	6013      	str	r3, [r2, #0]
 8005e98:	4b42      	ldr	r3, [pc, #264]	@ (8005fa4 <task_sensor_init+0x130>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff f911 	bl	80050c4 <logger_log_print_>
 8005ea2:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_sensor), p_task_sensor_);
 8005ea4:	b672      	cpsid	i
 8005ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8005fa4 <task_sensor_init+0x130>)
 8005ea8:	6818      	ldr	r0, [r3, #0]
 8005eaa:	4b43      	ldr	r3, [pc, #268]	@ (8005fb8 <task_sensor_init+0x144>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	4b42      	ldr	r3, [pc, #264]	@ (8005fbc <task_sensor_init+0x148>)
 8005eb2:	4a43      	ldr	r2, [pc, #268]	@ (8005fc0 <task_sensor_init+0x14c>)
 8005eb4:	213f      	movs	r1, #63	@ 0x3f
 8005eb6:	f001 fa4b 	bl	8007350 <sniprintf>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	4a3d      	ldr	r2, [pc, #244]	@ (8005fb4 <task_sensor_init+0x140>)
 8005ebe:	6013      	str	r3, [r2, #0]
 8005ec0:	4b38      	ldr	r3, [pc, #224]	@ (8005fa4 <task_sensor_init+0x130>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7ff f8fd 	bl	80050c4 <logger_log_print_>
 8005eca:	b662      	cpsie	i

	g_task_sensor_cnt = G_TASK_SEN_CNT_INIT;
 8005ecc:	4b3d      	ldr	r3, [pc, #244]	@ (8005fc4 <task_sensor_init+0x150>)
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_sensor_cnt), g_task_sensor_cnt);
 8005ed2:	b672      	cpsid	i
 8005ed4:	4b33      	ldr	r3, [pc, #204]	@ (8005fa4 <task_sensor_init+0x130>)
 8005ed6:	6818      	ldr	r0, [r3, #0]
 8005ed8:	4b3a      	ldr	r3, [pc, #232]	@ (8005fc4 <task_sensor_init+0x150>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	4b3a      	ldr	r3, [pc, #232]	@ (8005fc8 <task_sensor_init+0x154>)
 8005ee0:	4a3a      	ldr	r2, [pc, #232]	@ (8005fcc <task_sensor_init+0x158>)
 8005ee2:	213f      	movs	r1, #63	@ 0x3f
 8005ee4:	f001 fa34 	bl	8007350 <sniprintf>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	4a32      	ldr	r2, [pc, #200]	@ (8005fb4 <task_sensor_init+0x140>)
 8005eec:	6013      	str	r3, [r2, #0]
 8005eee:	4b2d      	ldr	r3, [pc, #180]	@ (8005fa4 <task_sensor_init+0x130>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7ff f8e6 	bl	80050c4 <logger_log_print_>
 8005ef8:	b662      	cpsie	i

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8005efa:	2300      	movs	r3, #0
 8005efc:	617b      	str	r3, [r7, #20]
 8005efe:	e046      	b.n	8005f8e <task_sensor_init+0x11a>
	{
		/* Update Task Sensor Data Pointer */
		p_task_sensor_dta = &task_sensor_dta_list[index];
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	00db      	lsls	r3, r3, #3
 8005f04:	4a32      	ldr	r2, [pc, #200]	@ (8005fd0 <task_sensor_init+0x15c>)
 8005f06:	4413      	add	r3, r2
 8005f08:	613b      	str	r3, [r7, #16]

		/* Print out: Index & Task execution FSM */
		LOGGER_LOG("   %s = %lu", GET_NAME(index), index);
 8005f0a:	b672      	cpsid	i
 8005f0c:	4b25      	ldr	r3, [pc, #148]	@ (8005fa4 <task_sensor_init+0x130>)
 8005f0e:	6818      	ldr	r0, [r3, #0]
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	4b2f      	ldr	r3, [pc, #188]	@ (8005fd4 <task_sensor_init+0x160>)
 8005f16:	4a30      	ldr	r2, [pc, #192]	@ (8005fd8 <task_sensor_init+0x164>)
 8005f18:	213f      	movs	r1, #63	@ 0x3f
 8005f1a:	f001 fa19 	bl	8007350 <sniprintf>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	4a24      	ldr	r2, [pc, #144]	@ (8005fb4 <task_sensor_init+0x140>)
 8005f22:	6013      	str	r3, [r2, #0]
 8005f24:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa4 <task_sensor_init+0x130>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7ff f8cb 	bl	80050c4 <logger_log_print_>
 8005f2e:	b662      	cpsie	i

		state = p_task_sensor_dta->state;
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	791b      	ldrb	r3, [r3, #4]
 8005f34:	73fb      	strb	r3, [r7, #15]
		LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 8005f36:	b672      	cpsid	i
 8005f38:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa4 <task_sensor_init+0x130>)
 8005f3a:	6818      	ldr	r0, [r3, #0]
 8005f3c:	7bfb      	ldrb	r3, [r7, #15]
 8005f3e:	9300      	str	r3, [sp, #0]
 8005f40:	4b26      	ldr	r3, [pc, #152]	@ (8005fdc <task_sensor_init+0x168>)
 8005f42:	4a25      	ldr	r2, [pc, #148]	@ (8005fd8 <task_sensor_init+0x164>)
 8005f44:	213f      	movs	r1, #63	@ 0x3f
 8005f46:	f001 fa03 	bl	8007350 <sniprintf>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	4a19      	ldr	r2, [pc, #100]	@ (8005fb4 <task_sensor_init+0x140>)
 8005f4e:	6013      	str	r3, [r2, #0]
 8005f50:	4b14      	ldr	r3, [pc, #80]	@ (8005fa4 <task_sensor_init+0x130>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7ff f8b5 	bl	80050c4 <logger_log_print_>
 8005f5a:	b662      	cpsie	i

		event = p_task_sensor_dta->event;
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	795b      	ldrb	r3, [r3, #5]
 8005f60:	73bb      	strb	r3, [r7, #14]
		LOGGER_LOG("   %s = %lu\r\n", GET_NAME(event), (uint32_t)event);
 8005f62:	b672      	cpsid	i
 8005f64:	4b0f      	ldr	r3, [pc, #60]	@ (8005fa4 <task_sensor_init+0x130>)
 8005f66:	6818      	ldr	r0, [r3, #0]
 8005f68:	7bbb      	ldrb	r3, [r7, #14]
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8005fe0 <task_sensor_init+0x16c>)
 8005f6e:	4a17      	ldr	r2, [pc, #92]	@ (8005fcc <task_sensor_init+0x158>)
 8005f70:	213f      	movs	r1, #63	@ 0x3f
 8005f72:	f001 f9ed 	bl	8007350 <sniprintf>
 8005f76:	4603      	mov	r3, r0
 8005f78:	4a0e      	ldr	r2, [pc, #56]	@ (8005fb4 <task_sensor_init+0x140>)
 8005f7a:	6013      	str	r3, [r2, #0]
 8005f7c:	4b09      	ldr	r3, [pc, #36]	@ (8005fa4 <task_sensor_init+0x130>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7ff f89f 	bl	80050c4 <logger_log_print_>
 8005f86:	b662      	cpsie	i
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	617b      	str	r3, [r7, #20]
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d9b5      	bls.n	8005f00 <task_sensor_init+0x8c>
	}
	g_task_sensor_tick_cnt = G_TASK_SEN_TICK_CNT_INI;
 8005f94:	4b13      	ldr	r3, [pc, #76]	@ (8005fe4 <task_sensor_init+0x170>)
 8005f96:	2200      	movs	r2, #0
 8005f98:	601a      	str	r2, [r3, #0]
}
 8005f9a:	bf00      	nop
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	08009da8 	.word	0x08009da8
 8005fa8:	20000028 	.word	0x20000028
 8005fac:	08009cc8 	.word	0x08009cc8
 8005fb0:	08009cdc 	.word	0x08009cdc
 8005fb4:	200003c4 	.word	0x200003c4
 8005fb8:	2000002c 	.word	0x2000002c
 8005fbc:	08009cf4 	.word	0x08009cf4
 8005fc0:	08009d00 	.word	0x08009d00
 8005fc4:	2000040c 	.word	0x2000040c
 8005fc8:	08009d10 	.word	0x08009d10
 8005fcc:	08009d24 	.word	0x08009d24
 8005fd0:	200003f4 	.word	0x200003f4
 8005fd4:	08009d34 	.word	0x08009d34
 8005fd8:	08009d3c 	.word	0x08009d3c
 8005fdc:	08009d48 	.word	0x08009d48
 8005fe0:	08009d50 	.word	0x08009d50
 8005fe4:	20000410 	.word	0x20000410

08005fe8 <task_sensor_update>:

void task_sensor_update(void *parameters)
{
 8005fe8:	b590      	push	{r4, r7, lr}
 8005fea:	b087      	sub	sp, #28
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
	uint32_t index;
	const task_sensor_cfg_t *p_task_sensor_cfg;
	task_sensor_dta_t *p_task_sensor_dta;
	bool b_time_update_required = false;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	74fb      	strb	r3, [r7, #19]

	/* Update Task Sensor Counter */
	g_task_sensor_cnt++;
 8005ff4:	4b61      	ldr	r3, [pc, #388]	@ (800617c <task_sensor_update+0x194>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	4a60      	ldr	r2, [pc, #384]	@ (800617c <task_sensor_update+0x194>)
 8005ffc:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_sensor_tick_cnt) */
	__asm("CPSID i");	/* disable interrupts*/
 8005ffe:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 8006000:	4b5f      	ldr	r3, [pc, #380]	@ (8006180 <task_sensor_update+0x198>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d006      	beq.n	8006016 <task_sensor_update+0x2e>
    {
    	g_task_sensor_tick_cnt--;
 8006008:	4b5d      	ldr	r3, [pc, #372]	@ (8006180 <task_sensor_update+0x198>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3b01      	subs	r3, #1
 800600e:	4a5c      	ldr	r2, [pc, #368]	@ (8006180 <task_sensor_update+0x198>)
 8006010:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8006012:	2301      	movs	r3, #1
 8006014:	74fb      	strb	r3, [r7, #19]
    }
    __asm("CPSIE i");	/* enable interrupts*/
 8006016:	b662      	cpsie	i

    while (b_time_update_required)
 8006018:	e0a6      	b.n	8006168 <task_sensor_update+0x180>
    {
		/* Protect shared resource (g_task_sensor_tick_cnt) */
		__asm("CPSID i");	/* disable interrupts*/
 800601a:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 800601c:	4b58      	ldr	r3, [pc, #352]	@ (8006180 <task_sensor_update+0x198>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d007      	beq.n	8006034 <task_sensor_update+0x4c>
		{
			g_task_sensor_tick_cnt--;
 8006024:	4b56      	ldr	r3, [pc, #344]	@ (8006180 <task_sensor_update+0x198>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	3b01      	subs	r3, #1
 800602a:	4a55      	ldr	r2, [pc, #340]	@ (8006180 <task_sensor_update+0x198>)
 800602c:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 800602e:	2301      	movs	r3, #1
 8006030:	74fb      	strb	r3, [r7, #19]
 8006032:	e001      	b.n	8006038 <task_sensor_update+0x50>
		}
		else
		{
			b_time_update_required = false;
 8006034:	2300      	movs	r3, #0
 8006036:	74fb      	strb	r3, [r7, #19]
		}
		__asm("CPSIE i");	/* enable interrupts*/
 8006038:	b662      	cpsie	i

    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 800603a:	2300      	movs	r3, #0
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	e08f      	b.n	8006160 <task_sensor_update+0x178>
		{
    		/* Update Task Sensor Configuration & Data Pointer */
			p_task_sensor_cfg = &task_sensor_cfg_list[index];
 8006040:	697a      	ldr	r2, [r7, #20]
 8006042:	4613      	mov	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4413      	add	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4a4e      	ldr	r2, [pc, #312]	@ (8006184 <task_sensor_update+0x19c>)
 800604c:	4413      	add	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
			p_task_sensor_dta = &task_sensor_dta_list[index];
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	00db      	lsls	r3, r3, #3
 8006054:	4a4c      	ldr	r2, [pc, #304]	@ (8006188 <task_sensor_update+0x1a0>)
 8006056:	4413      	add	r3, r2
 8006058:	60bb      	str	r3, [r7, #8]

			if (p_task_sensor_cfg->pressed == HAL_GPIO_ReadPin(p_task_sensor_cfg->gpio_port, p_task_sensor_cfg->pin))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	7a9c      	ldrb	r4, [r3, #10]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	891b      	ldrh	r3, [r3, #8]
 8006066:	4619      	mov	r1, r3
 8006068:	4610      	mov	r0, r2
 800606a:	f7fb ff99 	bl	8001fa0 <HAL_GPIO_ReadPin>
 800606e:	4603      	mov	r3, r0
 8006070:	429c      	cmp	r4, r3
 8006072:	d103      	bne.n	800607c <task_sensor_update+0x94>
			{
				p_task_sensor_dta->event =	EV_BTN_XX_DOWN;
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	2201      	movs	r2, #1
 8006078:	715a      	strb	r2, [r3, #5]
 800607a:	e002      	b.n	8006082 <task_sensor_update+0x9a>
			}
			else
			{
				p_task_sensor_dta->event =	EV_BTN_XX_UP;
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	2200      	movs	r2, #0
 8006080:	715a      	strb	r2, [r3, #5]
			}

			switch (p_task_sensor_dta->state)
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	791b      	ldrb	r3, [r3, #4]
 8006086:	2b03      	cmp	r3, #3
 8006088:	d856      	bhi.n	8006138 <task_sensor_update+0x150>
 800608a:	a201      	add	r2, pc, #4	@ (adr r2, 8006090 <task_sensor_update+0xa8>)
 800608c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006090:	080060a1 	.word	0x080060a1
 8006094:	080060b9 	.word	0x080060b9
 8006098:	080060ed 	.word	0x080060ed
 800609c:	08006105 	.word	0x08006105
			{
				case ST_BTN_XX_UP:

					if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	795b      	ldrb	r3, [r3, #5]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d151      	bne.n	800614c <task_sensor_update+0x164>
					{
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	68da      	ldr	r2, [r3, #12]
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	601a      	str	r2, [r3, #0]
						p_task_sensor_dta->state = ST_BTN_XX_FALLING;
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	2201      	movs	r2, #1
 80060b4:	711a      	strb	r2, [r3, #4]
					}

					break;
 80060b6:	e049      	b.n	800614c <task_sensor_update+0x164>

				case ST_BTN_XX_FALLING:

					p_task_sensor_dta->tick--;
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	1e5a      	subs	r2, r3, #1
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	601a      	str	r2, [r3, #0]
					if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d142      	bne.n	8006150 <task_sensor_update+0x168>
					{
						if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	795b      	ldrb	r3, [r3, #5]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d108      	bne.n	80060e4 <task_sensor_update+0xfc>
						{
							put_event_task_menu(p_task_sensor_cfg->signal_down);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	7c5b      	ldrb	r3, [r3, #17]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f7ff fca0 	bl	8005a1c <put_event_task_menu>
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2202      	movs	r2, #2
 80060e0:	711a      	strb	r2, [r3, #4]
						{
							p_task_sensor_dta->state = ST_BTN_XX_UP;
						}
					}

					break;
 80060e2:	e035      	b.n	8006150 <task_sensor_update+0x168>
							p_task_sensor_dta->state = ST_BTN_XX_UP;
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	2200      	movs	r2, #0
 80060e8:	711a      	strb	r2, [r3, #4]
					break;
 80060ea:	e031      	b.n	8006150 <task_sensor_update+0x168>

				case ST_BTN_XX_DOWN:

					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	795b      	ldrb	r3, [r3, #5]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d12f      	bne.n	8006154 <task_sensor_update+0x16c>
					{
						p_task_sensor_dta->state = ST_BTN_XX_RISING;
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	2203      	movs	r2, #3
 80060f8:	711a      	strb	r2, [r3, #4]
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	68da      	ldr	r2, [r3, #12]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	601a      	str	r2, [r3, #0]
					}

					break;
 8006102:	e027      	b.n	8006154 <task_sensor_update+0x16c>

				case ST_BTN_XX_RISING:

					p_task_sensor_dta->tick--;
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	1e5a      	subs	r2, r3, #1
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	601a      	str	r2, [r3, #0]
					if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d120      	bne.n	8006158 <task_sensor_update+0x170>
					{
						if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	795b      	ldrb	r3, [r3, #5]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d108      	bne.n	8006130 <task_sensor_update+0x148>
						{
							put_event_task_menu(p_task_sensor_cfg->signal_up);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	7c1b      	ldrb	r3, [r3, #16]
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff fc7a 	bl	8005a1c <put_event_task_menu>
							p_task_sensor_dta->state = ST_BTN_XX_UP;
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	2200      	movs	r2, #0
 800612c:	711a      	strb	r2, [r3, #4]
						{
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
						}
					}

					break;
 800612e:	e013      	b.n	8006158 <task_sensor_update+0x170>
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2202      	movs	r2, #2
 8006134:	711a      	strb	r2, [r3, #4]
					break;
 8006136:	e00f      	b.n	8006158 <task_sensor_update+0x170>

				default:

					p_task_sensor_dta->tick  = DEL_BTN_XX_MIN;
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	2200      	movs	r2, #0
 800613c:	601a      	str	r2, [r3, #0]
					p_task_sensor_dta->state = ST_BTN_XX_UP;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2200      	movs	r2, #0
 8006142:	711a      	strb	r2, [r3, #4]
					p_task_sensor_dta->event = EV_BTN_XX_UP;
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	2200      	movs	r2, #0
 8006148:	715a      	strb	r2, [r3, #5]

					break;
 800614a:	e006      	b.n	800615a <task_sensor_update+0x172>
					break;
 800614c:	bf00      	nop
 800614e:	e004      	b.n	800615a <task_sensor_update+0x172>
					break;
 8006150:	bf00      	nop
 8006152:	e002      	b.n	800615a <task_sensor_update+0x172>
					break;
 8006154:	bf00      	nop
 8006156:	e000      	b.n	800615a <task_sensor_update+0x172>
					break;
 8006158:	bf00      	nop
    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	3301      	adds	r3, #1
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	2b02      	cmp	r3, #2
 8006164:	f67f af6c 	bls.w	8006040 <task_sensor_update+0x58>
    while (b_time_update_required)
 8006168:	7cfb      	ldrb	r3, [r7, #19]
 800616a:	2b00      	cmp	r3, #0
 800616c:	f47f af55 	bne.w	800601a <task_sensor_update+0x32>
			}
		}
    }
}
 8006170:	bf00      	nop
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	bd90      	pop	{r4, r7, pc}
 800617a:	bf00      	nop
 800617c:	2000040c 	.word	0x2000040c
 8006180:	20000410 	.word	0x20000410
 8006184:	08009dac 	.word	0x08009dac
 8006188:	200003f4 	.word	0x200003f4

0800618c <findslot>:
 800618c:	4b0a      	ldr	r3, [pc, #40]	@ (80061b8 <findslot+0x2c>)
 800618e:	b510      	push	{r4, lr}
 8006190:	4604      	mov	r4, r0
 8006192:	6818      	ldr	r0, [r3, #0]
 8006194:	b118      	cbz	r0, 800619e <findslot+0x12>
 8006196:	6a03      	ldr	r3, [r0, #32]
 8006198:	b90b      	cbnz	r3, 800619e <findslot+0x12>
 800619a:	f001 f833 	bl	8007204 <__sinit>
 800619e:	2c13      	cmp	r4, #19
 80061a0:	d807      	bhi.n	80061b2 <findslot+0x26>
 80061a2:	4806      	ldr	r0, [pc, #24]	@ (80061bc <findslot+0x30>)
 80061a4:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 80061a8:	3201      	adds	r2, #1
 80061aa:	d002      	beq.n	80061b2 <findslot+0x26>
 80061ac:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80061b0:	bd10      	pop	{r4, pc}
 80061b2:	2000      	movs	r0, #0
 80061b4:	e7fc      	b.n	80061b0 <findslot+0x24>
 80061b6:	bf00      	nop
 80061b8:	20000044 	.word	0x20000044
 80061bc:	20000420 	.word	0x20000420

080061c0 <error>:
 80061c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061c2:	4604      	mov	r4, r0
 80061c4:	f001 fa22 	bl	800760c <__errno>
 80061c8:	2613      	movs	r6, #19
 80061ca:	4605      	mov	r5, r0
 80061cc:	2700      	movs	r7, #0
 80061ce:	4630      	mov	r0, r6
 80061d0:	4639      	mov	r1, r7
 80061d2:	beab      	bkpt	0x00ab
 80061d4:	4606      	mov	r6, r0
 80061d6:	4620      	mov	r0, r4
 80061d8:	602e      	str	r6, [r5, #0]
 80061da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080061dc <checkerror>:
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	d101      	bne.n	80061e4 <checkerror+0x8>
 80061e0:	f7ff bfee 	b.w	80061c0 <error>
 80061e4:	4770      	bx	lr

080061e6 <_swiread>:
 80061e6:	b530      	push	{r4, r5, lr}
 80061e8:	b085      	sub	sp, #20
 80061ea:	2406      	movs	r4, #6
 80061ec:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80061f0:	9203      	str	r2, [sp, #12]
 80061f2:	ad01      	add	r5, sp, #4
 80061f4:	4620      	mov	r0, r4
 80061f6:	4629      	mov	r1, r5
 80061f8:	beab      	bkpt	0x00ab
 80061fa:	4604      	mov	r4, r0
 80061fc:	4620      	mov	r0, r4
 80061fe:	f7ff ffed 	bl	80061dc <checkerror>
 8006202:	b005      	add	sp, #20
 8006204:	bd30      	pop	{r4, r5, pc}

08006206 <_read>:
 8006206:	b570      	push	{r4, r5, r6, lr}
 8006208:	460e      	mov	r6, r1
 800620a:	4614      	mov	r4, r2
 800620c:	f7ff ffbe 	bl	800618c <findslot>
 8006210:	4605      	mov	r5, r0
 8006212:	b930      	cbnz	r0, 8006222 <_read+0x1c>
 8006214:	f001 f9fa 	bl	800760c <__errno>
 8006218:	2309      	movs	r3, #9
 800621a:	6003      	str	r3, [r0, #0]
 800621c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006220:	bd70      	pop	{r4, r5, r6, pc}
 8006222:	4622      	mov	r2, r4
 8006224:	4631      	mov	r1, r6
 8006226:	6800      	ldr	r0, [r0, #0]
 8006228:	f7ff ffdd 	bl	80061e6 <_swiread>
 800622c:	1c43      	adds	r3, r0, #1
 800622e:	d0f5      	beq.n	800621c <_read+0x16>
 8006230:	686b      	ldr	r3, [r5, #4]
 8006232:	1a20      	subs	r0, r4, r0
 8006234:	4403      	add	r3, r0
 8006236:	606b      	str	r3, [r5, #4]
 8006238:	e7f2      	b.n	8006220 <_read+0x1a>

0800623a <_swilseek>:
 800623a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800623c:	460c      	mov	r4, r1
 800623e:	4616      	mov	r6, r2
 8006240:	f7ff ffa4 	bl	800618c <findslot>
 8006244:	4605      	mov	r5, r0
 8006246:	b940      	cbnz	r0, 800625a <_swilseek+0x20>
 8006248:	f001 f9e0 	bl	800760c <__errno>
 800624c:	2309      	movs	r3, #9
 800624e:	6003      	str	r3, [r0, #0]
 8006250:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006254:	4620      	mov	r0, r4
 8006256:	b003      	add	sp, #12
 8006258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800625a:	2e02      	cmp	r6, #2
 800625c:	d903      	bls.n	8006266 <_swilseek+0x2c>
 800625e:	f001 f9d5 	bl	800760c <__errno>
 8006262:	2316      	movs	r3, #22
 8006264:	e7f3      	b.n	800624e <_swilseek+0x14>
 8006266:	2e01      	cmp	r6, #1
 8006268:	d112      	bne.n	8006290 <_swilseek+0x56>
 800626a:	6843      	ldr	r3, [r0, #4]
 800626c:	18e4      	adds	r4, r4, r3
 800626e:	d4f6      	bmi.n	800625e <_swilseek+0x24>
 8006270:	682b      	ldr	r3, [r5, #0]
 8006272:	260a      	movs	r6, #10
 8006274:	466f      	mov	r7, sp
 8006276:	e9cd 3400 	strd	r3, r4, [sp]
 800627a:	4630      	mov	r0, r6
 800627c:	4639      	mov	r1, r7
 800627e:	beab      	bkpt	0x00ab
 8006280:	4606      	mov	r6, r0
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff ffaa 	bl	80061dc <checkerror>
 8006288:	2800      	cmp	r0, #0
 800628a:	dbe1      	blt.n	8006250 <_swilseek+0x16>
 800628c:	606c      	str	r4, [r5, #4]
 800628e:	e7e1      	b.n	8006254 <_swilseek+0x1a>
 8006290:	2e02      	cmp	r6, #2
 8006292:	6803      	ldr	r3, [r0, #0]
 8006294:	d1ec      	bne.n	8006270 <_swilseek+0x36>
 8006296:	260c      	movs	r6, #12
 8006298:	466f      	mov	r7, sp
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	4630      	mov	r0, r6
 800629e:	4639      	mov	r1, r7
 80062a0:	beab      	bkpt	0x00ab
 80062a2:	4606      	mov	r6, r0
 80062a4:	4630      	mov	r0, r6
 80062a6:	f7ff ff99 	bl	80061dc <checkerror>
 80062aa:	1c43      	adds	r3, r0, #1
 80062ac:	d0d0      	beq.n	8006250 <_swilseek+0x16>
 80062ae:	4404      	add	r4, r0
 80062b0:	e7de      	b.n	8006270 <_swilseek+0x36>

080062b2 <_lseek>:
 80062b2:	f7ff bfc2 	b.w	800623a <_swilseek>

080062b6 <_swiwrite>:
 80062b6:	b530      	push	{r4, r5, lr}
 80062b8:	b085      	sub	sp, #20
 80062ba:	2405      	movs	r4, #5
 80062bc:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80062c0:	9203      	str	r2, [sp, #12]
 80062c2:	ad01      	add	r5, sp, #4
 80062c4:	4620      	mov	r0, r4
 80062c6:	4629      	mov	r1, r5
 80062c8:	beab      	bkpt	0x00ab
 80062ca:	4604      	mov	r4, r0
 80062cc:	4620      	mov	r0, r4
 80062ce:	f7ff ff85 	bl	80061dc <checkerror>
 80062d2:	b005      	add	sp, #20
 80062d4:	bd30      	pop	{r4, r5, pc}

080062d6 <_write>:
 80062d6:	b570      	push	{r4, r5, r6, lr}
 80062d8:	460e      	mov	r6, r1
 80062da:	4615      	mov	r5, r2
 80062dc:	f7ff ff56 	bl	800618c <findslot>
 80062e0:	4604      	mov	r4, r0
 80062e2:	b930      	cbnz	r0, 80062f2 <_write+0x1c>
 80062e4:	f001 f992 	bl	800760c <__errno>
 80062e8:	2309      	movs	r3, #9
 80062ea:	6003      	str	r3, [r0, #0]
 80062ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062f0:	bd70      	pop	{r4, r5, r6, pc}
 80062f2:	462a      	mov	r2, r5
 80062f4:	4631      	mov	r1, r6
 80062f6:	6800      	ldr	r0, [r0, #0]
 80062f8:	f7ff ffdd 	bl	80062b6 <_swiwrite>
 80062fc:	1e03      	subs	r3, r0, #0
 80062fe:	dbf5      	blt.n	80062ec <_write+0x16>
 8006300:	6862      	ldr	r2, [r4, #4]
 8006302:	1ae8      	subs	r0, r5, r3
 8006304:	4402      	add	r2, r0
 8006306:	42ab      	cmp	r3, r5
 8006308:	6062      	str	r2, [r4, #4]
 800630a:	d1f1      	bne.n	80062f0 <_write+0x1a>
 800630c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006310:	2000      	movs	r0, #0
 8006312:	f7ff bf55 	b.w	80061c0 <error>

08006316 <_swiclose>:
 8006316:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006318:	2402      	movs	r4, #2
 800631a:	9001      	str	r0, [sp, #4]
 800631c:	ad01      	add	r5, sp, #4
 800631e:	4620      	mov	r0, r4
 8006320:	4629      	mov	r1, r5
 8006322:	beab      	bkpt	0x00ab
 8006324:	4604      	mov	r4, r0
 8006326:	4620      	mov	r0, r4
 8006328:	f7ff ff58 	bl	80061dc <checkerror>
 800632c:	b003      	add	sp, #12
 800632e:	bd30      	pop	{r4, r5, pc}

08006330 <_close>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	4605      	mov	r5, r0
 8006334:	f7ff ff2a 	bl	800618c <findslot>
 8006338:	4604      	mov	r4, r0
 800633a:	b930      	cbnz	r0, 800634a <_close+0x1a>
 800633c:	f001 f966 	bl	800760c <__errno>
 8006340:	2309      	movs	r3, #9
 8006342:	6003      	str	r3, [r0, #0]
 8006344:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006348:	bd38      	pop	{r3, r4, r5, pc}
 800634a:	3d01      	subs	r5, #1
 800634c:	2d01      	cmp	r5, #1
 800634e:	d809      	bhi.n	8006364 <_close+0x34>
 8006350:	4b07      	ldr	r3, [pc, #28]	@ (8006370 <_close+0x40>)
 8006352:	689a      	ldr	r2, [r3, #8]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	429a      	cmp	r2, r3
 8006358:	d104      	bne.n	8006364 <_close+0x34>
 800635a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800635e:	2000      	movs	r0, #0
 8006360:	6023      	str	r3, [r4, #0]
 8006362:	e7f1      	b.n	8006348 <_close+0x18>
 8006364:	6820      	ldr	r0, [r4, #0]
 8006366:	f7ff ffd6 	bl	8006316 <_swiclose>
 800636a:	2800      	cmp	r0, #0
 800636c:	d0f5      	beq.n	800635a <_close+0x2a>
 800636e:	e7eb      	b.n	8006348 <_close+0x18>
 8006370:	20000420 	.word	0x20000420

08006374 <_getpid>:
 8006374:	2001      	movs	r0, #1
 8006376:	4770      	bx	lr

08006378 <_swistat>:
 8006378:	b570      	push	{r4, r5, r6, lr}
 800637a:	460c      	mov	r4, r1
 800637c:	f7ff ff06 	bl	800618c <findslot>
 8006380:	4605      	mov	r5, r0
 8006382:	b930      	cbnz	r0, 8006392 <_swistat+0x1a>
 8006384:	f001 f942 	bl	800760c <__errno>
 8006388:	2309      	movs	r3, #9
 800638a:	6003      	str	r3, [r0, #0]
 800638c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006390:	bd70      	pop	{r4, r5, r6, pc}
 8006392:	6863      	ldr	r3, [r4, #4]
 8006394:	260c      	movs	r6, #12
 8006396:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800639a:	6063      	str	r3, [r4, #4]
 800639c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80063a0:	64a3      	str	r3, [r4, #72]	@ 0x48
 80063a2:	4630      	mov	r0, r6
 80063a4:	4629      	mov	r1, r5
 80063a6:	beab      	bkpt	0x00ab
 80063a8:	4605      	mov	r5, r0
 80063aa:	4628      	mov	r0, r5
 80063ac:	f7ff ff16 	bl	80061dc <checkerror>
 80063b0:	1c43      	adds	r3, r0, #1
 80063b2:	d0eb      	beq.n	800638c <_swistat+0x14>
 80063b4:	6120      	str	r0, [r4, #16]
 80063b6:	2000      	movs	r0, #0
 80063b8:	e7ea      	b.n	8006390 <_swistat+0x18>

080063ba <_fstat>:
 80063ba:	460b      	mov	r3, r1
 80063bc:	b510      	push	{r4, lr}
 80063be:	2100      	movs	r1, #0
 80063c0:	4604      	mov	r4, r0
 80063c2:	2258      	movs	r2, #88	@ 0x58
 80063c4:	4618      	mov	r0, r3
 80063c6:	f001 f8cf 	bl	8007568 <memset>
 80063ca:	4601      	mov	r1, r0
 80063cc:	4620      	mov	r0, r4
 80063ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063d2:	f7ff bfd1 	b.w	8006378 <_swistat>

080063d6 <_stat>:
 80063d6:	b538      	push	{r3, r4, r5, lr}
 80063d8:	460d      	mov	r5, r1
 80063da:	4604      	mov	r4, r0
 80063dc:	2258      	movs	r2, #88	@ 0x58
 80063de:	2100      	movs	r1, #0
 80063e0:	4628      	mov	r0, r5
 80063e2:	f001 f8c1 	bl	8007568 <memset>
 80063e6:	4620      	mov	r0, r4
 80063e8:	2100      	movs	r1, #0
 80063ea:	f000 f811 	bl	8006410 <_swiopen>
 80063ee:	1c43      	adds	r3, r0, #1
 80063f0:	4604      	mov	r4, r0
 80063f2:	d00b      	beq.n	800640c <_stat+0x36>
 80063f4:	686b      	ldr	r3, [r5, #4]
 80063f6:	4629      	mov	r1, r5
 80063f8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80063fc:	606b      	str	r3, [r5, #4]
 80063fe:	f7ff ffbb 	bl	8006378 <_swistat>
 8006402:	4605      	mov	r5, r0
 8006404:	4620      	mov	r0, r4
 8006406:	f7ff ff93 	bl	8006330 <_close>
 800640a:	462c      	mov	r4, r5
 800640c:	4620      	mov	r0, r4
 800640e:	bd38      	pop	{r3, r4, r5, pc}

08006410 <_swiopen>:
 8006410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006414:	4682      	mov	sl, r0
 8006416:	460e      	mov	r6, r1
 8006418:	2400      	movs	r4, #0
 800641a:	4f28      	ldr	r7, [pc, #160]	@ (80064bc <_swiopen+0xac>)
 800641c:	b096      	sub	sp, #88	@ 0x58
 800641e:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 8006422:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8006426:	3301      	adds	r3, #1
 8006428:	d00c      	beq.n	8006444 <_swiopen+0x34>
 800642a:	3401      	adds	r4, #1
 800642c:	2c14      	cmp	r4, #20
 800642e:	d1f6      	bne.n	800641e <_swiopen+0xe>
 8006430:	f001 f8ec 	bl	800760c <__errno>
 8006434:	2318      	movs	r3, #24
 8006436:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800643a:	6003      	str	r3, [r0, #0]
 800643c:	4620      	mov	r0, r4
 800643e:	b016      	add	sp, #88	@ 0x58
 8006440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006444:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8006448:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800644c:	46e9      	mov	r9, sp
 800644e:	d109      	bne.n	8006464 <_swiopen+0x54>
 8006450:	4649      	mov	r1, r9
 8006452:	4650      	mov	r0, sl
 8006454:	f7ff ffbf 	bl	80063d6 <_stat>
 8006458:	3001      	adds	r0, #1
 800645a:	d003      	beq.n	8006464 <_swiopen+0x54>
 800645c:	f001 f8d6 	bl	800760c <__errno>
 8006460:	2311      	movs	r3, #17
 8006462:	e7e8      	b.n	8006436 <_swiopen+0x26>
 8006464:	f240 6301 	movw	r3, #1537	@ 0x601
 8006468:	f3c6 4500 	ubfx	r5, r6, #16, #1
 800646c:	07b2      	lsls	r2, r6, #30
 800646e:	bf48      	it	mi
 8006470:	f045 0502 	orrmi.w	r5, r5, #2
 8006474:	421e      	tst	r6, r3
 8006476:	bf18      	it	ne
 8006478:	f045 0504 	orrne.w	r5, r5, #4
 800647c:	0733      	lsls	r3, r6, #28
 800647e:	bf48      	it	mi
 8006480:	f025 0504 	bicmi.w	r5, r5, #4
 8006484:	4650      	mov	r0, sl
 8006486:	bf48      	it	mi
 8006488:	f045 0508 	orrmi.w	r5, r5, #8
 800648c:	f8cd a000 	str.w	sl, [sp]
 8006490:	f7f9 fe5e 	bl	8000150 <strlen>
 8006494:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8006498:	2501      	movs	r5, #1
 800649a:	4628      	mov	r0, r5
 800649c:	4649      	mov	r1, r9
 800649e:	beab      	bkpt	0x00ab
 80064a0:	4605      	mov	r5, r0
 80064a2:	2d00      	cmp	r5, #0
 80064a4:	db05      	blt.n	80064b2 <_swiopen+0xa2>
 80064a6:	2300      	movs	r3, #0
 80064a8:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 80064ac:	4447      	add	r7, r8
 80064ae:	607b      	str	r3, [r7, #4]
 80064b0:	e7c4      	b.n	800643c <_swiopen+0x2c>
 80064b2:	4628      	mov	r0, r5
 80064b4:	f7ff fe84 	bl	80061c0 <error>
 80064b8:	4604      	mov	r4, r0
 80064ba:	e7bf      	b.n	800643c <_swiopen+0x2c>
 80064bc:	20000420 	.word	0x20000420

080064c0 <_get_semihosting_exts>:
 80064c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80064c4:	4606      	mov	r6, r0
 80064c6:	460f      	mov	r7, r1
 80064c8:	4829      	ldr	r0, [pc, #164]	@ (8006570 <_get_semihosting_exts+0xb0>)
 80064ca:	2100      	movs	r1, #0
 80064cc:	4615      	mov	r5, r2
 80064ce:	f7ff ff9f 	bl	8006410 <_swiopen>
 80064d2:	4604      	mov	r4, r0
 80064d4:	462a      	mov	r2, r5
 80064d6:	2100      	movs	r1, #0
 80064d8:	4630      	mov	r0, r6
 80064da:	f001 f845 	bl	8007568 <memset>
 80064de:	1c63      	adds	r3, r4, #1
 80064e0:	d014      	beq.n	800650c <_get_semihosting_exts+0x4c>
 80064e2:	4620      	mov	r0, r4
 80064e4:	f7ff fe52 	bl	800618c <findslot>
 80064e8:	f04f 080c 	mov.w	r8, #12
 80064ec:	4681      	mov	r9, r0
 80064ee:	4640      	mov	r0, r8
 80064f0:	4649      	mov	r1, r9
 80064f2:	beab      	bkpt	0x00ab
 80064f4:	4680      	mov	r8, r0
 80064f6:	4640      	mov	r0, r8
 80064f8:	f7ff fe70 	bl	80061dc <checkerror>
 80064fc:	2803      	cmp	r0, #3
 80064fe:	dd02      	ble.n	8006506 <_get_semihosting_exts+0x46>
 8006500:	1ec3      	subs	r3, r0, #3
 8006502:	42ab      	cmp	r3, r5
 8006504:	dc07      	bgt.n	8006516 <_get_semihosting_exts+0x56>
 8006506:	4620      	mov	r0, r4
 8006508:	f7ff ff12 	bl	8006330 <_close>
 800650c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006510:	b003      	add	sp, #12
 8006512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006516:	2204      	movs	r2, #4
 8006518:	4620      	mov	r0, r4
 800651a:	eb0d 0102 	add.w	r1, sp, r2
 800651e:	f7ff fe72 	bl	8006206 <_read>
 8006522:	2803      	cmp	r0, #3
 8006524:	ddef      	ble.n	8006506 <_get_semihosting_exts+0x46>
 8006526:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800652a:	2b53      	cmp	r3, #83	@ 0x53
 800652c:	d1eb      	bne.n	8006506 <_get_semihosting_exts+0x46>
 800652e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8006532:	2b48      	cmp	r3, #72	@ 0x48
 8006534:	d1e7      	bne.n	8006506 <_get_semihosting_exts+0x46>
 8006536:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800653a:	2b46      	cmp	r3, #70	@ 0x46
 800653c:	d1e3      	bne.n	8006506 <_get_semihosting_exts+0x46>
 800653e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006542:	2b42      	cmp	r3, #66	@ 0x42
 8006544:	d1df      	bne.n	8006506 <_get_semihosting_exts+0x46>
 8006546:	2201      	movs	r2, #1
 8006548:	4639      	mov	r1, r7
 800654a:	4620      	mov	r0, r4
 800654c:	f7ff fe75 	bl	800623a <_swilseek>
 8006550:	2800      	cmp	r0, #0
 8006552:	dbd8      	blt.n	8006506 <_get_semihosting_exts+0x46>
 8006554:	462a      	mov	r2, r5
 8006556:	4631      	mov	r1, r6
 8006558:	4620      	mov	r0, r4
 800655a:	f7ff fe54 	bl	8006206 <_read>
 800655e:	4605      	mov	r5, r0
 8006560:	4620      	mov	r0, r4
 8006562:	f7ff fee5 	bl	8006330 <_close>
 8006566:	4628      	mov	r0, r5
 8006568:	f7ff fe38 	bl	80061dc <checkerror>
 800656c:	e7d0      	b.n	8006510 <_get_semihosting_exts+0x50>
 800656e:	bf00      	nop
 8006570:	08009de8 	.word	0x08009de8

08006574 <initialise_semihosting_exts>:
 8006574:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006576:	2100      	movs	r1, #0
 8006578:	2201      	movs	r2, #1
 800657a:	4d09      	ldr	r5, [pc, #36]	@ (80065a0 <initialise_semihosting_exts+0x2c>)
 800657c:	4c09      	ldr	r4, [pc, #36]	@ (80065a4 <initialise_semihosting_exts+0x30>)
 800657e:	a801      	add	r0, sp, #4
 8006580:	6029      	str	r1, [r5, #0]
 8006582:	6022      	str	r2, [r4, #0]
 8006584:	f7ff ff9c 	bl	80064c0 <_get_semihosting_exts>
 8006588:	2800      	cmp	r0, #0
 800658a:	dd07      	ble.n	800659c <initialise_semihosting_exts+0x28>
 800658c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006590:	f003 0201 	and.w	r2, r3, #1
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	602a      	str	r2, [r5, #0]
 800659a:	6023      	str	r3, [r4, #0]
 800659c:	b003      	add	sp, #12
 800659e:	bd30      	pop	{r4, r5, pc}
 80065a0:	20000034 	.word	0x20000034
 80065a4:	20000030 	.word	0x20000030

080065a8 <_has_ext_stdout_stderr>:
 80065a8:	b510      	push	{r4, lr}
 80065aa:	4c04      	ldr	r4, [pc, #16]	@ (80065bc <_has_ext_stdout_stderr+0x14>)
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	da01      	bge.n	80065b6 <_has_ext_stdout_stderr+0xe>
 80065b2:	f7ff ffdf 	bl	8006574 <initialise_semihosting_exts>
 80065b6:	6820      	ldr	r0, [r4, #0]
 80065b8:	bd10      	pop	{r4, pc}
 80065ba:	bf00      	nop
 80065bc:	20000030 	.word	0x20000030

080065c0 <initialise_monitor_handles>:
 80065c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c4:	2303      	movs	r3, #3
 80065c6:	2400      	movs	r4, #0
 80065c8:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 800666c <initialise_monitor_handles+0xac>
 80065cc:	b085      	sub	sp, #20
 80065ce:	f8cd 9004 	str.w	r9, [sp, #4]
 80065d2:	af01      	add	r7, sp, #4
 80065d4:	9303      	str	r3, [sp, #12]
 80065d6:	2501      	movs	r5, #1
 80065d8:	9402      	str	r4, [sp, #8]
 80065da:	4628      	mov	r0, r5
 80065dc:	4639      	mov	r1, r7
 80065de:	beab      	bkpt	0x00ab
 80065e0:	4605      	mov	r5, r0
 80065e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80065e6:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8006670 <initialise_monitor_handles+0xb0>
 80065ea:	4623      	mov	r3, r4
 80065ec:	4c21      	ldr	r4, [pc, #132]	@ (8006674 <initialise_monitor_handles+0xb4>)
 80065ee:	f8c8 5000 	str.w	r5, [r8]
 80065f2:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80065f6:	3301      	adds	r3, #1
 80065f8:	2b14      	cmp	r3, #20
 80065fa:	d1fa      	bne.n	80065f2 <initialise_monitor_handles+0x32>
 80065fc:	f7ff ffd4 	bl	80065a8 <_has_ext_stdout_stderr>
 8006600:	4d1d      	ldr	r5, [pc, #116]	@ (8006678 <initialise_monitor_handles+0xb8>)
 8006602:	b1d0      	cbz	r0, 800663a <initialise_monitor_handles+0x7a>
 8006604:	f04f 0a03 	mov.w	sl, #3
 8006608:	2304      	movs	r3, #4
 800660a:	f8cd 9004 	str.w	r9, [sp, #4]
 800660e:	2601      	movs	r6, #1
 8006610:	f8cd a00c 	str.w	sl, [sp, #12]
 8006614:	9302      	str	r3, [sp, #8]
 8006616:	4630      	mov	r0, r6
 8006618:	4639      	mov	r1, r7
 800661a:	beab      	bkpt	0x00ab
 800661c:	4683      	mov	fp, r0
 800661e:	4b17      	ldr	r3, [pc, #92]	@ (800667c <initialise_monitor_handles+0xbc>)
 8006620:	f8cd 9004 	str.w	r9, [sp, #4]
 8006624:	f8c3 b000 	str.w	fp, [r3]
 8006628:	2308      	movs	r3, #8
 800662a:	f8cd a00c 	str.w	sl, [sp, #12]
 800662e:	9302      	str	r3, [sp, #8]
 8006630:	4630      	mov	r0, r6
 8006632:	4639      	mov	r1, r7
 8006634:	beab      	bkpt	0x00ab
 8006636:	4606      	mov	r6, r0
 8006638:	602e      	str	r6, [r5, #0]
 800663a:	2600      	movs	r6, #0
 800663c:	682b      	ldr	r3, [r5, #0]
 800663e:	6066      	str	r6, [r4, #4]
 8006640:	3301      	adds	r3, #1
 8006642:	bf02      	ittt	eq
 8006644:	4b0d      	ldreq	r3, [pc, #52]	@ (800667c <initialise_monitor_handles+0xbc>)
 8006646:	681b      	ldreq	r3, [r3, #0]
 8006648:	602b      	streq	r3, [r5, #0]
 800664a:	f8d8 3000 	ldr.w	r3, [r8]
 800664e:	6023      	str	r3, [r4, #0]
 8006650:	f7ff ffaa 	bl	80065a8 <_has_ext_stdout_stderr>
 8006654:	b130      	cbz	r0, 8006664 <initialise_monitor_handles+0xa4>
 8006656:	4b09      	ldr	r3, [pc, #36]	@ (800667c <initialise_monitor_handles+0xbc>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	e9c4 3602 	strd	r3, r6, [r4, #8]
 800665e:	682b      	ldr	r3, [r5, #0]
 8006660:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006664:	b005      	add	sp, #20
 8006666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800666a:	bf00      	nop
 800666c:	08009dfe 	.word	0x08009dfe
 8006670:	2000041c 	.word	0x2000041c
 8006674:	20000420 	.word	0x20000420
 8006678:	20000414 	.word	0x20000414
 800667c:	20000418 	.word	0x20000418

08006680 <_isatty>:
 8006680:	b570      	push	{r4, r5, r6, lr}
 8006682:	f7ff fd83 	bl	800618c <findslot>
 8006686:	2409      	movs	r4, #9
 8006688:	4605      	mov	r5, r0
 800668a:	b920      	cbnz	r0, 8006696 <_isatty+0x16>
 800668c:	f000 ffbe 	bl	800760c <__errno>
 8006690:	6004      	str	r4, [r0, #0]
 8006692:	2000      	movs	r0, #0
 8006694:	bd70      	pop	{r4, r5, r6, pc}
 8006696:	4620      	mov	r0, r4
 8006698:	4629      	mov	r1, r5
 800669a:	beab      	bkpt	0x00ab
 800669c:	4604      	mov	r4, r0
 800669e:	2c01      	cmp	r4, #1
 80066a0:	4620      	mov	r0, r4
 80066a2:	d0f7      	beq.n	8006694 <_isatty+0x14>
 80066a4:	f000 ffb2 	bl	800760c <__errno>
 80066a8:	2513      	movs	r5, #19
 80066aa:	4604      	mov	r4, r0
 80066ac:	2600      	movs	r6, #0
 80066ae:	4628      	mov	r0, r5
 80066b0:	4631      	mov	r1, r6
 80066b2:	beab      	bkpt	0x00ab
 80066b4:	4605      	mov	r5, r0
 80066b6:	6025      	str	r5, [r4, #0]
 80066b8:	e7eb      	b.n	8006692 <_isatty+0x12>

080066ba <__cvt>:
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066c0:	461d      	mov	r5, r3
 80066c2:	bfbb      	ittet	lt
 80066c4:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80066c8:	461d      	movlt	r5, r3
 80066ca:	2300      	movge	r3, #0
 80066cc:	232d      	movlt	r3, #45	@ 0x2d
 80066ce:	b088      	sub	sp, #32
 80066d0:	4614      	mov	r4, r2
 80066d2:	bfb8      	it	lt
 80066d4:	4614      	movlt	r4, r2
 80066d6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80066d8:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80066da:	7013      	strb	r3, [r2, #0]
 80066dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066de:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80066e2:	f023 0820 	bic.w	r8, r3, #32
 80066e6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80066ea:	d005      	beq.n	80066f8 <__cvt+0x3e>
 80066ec:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80066f0:	d100      	bne.n	80066f4 <__cvt+0x3a>
 80066f2:	3601      	adds	r6, #1
 80066f4:	2302      	movs	r3, #2
 80066f6:	e000      	b.n	80066fa <__cvt+0x40>
 80066f8:	2303      	movs	r3, #3
 80066fa:	aa07      	add	r2, sp, #28
 80066fc:	9204      	str	r2, [sp, #16]
 80066fe:	aa06      	add	r2, sp, #24
 8006700:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006704:	e9cd 3600 	strd	r3, r6, [sp]
 8006708:	4622      	mov	r2, r4
 800670a:	462b      	mov	r3, r5
 800670c:	f001 f844 	bl	8007798 <_dtoa_r>
 8006710:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006714:	4607      	mov	r7, r0
 8006716:	d119      	bne.n	800674c <__cvt+0x92>
 8006718:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800671a:	07db      	lsls	r3, r3, #31
 800671c:	d50e      	bpl.n	800673c <__cvt+0x82>
 800671e:	eb00 0906 	add.w	r9, r0, r6
 8006722:	2200      	movs	r2, #0
 8006724:	2300      	movs	r3, #0
 8006726:	4620      	mov	r0, r4
 8006728:	4629      	mov	r1, r5
 800672a:	f7fa f93d 	bl	80009a8 <__aeabi_dcmpeq>
 800672e:	b108      	cbz	r0, 8006734 <__cvt+0x7a>
 8006730:	f8cd 901c 	str.w	r9, [sp, #28]
 8006734:	2230      	movs	r2, #48	@ 0x30
 8006736:	9b07      	ldr	r3, [sp, #28]
 8006738:	454b      	cmp	r3, r9
 800673a:	d31e      	bcc.n	800677a <__cvt+0xc0>
 800673c:	4638      	mov	r0, r7
 800673e:	9b07      	ldr	r3, [sp, #28]
 8006740:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006742:	1bdb      	subs	r3, r3, r7
 8006744:	6013      	str	r3, [r2, #0]
 8006746:	b008      	add	sp, #32
 8006748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800674c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006750:	eb00 0906 	add.w	r9, r0, r6
 8006754:	d1e5      	bne.n	8006722 <__cvt+0x68>
 8006756:	7803      	ldrb	r3, [r0, #0]
 8006758:	2b30      	cmp	r3, #48	@ 0x30
 800675a:	d10a      	bne.n	8006772 <__cvt+0xb8>
 800675c:	2200      	movs	r2, #0
 800675e:	2300      	movs	r3, #0
 8006760:	4620      	mov	r0, r4
 8006762:	4629      	mov	r1, r5
 8006764:	f7fa f920 	bl	80009a8 <__aeabi_dcmpeq>
 8006768:	b918      	cbnz	r0, 8006772 <__cvt+0xb8>
 800676a:	f1c6 0601 	rsb	r6, r6, #1
 800676e:	f8ca 6000 	str.w	r6, [sl]
 8006772:	f8da 3000 	ldr.w	r3, [sl]
 8006776:	4499      	add	r9, r3
 8006778:	e7d3      	b.n	8006722 <__cvt+0x68>
 800677a:	1c59      	adds	r1, r3, #1
 800677c:	9107      	str	r1, [sp, #28]
 800677e:	701a      	strb	r2, [r3, #0]
 8006780:	e7d9      	b.n	8006736 <__cvt+0x7c>

08006782 <__exponent>:
 8006782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006784:	2900      	cmp	r1, #0
 8006786:	bfb6      	itet	lt
 8006788:	232d      	movlt	r3, #45	@ 0x2d
 800678a:	232b      	movge	r3, #43	@ 0x2b
 800678c:	4249      	neglt	r1, r1
 800678e:	2909      	cmp	r1, #9
 8006790:	7002      	strb	r2, [r0, #0]
 8006792:	7043      	strb	r3, [r0, #1]
 8006794:	dd29      	ble.n	80067ea <__exponent+0x68>
 8006796:	f10d 0307 	add.w	r3, sp, #7
 800679a:	461d      	mov	r5, r3
 800679c:	270a      	movs	r7, #10
 800679e:	fbb1 f6f7 	udiv	r6, r1, r7
 80067a2:	461a      	mov	r2, r3
 80067a4:	fb07 1416 	mls	r4, r7, r6, r1
 80067a8:	3430      	adds	r4, #48	@ 0x30
 80067aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80067ae:	460c      	mov	r4, r1
 80067b0:	2c63      	cmp	r4, #99	@ 0x63
 80067b2:	4631      	mov	r1, r6
 80067b4:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80067b8:	dcf1      	bgt.n	800679e <__exponent+0x1c>
 80067ba:	3130      	adds	r1, #48	@ 0x30
 80067bc:	1e94      	subs	r4, r2, #2
 80067be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80067c2:	4623      	mov	r3, r4
 80067c4:	1c41      	adds	r1, r0, #1
 80067c6:	42ab      	cmp	r3, r5
 80067c8:	d30a      	bcc.n	80067e0 <__exponent+0x5e>
 80067ca:	f10d 0309 	add.w	r3, sp, #9
 80067ce:	1a9b      	subs	r3, r3, r2
 80067d0:	42ac      	cmp	r4, r5
 80067d2:	bf88      	it	hi
 80067d4:	2300      	movhi	r3, #0
 80067d6:	3302      	adds	r3, #2
 80067d8:	4403      	add	r3, r0
 80067da:	1a18      	subs	r0, r3, r0
 80067dc:	b003      	add	sp, #12
 80067de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80067e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80067e8:	e7ed      	b.n	80067c6 <__exponent+0x44>
 80067ea:	2330      	movs	r3, #48	@ 0x30
 80067ec:	3130      	adds	r1, #48	@ 0x30
 80067ee:	7083      	strb	r3, [r0, #2]
 80067f0:	70c1      	strb	r1, [r0, #3]
 80067f2:	1d03      	adds	r3, r0, #4
 80067f4:	e7f1      	b.n	80067da <__exponent+0x58>
	...

080067f8 <_printf_float>:
 80067f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067fc:	b091      	sub	sp, #68	@ 0x44
 80067fe:	460c      	mov	r4, r1
 8006800:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006804:	4616      	mov	r6, r2
 8006806:	461f      	mov	r7, r3
 8006808:	4605      	mov	r5, r0
 800680a:	f000 feb5 	bl	8007578 <_localeconv_r>
 800680e:	6803      	ldr	r3, [r0, #0]
 8006810:	4618      	mov	r0, r3
 8006812:	9308      	str	r3, [sp, #32]
 8006814:	f7f9 fc9c 	bl	8000150 <strlen>
 8006818:	2300      	movs	r3, #0
 800681a:	930e      	str	r3, [sp, #56]	@ 0x38
 800681c:	f8d8 3000 	ldr.w	r3, [r8]
 8006820:	9009      	str	r0, [sp, #36]	@ 0x24
 8006822:	3307      	adds	r3, #7
 8006824:	f023 0307 	bic.w	r3, r3, #7
 8006828:	f103 0208 	add.w	r2, r3, #8
 800682c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006830:	f8d4 b000 	ldr.w	fp, [r4]
 8006834:	f8c8 2000 	str.w	r2, [r8]
 8006838:	e9d3 8900 	ldrd	r8, r9, [r3]
 800683c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006840:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006842:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006846:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800684a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800684e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006852:	4b9c      	ldr	r3, [pc, #624]	@ (8006ac4 <_printf_float+0x2cc>)
 8006854:	f7fa f8da 	bl	8000a0c <__aeabi_dcmpun>
 8006858:	bb70      	cbnz	r0, 80068b8 <_printf_float+0xc0>
 800685a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800685e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006862:	4b98      	ldr	r3, [pc, #608]	@ (8006ac4 <_printf_float+0x2cc>)
 8006864:	f7fa f8b4 	bl	80009d0 <__aeabi_dcmple>
 8006868:	bb30      	cbnz	r0, 80068b8 <_printf_float+0xc0>
 800686a:	2200      	movs	r2, #0
 800686c:	2300      	movs	r3, #0
 800686e:	4640      	mov	r0, r8
 8006870:	4649      	mov	r1, r9
 8006872:	f7fa f8a3 	bl	80009bc <__aeabi_dcmplt>
 8006876:	b110      	cbz	r0, 800687e <_printf_float+0x86>
 8006878:	232d      	movs	r3, #45	@ 0x2d
 800687a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800687e:	4a92      	ldr	r2, [pc, #584]	@ (8006ac8 <_printf_float+0x2d0>)
 8006880:	4b92      	ldr	r3, [pc, #584]	@ (8006acc <_printf_float+0x2d4>)
 8006882:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006886:	bf94      	ite	ls
 8006888:	4690      	movls	r8, r2
 800688a:	4698      	movhi	r8, r3
 800688c:	2303      	movs	r3, #3
 800688e:	f04f 0900 	mov.w	r9, #0
 8006892:	6123      	str	r3, [r4, #16]
 8006894:	f02b 0304 	bic.w	r3, fp, #4
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	4633      	mov	r3, r6
 800689c:	4621      	mov	r1, r4
 800689e:	4628      	mov	r0, r5
 80068a0:	9700      	str	r7, [sp, #0]
 80068a2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80068a4:	f000 f9d4 	bl	8006c50 <_printf_common>
 80068a8:	3001      	adds	r0, #1
 80068aa:	f040 8090 	bne.w	80069ce <_printf_float+0x1d6>
 80068ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068b2:	b011      	add	sp, #68	@ 0x44
 80068b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b8:	4642      	mov	r2, r8
 80068ba:	464b      	mov	r3, r9
 80068bc:	4640      	mov	r0, r8
 80068be:	4649      	mov	r1, r9
 80068c0:	f7fa f8a4 	bl	8000a0c <__aeabi_dcmpun>
 80068c4:	b148      	cbz	r0, 80068da <_printf_float+0xe2>
 80068c6:	464b      	mov	r3, r9
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	bfb8      	it	lt
 80068cc:	232d      	movlt	r3, #45	@ 0x2d
 80068ce:	4a80      	ldr	r2, [pc, #512]	@ (8006ad0 <_printf_float+0x2d8>)
 80068d0:	bfb8      	it	lt
 80068d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80068d6:	4b7f      	ldr	r3, [pc, #508]	@ (8006ad4 <_printf_float+0x2dc>)
 80068d8:	e7d3      	b.n	8006882 <_printf_float+0x8a>
 80068da:	6863      	ldr	r3, [r4, #4]
 80068dc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80068e0:	1c5a      	adds	r2, r3, #1
 80068e2:	d13f      	bne.n	8006964 <_printf_float+0x16c>
 80068e4:	2306      	movs	r3, #6
 80068e6:	6063      	str	r3, [r4, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80068ee:	6023      	str	r3, [r4, #0]
 80068f0:	9206      	str	r2, [sp, #24]
 80068f2:	aa0e      	add	r2, sp, #56	@ 0x38
 80068f4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80068f8:	aa0d      	add	r2, sp, #52	@ 0x34
 80068fa:	9203      	str	r2, [sp, #12]
 80068fc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006900:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006904:	6863      	ldr	r3, [r4, #4]
 8006906:	4642      	mov	r2, r8
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	4628      	mov	r0, r5
 800690c:	464b      	mov	r3, r9
 800690e:	910a      	str	r1, [sp, #40]	@ 0x28
 8006910:	f7ff fed3 	bl	80066ba <__cvt>
 8006914:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006916:	4680      	mov	r8, r0
 8006918:	2947      	cmp	r1, #71	@ 0x47
 800691a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800691c:	d128      	bne.n	8006970 <_printf_float+0x178>
 800691e:	1cc8      	adds	r0, r1, #3
 8006920:	db02      	blt.n	8006928 <_printf_float+0x130>
 8006922:	6863      	ldr	r3, [r4, #4]
 8006924:	4299      	cmp	r1, r3
 8006926:	dd40      	ble.n	80069aa <_printf_float+0x1b2>
 8006928:	f1aa 0a02 	sub.w	sl, sl, #2
 800692c:	fa5f fa8a 	uxtb.w	sl, sl
 8006930:	4652      	mov	r2, sl
 8006932:	3901      	subs	r1, #1
 8006934:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006938:	910d      	str	r1, [sp, #52]	@ 0x34
 800693a:	f7ff ff22 	bl	8006782 <__exponent>
 800693e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006940:	4681      	mov	r9, r0
 8006942:	1813      	adds	r3, r2, r0
 8006944:	2a01      	cmp	r2, #1
 8006946:	6123      	str	r3, [r4, #16]
 8006948:	dc02      	bgt.n	8006950 <_printf_float+0x158>
 800694a:	6822      	ldr	r2, [r4, #0]
 800694c:	07d2      	lsls	r2, r2, #31
 800694e:	d501      	bpl.n	8006954 <_printf_float+0x15c>
 8006950:	3301      	adds	r3, #1
 8006952:	6123      	str	r3, [r4, #16]
 8006954:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006958:	2b00      	cmp	r3, #0
 800695a:	d09e      	beq.n	800689a <_printf_float+0xa2>
 800695c:	232d      	movs	r3, #45	@ 0x2d
 800695e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006962:	e79a      	b.n	800689a <_printf_float+0xa2>
 8006964:	2947      	cmp	r1, #71	@ 0x47
 8006966:	d1bf      	bne.n	80068e8 <_printf_float+0xf0>
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1bd      	bne.n	80068e8 <_printf_float+0xf0>
 800696c:	2301      	movs	r3, #1
 800696e:	e7ba      	b.n	80068e6 <_printf_float+0xee>
 8006970:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006974:	d9dc      	bls.n	8006930 <_printf_float+0x138>
 8006976:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800697a:	d118      	bne.n	80069ae <_printf_float+0x1b6>
 800697c:	2900      	cmp	r1, #0
 800697e:	6863      	ldr	r3, [r4, #4]
 8006980:	dd0b      	ble.n	800699a <_printf_float+0x1a2>
 8006982:	6121      	str	r1, [r4, #16]
 8006984:	b913      	cbnz	r3, 800698c <_printf_float+0x194>
 8006986:	6822      	ldr	r2, [r4, #0]
 8006988:	07d0      	lsls	r0, r2, #31
 800698a:	d502      	bpl.n	8006992 <_printf_float+0x19a>
 800698c:	3301      	adds	r3, #1
 800698e:	440b      	add	r3, r1
 8006990:	6123      	str	r3, [r4, #16]
 8006992:	f04f 0900 	mov.w	r9, #0
 8006996:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006998:	e7dc      	b.n	8006954 <_printf_float+0x15c>
 800699a:	b913      	cbnz	r3, 80069a2 <_printf_float+0x1aa>
 800699c:	6822      	ldr	r2, [r4, #0]
 800699e:	07d2      	lsls	r2, r2, #31
 80069a0:	d501      	bpl.n	80069a6 <_printf_float+0x1ae>
 80069a2:	3302      	adds	r3, #2
 80069a4:	e7f4      	b.n	8006990 <_printf_float+0x198>
 80069a6:	2301      	movs	r3, #1
 80069a8:	e7f2      	b.n	8006990 <_printf_float+0x198>
 80069aa:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80069ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069b0:	4299      	cmp	r1, r3
 80069b2:	db05      	blt.n	80069c0 <_printf_float+0x1c8>
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	6121      	str	r1, [r4, #16]
 80069b8:	07d8      	lsls	r0, r3, #31
 80069ba:	d5ea      	bpl.n	8006992 <_printf_float+0x19a>
 80069bc:	1c4b      	adds	r3, r1, #1
 80069be:	e7e7      	b.n	8006990 <_printf_float+0x198>
 80069c0:	2900      	cmp	r1, #0
 80069c2:	bfcc      	ite	gt
 80069c4:	2201      	movgt	r2, #1
 80069c6:	f1c1 0202 	rsble	r2, r1, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	e7e0      	b.n	8006990 <_printf_float+0x198>
 80069ce:	6823      	ldr	r3, [r4, #0]
 80069d0:	055a      	lsls	r2, r3, #21
 80069d2:	d407      	bmi.n	80069e4 <_printf_float+0x1ec>
 80069d4:	6923      	ldr	r3, [r4, #16]
 80069d6:	4642      	mov	r2, r8
 80069d8:	4631      	mov	r1, r6
 80069da:	4628      	mov	r0, r5
 80069dc:	47b8      	blx	r7
 80069de:	3001      	adds	r0, #1
 80069e0:	d12b      	bne.n	8006a3a <_printf_float+0x242>
 80069e2:	e764      	b.n	80068ae <_printf_float+0xb6>
 80069e4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069e8:	f240 80dc 	bls.w	8006ba4 <_printf_float+0x3ac>
 80069ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80069f0:	2200      	movs	r2, #0
 80069f2:	2300      	movs	r3, #0
 80069f4:	f7f9 ffd8 	bl	80009a8 <__aeabi_dcmpeq>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	d033      	beq.n	8006a64 <_printf_float+0x26c>
 80069fc:	2301      	movs	r3, #1
 80069fe:	4631      	mov	r1, r6
 8006a00:	4628      	mov	r0, r5
 8006a02:	4a35      	ldr	r2, [pc, #212]	@ (8006ad8 <_printf_float+0x2e0>)
 8006a04:	47b8      	blx	r7
 8006a06:	3001      	adds	r0, #1
 8006a08:	f43f af51 	beq.w	80068ae <_printf_float+0xb6>
 8006a0c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006a10:	4543      	cmp	r3, r8
 8006a12:	db02      	blt.n	8006a1a <_printf_float+0x222>
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	07d8      	lsls	r0, r3, #31
 8006a18:	d50f      	bpl.n	8006a3a <_printf_float+0x242>
 8006a1a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a1e:	4631      	mov	r1, r6
 8006a20:	4628      	mov	r0, r5
 8006a22:	47b8      	blx	r7
 8006a24:	3001      	adds	r0, #1
 8006a26:	f43f af42 	beq.w	80068ae <_printf_float+0xb6>
 8006a2a:	f04f 0900 	mov.w	r9, #0
 8006a2e:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006a32:	f104 0a1a 	add.w	sl, r4, #26
 8006a36:	45c8      	cmp	r8, r9
 8006a38:	dc09      	bgt.n	8006a4e <_printf_float+0x256>
 8006a3a:	6823      	ldr	r3, [r4, #0]
 8006a3c:	079b      	lsls	r3, r3, #30
 8006a3e:	f100 8102 	bmi.w	8006c46 <_printf_float+0x44e>
 8006a42:	68e0      	ldr	r0, [r4, #12]
 8006a44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a46:	4298      	cmp	r0, r3
 8006a48:	bfb8      	it	lt
 8006a4a:	4618      	movlt	r0, r3
 8006a4c:	e731      	b.n	80068b2 <_printf_float+0xba>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	4652      	mov	r2, sl
 8006a52:	4631      	mov	r1, r6
 8006a54:	4628      	mov	r0, r5
 8006a56:	47b8      	blx	r7
 8006a58:	3001      	adds	r0, #1
 8006a5a:	f43f af28 	beq.w	80068ae <_printf_float+0xb6>
 8006a5e:	f109 0901 	add.w	r9, r9, #1
 8006a62:	e7e8      	b.n	8006a36 <_printf_float+0x23e>
 8006a64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	dc38      	bgt.n	8006adc <_printf_float+0x2e4>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	4631      	mov	r1, r6
 8006a6e:	4628      	mov	r0, r5
 8006a70:	4a19      	ldr	r2, [pc, #100]	@ (8006ad8 <_printf_float+0x2e0>)
 8006a72:	47b8      	blx	r7
 8006a74:	3001      	adds	r0, #1
 8006a76:	f43f af1a 	beq.w	80068ae <_printf_float+0xb6>
 8006a7a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006a7e:	ea59 0303 	orrs.w	r3, r9, r3
 8006a82:	d102      	bne.n	8006a8a <_printf_float+0x292>
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	07d9      	lsls	r1, r3, #31
 8006a88:	d5d7      	bpl.n	8006a3a <_printf_float+0x242>
 8006a8a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a8e:	4631      	mov	r1, r6
 8006a90:	4628      	mov	r0, r5
 8006a92:	47b8      	blx	r7
 8006a94:	3001      	adds	r0, #1
 8006a96:	f43f af0a 	beq.w	80068ae <_printf_float+0xb6>
 8006a9a:	f04f 0a00 	mov.w	sl, #0
 8006a9e:	f104 0b1a 	add.w	fp, r4, #26
 8006aa2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006aa4:	425b      	negs	r3, r3
 8006aa6:	4553      	cmp	r3, sl
 8006aa8:	dc01      	bgt.n	8006aae <_printf_float+0x2b6>
 8006aaa:	464b      	mov	r3, r9
 8006aac:	e793      	b.n	80069d6 <_printf_float+0x1de>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	465a      	mov	r2, fp
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	47b8      	blx	r7
 8006ab8:	3001      	adds	r0, #1
 8006aba:	f43f aef8 	beq.w	80068ae <_printf_float+0xb6>
 8006abe:	f10a 0a01 	add.w	sl, sl, #1
 8006ac2:	e7ee      	b.n	8006aa2 <_printf_float+0x2aa>
 8006ac4:	7fefffff 	.word	0x7fefffff
 8006ac8:	08009e02 	.word	0x08009e02
 8006acc:	08009e06 	.word	0x08009e06
 8006ad0:	08009e0a 	.word	0x08009e0a
 8006ad4:	08009e0e 	.word	0x08009e0e
 8006ad8:	08009e12 	.word	0x08009e12
 8006adc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ade:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006ae2:	4553      	cmp	r3, sl
 8006ae4:	bfa8      	it	ge
 8006ae6:	4653      	movge	r3, sl
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	4699      	mov	r9, r3
 8006aec:	dc36      	bgt.n	8006b5c <_printf_float+0x364>
 8006aee:	f04f 0b00 	mov.w	fp, #0
 8006af2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006af6:	f104 021a 	add.w	r2, r4, #26
 8006afa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006afc:	930a      	str	r3, [sp, #40]	@ 0x28
 8006afe:	eba3 0309 	sub.w	r3, r3, r9
 8006b02:	455b      	cmp	r3, fp
 8006b04:	dc31      	bgt.n	8006b6a <_printf_float+0x372>
 8006b06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b08:	459a      	cmp	sl, r3
 8006b0a:	dc3a      	bgt.n	8006b82 <_printf_float+0x38a>
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	07da      	lsls	r2, r3, #31
 8006b10:	d437      	bmi.n	8006b82 <_printf_float+0x38a>
 8006b12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b14:	ebaa 0903 	sub.w	r9, sl, r3
 8006b18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b1a:	ebaa 0303 	sub.w	r3, sl, r3
 8006b1e:	4599      	cmp	r9, r3
 8006b20:	bfa8      	it	ge
 8006b22:	4699      	movge	r9, r3
 8006b24:	f1b9 0f00 	cmp.w	r9, #0
 8006b28:	dc33      	bgt.n	8006b92 <_printf_float+0x39a>
 8006b2a:	f04f 0800 	mov.w	r8, #0
 8006b2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b32:	f104 0b1a 	add.w	fp, r4, #26
 8006b36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b38:	ebaa 0303 	sub.w	r3, sl, r3
 8006b3c:	eba3 0309 	sub.w	r3, r3, r9
 8006b40:	4543      	cmp	r3, r8
 8006b42:	f77f af7a 	ble.w	8006a3a <_printf_float+0x242>
 8006b46:	2301      	movs	r3, #1
 8006b48:	465a      	mov	r2, fp
 8006b4a:	4631      	mov	r1, r6
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	47b8      	blx	r7
 8006b50:	3001      	adds	r0, #1
 8006b52:	f43f aeac 	beq.w	80068ae <_printf_float+0xb6>
 8006b56:	f108 0801 	add.w	r8, r8, #1
 8006b5a:	e7ec      	b.n	8006b36 <_printf_float+0x33e>
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	4631      	mov	r1, r6
 8006b60:	4628      	mov	r0, r5
 8006b62:	47b8      	blx	r7
 8006b64:	3001      	adds	r0, #1
 8006b66:	d1c2      	bne.n	8006aee <_printf_float+0x2f6>
 8006b68:	e6a1      	b.n	80068ae <_printf_float+0xb6>
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	4631      	mov	r1, r6
 8006b6e:	4628      	mov	r0, r5
 8006b70:	920a      	str	r2, [sp, #40]	@ 0x28
 8006b72:	47b8      	blx	r7
 8006b74:	3001      	adds	r0, #1
 8006b76:	f43f ae9a 	beq.w	80068ae <_printf_float+0xb6>
 8006b7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b7c:	f10b 0b01 	add.w	fp, fp, #1
 8006b80:	e7bb      	b.n	8006afa <_printf_float+0x302>
 8006b82:	4631      	mov	r1, r6
 8006b84:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b88:	4628      	mov	r0, r5
 8006b8a:	47b8      	blx	r7
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	d1c0      	bne.n	8006b12 <_printf_float+0x31a>
 8006b90:	e68d      	b.n	80068ae <_printf_float+0xb6>
 8006b92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b94:	464b      	mov	r3, r9
 8006b96:	4631      	mov	r1, r6
 8006b98:	4628      	mov	r0, r5
 8006b9a:	4442      	add	r2, r8
 8006b9c:	47b8      	blx	r7
 8006b9e:	3001      	adds	r0, #1
 8006ba0:	d1c3      	bne.n	8006b2a <_printf_float+0x332>
 8006ba2:	e684      	b.n	80068ae <_printf_float+0xb6>
 8006ba4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006ba8:	f1ba 0f01 	cmp.w	sl, #1
 8006bac:	dc01      	bgt.n	8006bb2 <_printf_float+0x3ba>
 8006bae:	07db      	lsls	r3, r3, #31
 8006bb0:	d536      	bpl.n	8006c20 <_printf_float+0x428>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	4642      	mov	r2, r8
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4628      	mov	r0, r5
 8006bba:	47b8      	blx	r7
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	f43f ae76 	beq.w	80068ae <_printf_float+0xb6>
 8006bc2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006bc6:	4631      	mov	r1, r6
 8006bc8:	4628      	mov	r0, r5
 8006bca:	47b8      	blx	r7
 8006bcc:	3001      	adds	r0, #1
 8006bce:	f43f ae6e 	beq.w	80068ae <_printf_float+0xb6>
 8006bd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	2300      	movs	r3, #0
 8006bda:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006bde:	f7f9 fee3 	bl	80009a8 <__aeabi_dcmpeq>
 8006be2:	b9c0      	cbnz	r0, 8006c16 <_printf_float+0x41e>
 8006be4:	4653      	mov	r3, sl
 8006be6:	f108 0201 	add.w	r2, r8, #1
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b8      	blx	r7
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	d10c      	bne.n	8006c0e <_printf_float+0x416>
 8006bf4:	e65b      	b.n	80068ae <_printf_float+0xb6>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	465a      	mov	r2, fp
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	47b8      	blx	r7
 8006c00:	3001      	adds	r0, #1
 8006c02:	f43f ae54 	beq.w	80068ae <_printf_float+0xb6>
 8006c06:	f108 0801 	add.w	r8, r8, #1
 8006c0a:	45d0      	cmp	r8, sl
 8006c0c:	dbf3      	blt.n	8006bf6 <_printf_float+0x3fe>
 8006c0e:	464b      	mov	r3, r9
 8006c10:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c14:	e6e0      	b.n	80069d8 <_printf_float+0x1e0>
 8006c16:	f04f 0800 	mov.w	r8, #0
 8006c1a:	f104 0b1a 	add.w	fp, r4, #26
 8006c1e:	e7f4      	b.n	8006c0a <_printf_float+0x412>
 8006c20:	2301      	movs	r3, #1
 8006c22:	4642      	mov	r2, r8
 8006c24:	e7e1      	b.n	8006bea <_printf_float+0x3f2>
 8006c26:	2301      	movs	r3, #1
 8006c28:	464a      	mov	r2, r9
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	47b8      	blx	r7
 8006c30:	3001      	adds	r0, #1
 8006c32:	f43f ae3c 	beq.w	80068ae <_printf_float+0xb6>
 8006c36:	f108 0801 	add.w	r8, r8, #1
 8006c3a:	68e3      	ldr	r3, [r4, #12]
 8006c3c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006c3e:	1a5b      	subs	r3, r3, r1
 8006c40:	4543      	cmp	r3, r8
 8006c42:	dcf0      	bgt.n	8006c26 <_printf_float+0x42e>
 8006c44:	e6fd      	b.n	8006a42 <_printf_float+0x24a>
 8006c46:	f04f 0800 	mov.w	r8, #0
 8006c4a:	f104 0919 	add.w	r9, r4, #25
 8006c4e:	e7f4      	b.n	8006c3a <_printf_float+0x442>

08006c50 <_printf_common>:
 8006c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c54:	4616      	mov	r6, r2
 8006c56:	4698      	mov	r8, r3
 8006c58:	688a      	ldr	r2, [r1, #8]
 8006c5a:	690b      	ldr	r3, [r1, #16]
 8006c5c:	4607      	mov	r7, r0
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	bfb8      	it	lt
 8006c62:	4613      	movlt	r3, r2
 8006c64:	6033      	str	r3, [r6, #0]
 8006c66:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c70:	b10a      	cbz	r2, 8006c76 <_printf_common+0x26>
 8006c72:	3301      	adds	r3, #1
 8006c74:	6033      	str	r3, [r6, #0]
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	0699      	lsls	r1, r3, #26
 8006c7a:	bf42      	ittt	mi
 8006c7c:	6833      	ldrmi	r3, [r6, #0]
 8006c7e:	3302      	addmi	r3, #2
 8006c80:	6033      	strmi	r3, [r6, #0]
 8006c82:	6825      	ldr	r5, [r4, #0]
 8006c84:	f015 0506 	ands.w	r5, r5, #6
 8006c88:	d106      	bne.n	8006c98 <_printf_common+0x48>
 8006c8a:	f104 0a19 	add.w	sl, r4, #25
 8006c8e:	68e3      	ldr	r3, [r4, #12]
 8006c90:	6832      	ldr	r2, [r6, #0]
 8006c92:	1a9b      	subs	r3, r3, r2
 8006c94:	42ab      	cmp	r3, r5
 8006c96:	dc2b      	bgt.n	8006cf0 <_printf_common+0xa0>
 8006c98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c9c:	6822      	ldr	r2, [r4, #0]
 8006c9e:	3b00      	subs	r3, #0
 8006ca0:	bf18      	it	ne
 8006ca2:	2301      	movne	r3, #1
 8006ca4:	0692      	lsls	r2, r2, #26
 8006ca6:	d430      	bmi.n	8006d0a <_printf_common+0xba>
 8006ca8:	4641      	mov	r1, r8
 8006caa:	4638      	mov	r0, r7
 8006cac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006cb0:	47c8      	blx	r9
 8006cb2:	3001      	adds	r0, #1
 8006cb4:	d023      	beq.n	8006cfe <_printf_common+0xae>
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	6922      	ldr	r2, [r4, #16]
 8006cba:	f003 0306 	and.w	r3, r3, #6
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	bf14      	ite	ne
 8006cc2:	2500      	movne	r5, #0
 8006cc4:	6833      	ldreq	r3, [r6, #0]
 8006cc6:	f04f 0600 	mov.w	r6, #0
 8006cca:	bf08      	it	eq
 8006ccc:	68e5      	ldreq	r5, [r4, #12]
 8006cce:	f104 041a 	add.w	r4, r4, #26
 8006cd2:	bf08      	it	eq
 8006cd4:	1aed      	subeq	r5, r5, r3
 8006cd6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006cda:	bf08      	it	eq
 8006cdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	bfc4      	itt	gt
 8006ce4:	1a9b      	subgt	r3, r3, r2
 8006ce6:	18ed      	addgt	r5, r5, r3
 8006ce8:	42b5      	cmp	r5, r6
 8006cea:	d11a      	bne.n	8006d22 <_printf_common+0xd2>
 8006cec:	2000      	movs	r0, #0
 8006cee:	e008      	b.n	8006d02 <_printf_common+0xb2>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	4652      	mov	r2, sl
 8006cf4:	4641      	mov	r1, r8
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	47c8      	blx	r9
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	d103      	bne.n	8006d06 <_printf_common+0xb6>
 8006cfe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d06:	3501      	adds	r5, #1
 8006d08:	e7c1      	b.n	8006c8e <_printf_common+0x3e>
 8006d0a:	2030      	movs	r0, #48	@ 0x30
 8006d0c:	18e1      	adds	r1, r4, r3
 8006d0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d18:	4422      	add	r2, r4
 8006d1a:	3302      	adds	r3, #2
 8006d1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d20:	e7c2      	b.n	8006ca8 <_printf_common+0x58>
 8006d22:	2301      	movs	r3, #1
 8006d24:	4622      	mov	r2, r4
 8006d26:	4641      	mov	r1, r8
 8006d28:	4638      	mov	r0, r7
 8006d2a:	47c8      	blx	r9
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	d0e6      	beq.n	8006cfe <_printf_common+0xae>
 8006d30:	3601      	adds	r6, #1
 8006d32:	e7d9      	b.n	8006ce8 <_printf_common+0x98>

08006d34 <_printf_i>:
 8006d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d38:	7e0f      	ldrb	r7, [r1, #24]
 8006d3a:	4691      	mov	r9, r2
 8006d3c:	2f78      	cmp	r7, #120	@ 0x78
 8006d3e:	4680      	mov	r8, r0
 8006d40:	460c      	mov	r4, r1
 8006d42:	469a      	mov	sl, r3
 8006d44:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d4a:	d807      	bhi.n	8006d5c <_printf_i+0x28>
 8006d4c:	2f62      	cmp	r7, #98	@ 0x62
 8006d4e:	d80a      	bhi.n	8006d66 <_printf_i+0x32>
 8006d50:	2f00      	cmp	r7, #0
 8006d52:	f000 80d3 	beq.w	8006efc <_printf_i+0x1c8>
 8006d56:	2f58      	cmp	r7, #88	@ 0x58
 8006d58:	f000 80ba 	beq.w	8006ed0 <_printf_i+0x19c>
 8006d5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d64:	e03a      	b.n	8006ddc <_printf_i+0xa8>
 8006d66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d6a:	2b15      	cmp	r3, #21
 8006d6c:	d8f6      	bhi.n	8006d5c <_printf_i+0x28>
 8006d6e:	a101      	add	r1, pc, #4	@ (adr r1, 8006d74 <_printf_i+0x40>)
 8006d70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d74:	08006dcd 	.word	0x08006dcd
 8006d78:	08006de1 	.word	0x08006de1
 8006d7c:	08006d5d 	.word	0x08006d5d
 8006d80:	08006d5d 	.word	0x08006d5d
 8006d84:	08006d5d 	.word	0x08006d5d
 8006d88:	08006d5d 	.word	0x08006d5d
 8006d8c:	08006de1 	.word	0x08006de1
 8006d90:	08006d5d 	.word	0x08006d5d
 8006d94:	08006d5d 	.word	0x08006d5d
 8006d98:	08006d5d 	.word	0x08006d5d
 8006d9c:	08006d5d 	.word	0x08006d5d
 8006da0:	08006ee3 	.word	0x08006ee3
 8006da4:	08006e0b 	.word	0x08006e0b
 8006da8:	08006e9d 	.word	0x08006e9d
 8006dac:	08006d5d 	.word	0x08006d5d
 8006db0:	08006d5d 	.word	0x08006d5d
 8006db4:	08006f05 	.word	0x08006f05
 8006db8:	08006d5d 	.word	0x08006d5d
 8006dbc:	08006e0b 	.word	0x08006e0b
 8006dc0:	08006d5d 	.word	0x08006d5d
 8006dc4:	08006d5d 	.word	0x08006d5d
 8006dc8:	08006ea5 	.word	0x08006ea5
 8006dcc:	6833      	ldr	r3, [r6, #0]
 8006dce:	1d1a      	adds	r2, r3, #4
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	6032      	str	r2, [r6, #0]
 8006dd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e09e      	b.n	8006f1e <_printf_i+0x1ea>
 8006de0:	6833      	ldr	r3, [r6, #0]
 8006de2:	6820      	ldr	r0, [r4, #0]
 8006de4:	1d19      	adds	r1, r3, #4
 8006de6:	6031      	str	r1, [r6, #0]
 8006de8:	0606      	lsls	r6, r0, #24
 8006dea:	d501      	bpl.n	8006df0 <_printf_i+0xbc>
 8006dec:	681d      	ldr	r5, [r3, #0]
 8006dee:	e003      	b.n	8006df8 <_printf_i+0xc4>
 8006df0:	0645      	lsls	r5, r0, #25
 8006df2:	d5fb      	bpl.n	8006dec <_printf_i+0xb8>
 8006df4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006df8:	2d00      	cmp	r5, #0
 8006dfa:	da03      	bge.n	8006e04 <_printf_i+0xd0>
 8006dfc:	232d      	movs	r3, #45	@ 0x2d
 8006dfe:	426d      	negs	r5, r5
 8006e00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e04:	230a      	movs	r3, #10
 8006e06:	4859      	ldr	r0, [pc, #356]	@ (8006f6c <_printf_i+0x238>)
 8006e08:	e011      	b.n	8006e2e <_printf_i+0xfa>
 8006e0a:	6821      	ldr	r1, [r4, #0]
 8006e0c:	6833      	ldr	r3, [r6, #0]
 8006e0e:	0608      	lsls	r0, r1, #24
 8006e10:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e14:	d402      	bmi.n	8006e1c <_printf_i+0xe8>
 8006e16:	0649      	lsls	r1, r1, #25
 8006e18:	bf48      	it	mi
 8006e1a:	b2ad      	uxthmi	r5, r5
 8006e1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e1e:	6033      	str	r3, [r6, #0]
 8006e20:	bf14      	ite	ne
 8006e22:	230a      	movne	r3, #10
 8006e24:	2308      	moveq	r3, #8
 8006e26:	4851      	ldr	r0, [pc, #324]	@ (8006f6c <_printf_i+0x238>)
 8006e28:	2100      	movs	r1, #0
 8006e2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e2e:	6866      	ldr	r6, [r4, #4]
 8006e30:	2e00      	cmp	r6, #0
 8006e32:	bfa8      	it	ge
 8006e34:	6821      	ldrge	r1, [r4, #0]
 8006e36:	60a6      	str	r6, [r4, #8]
 8006e38:	bfa4      	itt	ge
 8006e3a:	f021 0104 	bicge.w	r1, r1, #4
 8006e3e:	6021      	strge	r1, [r4, #0]
 8006e40:	b90d      	cbnz	r5, 8006e46 <_printf_i+0x112>
 8006e42:	2e00      	cmp	r6, #0
 8006e44:	d04b      	beq.n	8006ede <_printf_i+0x1aa>
 8006e46:	4616      	mov	r6, r2
 8006e48:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e4c:	fb03 5711 	mls	r7, r3, r1, r5
 8006e50:	5dc7      	ldrb	r7, [r0, r7]
 8006e52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e56:	462f      	mov	r7, r5
 8006e58:	42bb      	cmp	r3, r7
 8006e5a:	460d      	mov	r5, r1
 8006e5c:	d9f4      	bls.n	8006e48 <_printf_i+0x114>
 8006e5e:	2b08      	cmp	r3, #8
 8006e60:	d10b      	bne.n	8006e7a <_printf_i+0x146>
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	07df      	lsls	r7, r3, #31
 8006e66:	d508      	bpl.n	8006e7a <_printf_i+0x146>
 8006e68:	6923      	ldr	r3, [r4, #16]
 8006e6a:	6861      	ldr	r1, [r4, #4]
 8006e6c:	4299      	cmp	r1, r3
 8006e6e:	bfde      	ittt	le
 8006e70:	2330      	movle	r3, #48	@ 0x30
 8006e72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e76:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006e7a:	1b92      	subs	r2, r2, r6
 8006e7c:	6122      	str	r2, [r4, #16]
 8006e7e:	464b      	mov	r3, r9
 8006e80:	4621      	mov	r1, r4
 8006e82:	4640      	mov	r0, r8
 8006e84:	f8cd a000 	str.w	sl, [sp]
 8006e88:	aa03      	add	r2, sp, #12
 8006e8a:	f7ff fee1 	bl	8006c50 <_printf_common>
 8006e8e:	3001      	adds	r0, #1
 8006e90:	d14a      	bne.n	8006f28 <_printf_i+0x1f4>
 8006e92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e96:	b004      	add	sp, #16
 8006e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e9c:	6823      	ldr	r3, [r4, #0]
 8006e9e:	f043 0320 	orr.w	r3, r3, #32
 8006ea2:	6023      	str	r3, [r4, #0]
 8006ea4:	2778      	movs	r7, #120	@ 0x78
 8006ea6:	4832      	ldr	r0, [pc, #200]	@ (8006f70 <_printf_i+0x23c>)
 8006ea8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006eac:	6823      	ldr	r3, [r4, #0]
 8006eae:	6831      	ldr	r1, [r6, #0]
 8006eb0:	061f      	lsls	r7, r3, #24
 8006eb2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006eb6:	d402      	bmi.n	8006ebe <_printf_i+0x18a>
 8006eb8:	065f      	lsls	r7, r3, #25
 8006eba:	bf48      	it	mi
 8006ebc:	b2ad      	uxthmi	r5, r5
 8006ebe:	6031      	str	r1, [r6, #0]
 8006ec0:	07d9      	lsls	r1, r3, #31
 8006ec2:	bf44      	itt	mi
 8006ec4:	f043 0320 	orrmi.w	r3, r3, #32
 8006ec8:	6023      	strmi	r3, [r4, #0]
 8006eca:	b11d      	cbz	r5, 8006ed4 <_printf_i+0x1a0>
 8006ecc:	2310      	movs	r3, #16
 8006ece:	e7ab      	b.n	8006e28 <_printf_i+0xf4>
 8006ed0:	4826      	ldr	r0, [pc, #152]	@ (8006f6c <_printf_i+0x238>)
 8006ed2:	e7e9      	b.n	8006ea8 <_printf_i+0x174>
 8006ed4:	6823      	ldr	r3, [r4, #0]
 8006ed6:	f023 0320 	bic.w	r3, r3, #32
 8006eda:	6023      	str	r3, [r4, #0]
 8006edc:	e7f6      	b.n	8006ecc <_printf_i+0x198>
 8006ede:	4616      	mov	r6, r2
 8006ee0:	e7bd      	b.n	8006e5e <_printf_i+0x12a>
 8006ee2:	6833      	ldr	r3, [r6, #0]
 8006ee4:	6825      	ldr	r5, [r4, #0]
 8006ee6:	1d18      	adds	r0, r3, #4
 8006ee8:	6961      	ldr	r1, [r4, #20]
 8006eea:	6030      	str	r0, [r6, #0]
 8006eec:	062e      	lsls	r6, r5, #24
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	d501      	bpl.n	8006ef6 <_printf_i+0x1c2>
 8006ef2:	6019      	str	r1, [r3, #0]
 8006ef4:	e002      	b.n	8006efc <_printf_i+0x1c8>
 8006ef6:	0668      	lsls	r0, r5, #25
 8006ef8:	d5fb      	bpl.n	8006ef2 <_printf_i+0x1be>
 8006efa:	8019      	strh	r1, [r3, #0]
 8006efc:	2300      	movs	r3, #0
 8006efe:	4616      	mov	r6, r2
 8006f00:	6123      	str	r3, [r4, #16]
 8006f02:	e7bc      	b.n	8006e7e <_printf_i+0x14a>
 8006f04:	6833      	ldr	r3, [r6, #0]
 8006f06:	2100      	movs	r1, #0
 8006f08:	1d1a      	adds	r2, r3, #4
 8006f0a:	6032      	str	r2, [r6, #0]
 8006f0c:	681e      	ldr	r6, [r3, #0]
 8006f0e:	6862      	ldr	r2, [r4, #4]
 8006f10:	4630      	mov	r0, r6
 8006f12:	f000 fba8 	bl	8007666 <memchr>
 8006f16:	b108      	cbz	r0, 8006f1c <_printf_i+0x1e8>
 8006f18:	1b80      	subs	r0, r0, r6
 8006f1a:	6060      	str	r0, [r4, #4]
 8006f1c:	6863      	ldr	r3, [r4, #4]
 8006f1e:	6123      	str	r3, [r4, #16]
 8006f20:	2300      	movs	r3, #0
 8006f22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f26:	e7aa      	b.n	8006e7e <_printf_i+0x14a>
 8006f28:	4632      	mov	r2, r6
 8006f2a:	4649      	mov	r1, r9
 8006f2c:	4640      	mov	r0, r8
 8006f2e:	6923      	ldr	r3, [r4, #16]
 8006f30:	47d0      	blx	sl
 8006f32:	3001      	adds	r0, #1
 8006f34:	d0ad      	beq.n	8006e92 <_printf_i+0x15e>
 8006f36:	6823      	ldr	r3, [r4, #0]
 8006f38:	079b      	lsls	r3, r3, #30
 8006f3a:	d413      	bmi.n	8006f64 <_printf_i+0x230>
 8006f3c:	68e0      	ldr	r0, [r4, #12]
 8006f3e:	9b03      	ldr	r3, [sp, #12]
 8006f40:	4298      	cmp	r0, r3
 8006f42:	bfb8      	it	lt
 8006f44:	4618      	movlt	r0, r3
 8006f46:	e7a6      	b.n	8006e96 <_printf_i+0x162>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	4632      	mov	r2, r6
 8006f4c:	4649      	mov	r1, r9
 8006f4e:	4640      	mov	r0, r8
 8006f50:	47d0      	blx	sl
 8006f52:	3001      	adds	r0, #1
 8006f54:	d09d      	beq.n	8006e92 <_printf_i+0x15e>
 8006f56:	3501      	adds	r5, #1
 8006f58:	68e3      	ldr	r3, [r4, #12]
 8006f5a:	9903      	ldr	r1, [sp, #12]
 8006f5c:	1a5b      	subs	r3, r3, r1
 8006f5e:	42ab      	cmp	r3, r5
 8006f60:	dcf2      	bgt.n	8006f48 <_printf_i+0x214>
 8006f62:	e7eb      	b.n	8006f3c <_printf_i+0x208>
 8006f64:	2500      	movs	r5, #0
 8006f66:	f104 0619 	add.w	r6, r4, #25
 8006f6a:	e7f5      	b.n	8006f58 <_printf_i+0x224>
 8006f6c:	08009e14 	.word	0x08009e14
 8006f70:	08009e25 	.word	0x08009e25

08006f74 <__sflush_r>:
 8006f74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f7a:	0716      	lsls	r6, r2, #28
 8006f7c:	4605      	mov	r5, r0
 8006f7e:	460c      	mov	r4, r1
 8006f80:	d454      	bmi.n	800702c <__sflush_r+0xb8>
 8006f82:	684b      	ldr	r3, [r1, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	dc02      	bgt.n	8006f8e <__sflush_r+0x1a>
 8006f88:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	dd48      	ble.n	8007020 <__sflush_r+0xac>
 8006f8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f90:	2e00      	cmp	r6, #0
 8006f92:	d045      	beq.n	8007020 <__sflush_r+0xac>
 8006f94:	2300      	movs	r3, #0
 8006f96:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f9a:	682f      	ldr	r7, [r5, #0]
 8006f9c:	6a21      	ldr	r1, [r4, #32]
 8006f9e:	602b      	str	r3, [r5, #0]
 8006fa0:	d030      	beq.n	8007004 <__sflush_r+0x90>
 8006fa2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006fa4:	89a3      	ldrh	r3, [r4, #12]
 8006fa6:	0759      	lsls	r1, r3, #29
 8006fa8:	d505      	bpl.n	8006fb6 <__sflush_r+0x42>
 8006faa:	6863      	ldr	r3, [r4, #4]
 8006fac:	1ad2      	subs	r2, r2, r3
 8006fae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fb0:	b10b      	cbz	r3, 8006fb6 <__sflush_r+0x42>
 8006fb2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fb4:	1ad2      	subs	r2, r2, r3
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	4628      	mov	r0, r5
 8006fba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fbc:	6a21      	ldr	r1, [r4, #32]
 8006fbe:	47b0      	blx	r6
 8006fc0:	1c43      	adds	r3, r0, #1
 8006fc2:	89a3      	ldrh	r3, [r4, #12]
 8006fc4:	d106      	bne.n	8006fd4 <__sflush_r+0x60>
 8006fc6:	6829      	ldr	r1, [r5, #0]
 8006fc8:	291d      	cmp	r1, #29
 8006fca:	d82b      	bhi.n	8007024 <__sflush_r+0xb0>
 8006fcc:	4a28      	ldr	r2, [pc, #160]	@ (8007070 <__sflush_r+0xfc>)
 8006fce:	410a      	asrs	r2, r1
 8006fd0:	07d6      	lsls	r6, r2, #31
 8006fd2:	d427      	bmi.n	8007024 <__sflush_r+0xb0>
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	6062      	str	r2, [r4, #4]
 8006fd8:	6922      	ldr	r2, [r4, #16]
 8006fda:	04d9      	lsls	r1, r3, #19
 8006fdc:	6022      	str	r2, [r4, #0]
 8006fde:	d504      	bpl.n	8006fea <__sflush_r+0x76>
 8006fe0:	1c42      	adds	r2, r0, #1
 8006fe2:	d101      	bne.n	8006fe8 <__sflush_r+0x74>
 8006fe4:	682b      	ldr	r3, [r5, #0]
 8006fe6:	b903      	cbnz	r3, 8006fea <__sflush_r+0x76>
 8006fe8:	6560      	str	r0, [r4, #84]	@ 0x54
 8006fea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fec:	602f      	str	r7, [r5, #0]
 8006fee:	b1b9      	cbz	r1, 8007020 <__sflush_r+0xac>
 8006ff0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ff4:	4299      	cmp	r1, r3
 8006ff6:	d002      	beq.n	8006ffe <__sflush_r+0x8a>
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	f001 f995 	bl	8008328 <_free_r>
 8006ffe:	2300      	movs	r3, #0
 8007000:	6363      	str	r3, [r4, #52]	@ 0x34
 8007002:	e00d      	b.n	8007020 <__sflush_r+0xac>
 8007004:	2301      	movs	r3, #1
 8007006:	4628      	mov	r0, r5
 8007008:	47b0      	blx	r6
 800700a:	4602      	mov	r2, r0
 800700c:	1c50      	adds	r0, r2, #1
 800700e:	d1c9      	bne.n	8006fa4 <__sflush_r+0x30>
 8007010:	682b      	ldr	r3, [r5, #0]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d0c6      	beq.n	8006fa4 <__sflush_r+0x30>
 8007016:	2b1d      	cmp	r3, #29
 8007018:	d001      	beq.n	800701e <__sflush_r+0xaa>
 800701a:	2b16      	cmp	r3, #22
 800701c:	d11d      	bne.n	800705a <__sflush_r+0xe6>
 800701e:	602f      	str	r7, [r5, #0]
 8007020:	2000      	movs	r0, #0
 8007022:	e021      	b.n	8007068 <__sflush_r+0xf4>
 8007024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007028:	b21b      	sxth	r3, r3
 800702a:	e01a      	b.n	8007062 <__sflush_r+0xee>
 800702c:	690f      	ldr	r7, [r1, #16]
 800702e:	2f00      	cmp	r7, #0
 8007030:	d0f6      	beq.n	8007020 <__sflush_r+0xac>
 8007032:	0793      	lsls	r3, r2, #30
 8007034:	bf18      	it	ne
 8007036:	2300      	movne	r3, #0
 8007038:	680e      	ldr	r6, [r1, #0]
 800703a:	bf08      	it	eq
 800703c:	694b      	ldreq	r3, [r1, #20]
 800703e:	1bf6      	subs	r6, r6, r7
 8007040:	600f      	str	r7, [r1, #0]
 8007042:	608b      	str	r3, [r1, #8]
 8007044:	2e00      	cmp	r6, #0
 8007046:	ddeb      	ble.n	8007020 <__sflush_r+0xac>
 8007048:	4633      	mov	r3, r6
 800704a:	463a      	mov	r2, r7
 800704c:	4628      	mov	r0, r5
 800704e:	6a21      	ldr	r1, [r4, #32]
 8007050:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007054:	47e0      	blx	ip
 8007056:	2800      	cmp	r0, #0
 8007058:	dc07      	bgt.n	800706a <__sflush_r+0xf6>
 800705a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800705e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007062:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007066:	81a3      	strh	r3, [r4, #12]
 8007068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800706a:	4407      	add	r7, r0
 800706c:	1a36      	subs	r6, r6, r0
 800706e:	e7e9      	b.n	8007044 <__sflush_r+0xd0>
 8007070:	dfbffffe 	.word	0xdfbffffe

08007074 <_fflush_r>:
 8007074:	b538      	push	{r3, r4, r5, lr}
 8007076:	690b      	ldr	r3, [r1, #16]
 8007078:	4605      	mov	r5, r0
 800707a:	460c      	mov	r4, r1
 800707c:	b913      	cbnz	r3, 8007084 <_fflush_r+0x10>
 800707e:	2500      	movs	r5, #0
 8007080:	4628      	mov	r0, r5
 8007082:	bd38      	pop	{r3, r4, r5, pc}
 8007084:	b118      	cbz	r0, 800708e <_fflush_r+0x1a>
 8007086:	6a03      	ldr	r3, [r0, #32]
 8007088:	b90b      	cbnz	r3, 800708e <_fflush_r+0x1a>
 800708a:	f000 f8bb 	bl	8007204 <__sinit>
 800708e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d0f3      	beq.n	800707e <_fflush_r+0xa>
 8007096:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007098:	07d0      	lsls	r0, r2, #31
 800709a:	d404      	bmi.n	80070a6 <_fflush_r+0x32>
 800709c:	0599      	lsls	r1, r3, #22
 800709e:	d402      	bmi.n	80070a6 <_fflush_r+0x32>
 80070a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070a2:	f000 fade 	bl	8007662 <__retarget_lock_acquire_recursive>
 80070a6:	4628      	mov	r0, r5
 80070a8:	4621      	mov	r1, r4
 80070aa:	f7ff ff63 	bl	8006f74 <__sflush_r>
 80070ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070b0:	4605      	mov	r5, r0
 80070b2:	07da      	lsls	r2, r3, #31
 80070b4:	d4e4      	bmi.n	8007080 <_fflush_r+0xc>
 80070b6:	89a3      	ldrh	r3, [r4, #12]
 80070b8:	059b      	lsls	r3, r3, #22
 80070ba:	d4e1      	bmi.n	8007080 <_fflush_r+0xc>
 80070bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070be:	f000 fad1 	bl	8007664 <__retarget_lock_release_recursive>
 80070c2:	e7dd      	b.n	8007080 <_fflush_r+0xc>

080070c4 <fflush>:
 80070c4:	4601      	mov	r1, r0
 80070c6:	b920      	cbnz	r0, 80070d2 <fflush+0xe>
 80070c8:	4a04      	ldr	r2, [pc, #16]	@ (80070dc <fflush+0x18>)
 80070ca:	4905      	ldr	r1, [pc, #20]	@ (80070e0 <fflush+0x1c>)
 80070cc:	4805      	ldr	r0, [pc, #20]	@ (80070e4 <fflush+0x20>)
 80070ce:	f000 b8b1 	b.w	8007234 <_fwalk_sglue>
 80070d2:	4b05      	ldr	r3, [pc, #20]	@ (80070e8 <fflush+0x24>)
 80070d4:	6818      	ldr	r0, [r3, #0]
 80070d6:	f7ff bfcd 	b.w	8007074 <_fflush_r>
 80070da:	bf00      	nop
 80070dc:	20000038 	.word	0x20000038
 80070e0:	08007075 	.word	0x08007075
 80070e4:	20000048 	.word	0x20000048
 80070e8:	20000044 	.word	0x20000044

080070ec <std>:
 80070ec:	2300      	movs	r3, #0
 80070ee:	b510      	push	{r4, lr}
 80070f0:	4604      	mov	r4, r0
 80070f2:	e9c0 3300 	strd	r3, r3, [r0]
 80070f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070fa:	6083      	str	r3, [r0, #8]
 80070fc:	8181      	strh	r1, [r0, #12]
 80070fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8007100:	81c2      	strh	r2, [r0, #14]
 8007102:	6183      	str	r3, [r0, #24]
 8007104:	4619      	mov	r1, r3
 8007106:	2208      	movs	r2, #8
 8007108:	305c      	adds	r0, #92	@ 0x5c
 800710a:	f000 fa2d 	bl	8007568 <memset>
 800710e:	4b0d      	ldr	r3, [pc, #52]	@ (8007144 <std+0x58>)
 8007110:	6224      	str	r4, [r4, #32]
 8007112:	6263      	str	r3, [r4, #36]	@ 0x24
 8007114:	4b0c      	ldr	r3, [pc, #48]	@ (8007148 <std+0x5c>)
 8007116:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007118:	4b0c      	ldr	r3, [pc, #48]	@ (800714c <std+0x60>)
 800711a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800711c:	4b0c      	ldr	r3, [pc, #48]	@ (8007150 <std+0x64>)
 800711e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007120:	4b0c      	ldr	r3, [pc, #48]	@ (8007154 <std+0x68>)
 8007122:	429c      	cmp	r4, r3
 8007124:	d006      	beq.n	8007134 <std+0x48>
 8007126:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800712a:	4294      	cmp	r4, r2
 800712c:	d002      	beq.n	8007134 <std+0x48>
 800712e:	33d0      	adds	r3, #208	@ 0xd0
 8007130:	429c      	cmp	r4, r3
 8007132:	d105      	bne.n	8007140 <std+0x54>
 8007134:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800713c:	f000 ba90 	b.w	8007660 <__retarget_lock_init_recursive>
 8007140:	bd10      	pop	{r4, pc}
 8007142:	bf00      	nop
 8007144:	080073b9 	.word	0x080073b9
 8007148:	080073db 	.word	0x080073db
 800714c:	08007413 	.word	0x08007413
 8007150:	08007437 	.word	0x08007437
 8007154:	200004c0 	.word	0x200004c0

08007158 <stdio_exit_handler>:
 8007158:	4a02      	ldr	r2, [pc, #8]	@ (8007164 <stdio_exit_handler+0xc>)
 800715a:	4903      	ldr	r1, [pc, #12]	@ (8007168 <stdio_exit_handler+0x10>)
 800715c:	4803      	ldr	r0, [pc, #12]	@ (800716c <stdio_exit_handler+0x14>)
 800715e:	f000 b869 	b.w	8007234 <_fwalk_sglue>
 8007162:	bf00      	nop
 8007164:	20000038 	.word	0x20000038
 8007168:	08007075 	.word	0x08007075
 800716c:	20000048 	.word	0x20000048

08007170 <cleanup_stdio>:
 8007170:	6841      	ldr	r1, [r0, #4]
 8007172:	4b0c      	ldr	r3, [pc, #48]	@ (80071a4 <cleanup_stdio+0x34>)
 8007174:	b510      	push	{r4, lr}
 8007176:	4299      	cmp	r1, r3
 8007178:	4604      	mov	r4, r0
 800717a:	d001      	beq.n	8007180 <cleanup_stdio+0x10>
 800717c:	f7ff ff7a 	bl	8007074 <_fflush_r>
 8007180:	68a1      	ldr	r1, [r4, #8]
 8007182:	4b09      	ldr	r3, [pc, #36]	@ (80071a8 <cleanup_stdio+0x38>)
 8007184:	4299      	cmp	r1, r3
 8007186:	d002      	beq.n	800718e <cleanup_stdio+0x1e>
 8007188:	4620      	mov	r0, r4
 800718a:	f7ff ff73 	bl	8007074 <_fflush_r>
 800718e:	68e1      	ldr	r1, [r4, #12]
 8007190:	4b06      	ldr	r3, [pc, #24]	@ (80071ac <cleanup_stdio+0x3c>)
 8007192:	4299      	cmp	r1, r3
 8007194:	d004      	beq.n	80071a0 <cleanup_stdio+0x30>
 8007196:	4620      	mov	r0, r4
 8007198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800719c:	f7ff bf6a 	b.w	8007074 <_fflush_r>
 80071a0:	bd10      	pop	{r4, pc}
 80071a2:	bf00      	nop
 80071a4:	200004c0 	.word	0x200004c0
 80071a8:	20000528 	.word	0x20000528
 80071ac:	20000590 	.word	0x20000590

080071b0 <global_stdio_init.part.0>:
 80071b0:	b510      	push	{r4, lr}
 80071b2:	4b0b      	ldr	r3, [pc, #44]	@ (80071e0 <global_stdio_init.part.0+0x30>)
 80071b4:	4c0b      	ldr	r4, [pc, #44]	@ (80071e4 <global_stdio_init.part.0+0x34>)
 80071b6:	4a0c      	ldr	r2, [pc, #48]	@ (80071e8 <global_stdio_init.part.0+0x38>)
 80071b8:	4620      	mov	r0, r4
 80071ba:	601a      	str	r2, [r3, #0]
 80071bc:	2104      	movs	r1, #4
 80071be:	2200      	movs	r2, #0
 80071c0:	f7ff ff94 	bl	80070ec <std>
 80071c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80071c8:	2201      	movs	r2, #1
 80071ca:	2109      	movs	r1, #9
 80071cc:	f7ff ff8e 	bl	80070ec <std>
 80071d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071d4:	2202      	movs	r2, #2
 80071d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071da:	2112      	movs	r1, #18
 80071dc:	f7ff bf86 	b.w	80070ec <std>
 80071e0:	200005f8 	.word	0x200005f8
 80071e4:	200004c0 	.word	0x200004c0
 80071e8:	08007159 	.word	0x08007159

080071ec <__sfp_lock_acquire>:
 80071ec:	4801      	ldr	r0, [pc, #4]	@ (80071f4 <__sfp_lock_acquire+0x8>)
 80071ee:	f000 ba38 	b.w	8007662 <__retarget_lock_acquire_recursive>
 80071f2:	bf00      	nop
 80071f4:	20000601 	.word	0x20000601

080071f8 <__sfp_lock_release>:
 80071f8:	4801      	ldr	r0, [pc, #4]	@ (8007200 <__sfp_lock_release+0x8>)
 80071fa:	f000 ba33 	b.w	8007664 <__retarget_lock_release_recursive>
 80071fe:	bf00      	nop
 8007200:	20000601 	.word	0x20000601

08007204 <__sinit>:
 8007204:	b510      	push	{r4, lr}
 8007206:	4604      	mov	r4, r0
 8007208:	f7ff fff0 	bl	80071ec <__sfp_lock_acquire>
 800720c:	6a23      	ldr	r3, [r4, #32]
 800720e:	b11b      	cbz	r3, 8007218 <__sinit+0x14>
 8007210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007214:	f7ff bff0 	b.w	80071f8 <__sfp_lock_release>
 8007218:	4b04      	ldr	r3, [pc, #16]	@ (800722c <__sinit+0x28>)
 800721a:	6223      	str	r3, [r4, #32]
 800721c:	4b04      	ldr	r3, [pc, #16]	@ (8007230 <__sinit+0x2c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1f5      	bne.n	8007210 <__sinit+0xc>
 8007224:	f7ff ffc4 	bl	80071b0 <global_stdio_init.part.0>
 8007228:	e7f2      	b.n	8007210 <__sinit+0xc>
 800722a:	bf00      	nop
 800722c:	08007171 	.word	0x08007171
 8007230:	200005f8 	.word	0x200005f8

08007234 <_fwalk_sglue>:
 8007234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007238:	4607      	mov	r7, r0
 800723a:	4688      	mov	r8, r1
 800723c:	4614      	mov	r4, r2
 800723e:	2600      	movs	r6, #0
 8007240:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007244:	f1b9 0901 	subs.w	r9, r9, #1
 8007248:	d505      	bpl.n	8007256 <_fwalk_sglue+0x22>
 800724a:	6824      	ldr	r4, [r4, #0]
 800724c:	2c00      	cmp	r4, #0
 800724e:	d1f7      	bne.n	8007240 <_fwalk_sglue+0xc>
 8007250:	4630      	mov	r0, r6
 8007252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007256:	89ab      	ldrh	r3, [r5, #12]
 8007258:	2b01      	cmp	r3, #1
 800725a:	d907      	bls.n	800726c <_fwalk_sglue+0x38>
 800725c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007260:	3301      	adds	r3, #1
 8007262:	d003      	beq.n	800726c <_fwalk_sglue+0x38>
 8007264:	4629      	mov	r1, r5
 8007266:	4638      	mov	r0, r7
 8007268:	47c0      	blx	r8
 800726a:	4306      	orrs	r6, r0
 800726c:	3568      	adds	r5, #104	@ 0x68
 800726e:	e7e9      	b.n	8007244 <_fwalk_sglue+0x10>

08007270 <iprintf>:
 8007270:	b40f      	push	{r0, r1, r2, r3}
 8007272:	b507      	push	{r0, r1, r2, lr}
 8007274:	4906      	ldr	r1, [pc, #24]	@ (8007290 <iprintf+0x20>)
 8007276:	ab04      	add	r3, sp, #16
 8007278:	6808      	ldr	r0, [r1, #0]
 800727a:	f853 2b04 	ldr.w	r2, [r3], #4
 800727e:	6881      	ldr	r1, [r0, #8]
 8007280:	9301      	str	r3, [sp, #4]
 8007282:	f001 fe4f 	bl	8008f24 <_vfiprintf_r>
 8007286:	b003      	add	sp, #12
 8007288:	f85d eb04 	ldr.w	lr, [sp], #4
 800728c:	b004      	add	sp, #16
 800728e:	4770      	bx	lr
 8007290:	20000044 	.word	0x20000044

08007294 <_puts_r>:
 8007294:	6a03      	ldr	r3, [r0, #32]
 8007296:	b570      	push	{r4, r5, r6, lr}
 8007298:	4605      	mov	r5, r0
 800729a:	460e      	mov	r6, r1
 800729c:	6884      	ldr	r4, [r0, #8]
 800729e:	b90b      	cbnz	r3, 80072a4 <_puts_r+0x10>
 80072a0:	f7ff ffb0 	bl	8007204 <__sinit>
 80072a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072a6:	07db      	lsls	r3, r3, #31
 80072a8:	d405      	bmi.n	80072b6 <_puts_r+0x22>
 80072aa:	89a3      	ldrh	r3, [r4, #12]
 80072ac:	0598      	lsls	r0, r3, #22
 80072ae:	d402      	bmi.n	80072b6 <_puts_r+0x22>
 80072b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072b2:	f000 f9d6 	bl	8007662 <__retarget_lock_acquire_recursive>
 80072b6:	89a3      	ldrh	r3, [r4, #12]
 80072b8:	0719      	lsls	r1, r3, #28
 80072ba:	d502      	bpl.n	80072c2 <_puts_r+0x2e>
 80072bc:	6923      	ldr	r3, [r4, #16]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d135      	bne.n	800732e <_puts_r+0x9a>
 80072c2:	4621      	mov	r1, r4
 80072c4:	4628      	mov	r0, r5
 80072c6:	f000 f8f9 	bl	80074bc <__swsetup_r>
 80072ca:	b380      	cbz	r0, 800732e <_puts_r+0x9a>
 80072cc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80072d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072d2:	07da      	lsls	r2, r3, #31
 80072d4:	d405      	bmi.n	80072e2 <_puts_r+0x4e>
 80072d6:	89a3      	ldrh	r3, [r4, #12]
 80072d8:	059b      	lsls	r3, r3, #22
 80072da:	d402      	bmi.n	80072e2 <_puts_r+0x4e>
 80072dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072de:	f000 f9c1 	bl	8007664 <__retarget_lock_release_recursive>
 80072e2:	4628      	mov	r0, r5
 80072e4:	bd70      	pop	{r4, r5, r6, pc}
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	da04      	bge.n	80072f4 <_puts_r+0x60>
 80072ea:	69a2      	ldr	r2, [r4, #24]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	dc17      	bgt.n	8007320 <_puts_r+0x8c>
 80072f0:	290a      	cmp	r1, #10
 80072f2:	d015      	beq.n	8007320 <_puts_r+0x8c>
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	1c5a      	adds	r2, r3, #1
 80072f8:	6022      	str	r2, [r4, #0]
 80072fa:	7019      	strb	r1, [r3, #0]
 80072fc:	68a3      	ldr	r3, [r4, #8]
 80072fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007302:	3b01      	subs	r3, #1
 8007304:	60a3      	str	r3, [r4, #8]
 8007306:	2900      	cmp	r1, #0
 8007308:	d1ed      	bne.n	80072e6 <_puts_r+0x52>
 800730a:	2b00      	cmp	r3, #0
 800730c:	da11      	bge.n	8007332 <_puts_r+0x9e>
 800730e:	4622      	mov	r2, r4
 8007310:	210a      	movs	r1, #10
 8007312:	4628      	mov	r0, r5
 8007314:	f000 f893 	bl	800743e <__swbuf_r>
 8007318:	3001      	adds	r0, #1
 800731a:	d0d7      	beq.n	80072cc <_puts_r+0x38>
 800731c:	250a      	movs	r5, #10
 800731e:	e7d7      	b.n	80072d0 <_puts_r+0x3c>
 8007320:	4622      	mov	r2, r4
 8007322:	4628      	mov	r0, r5
 8007324:	f000 f88b 	bl	800743e <__swbuf_r>
 8007328:	3001      	adds	r0, #1
 800732a:	d1e7      	bne.n	80072fc <_puts_r+0x68>
 800732c:	e7ce      	b.n	80072cc <_puts_r+0x38>
 800732e:	3e01      	subs	r6, #1
 8007330:	e7e4      	b.n	80072fc <_puts_r+0x68>
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	1c5a      	adds	r2, r3, #1
 8007336:	6022      	str	r2, [r4, #0]
 8007338:	220a      	movs	r2, #10
 800733a:	701a      	strb	r2, [r3, #0]
 800733c:	e7ee      	b.n	800731c <_puts_r+0x88>
	...

08007340 <puts>:
 8007340:	4b02      	ldr	r3, [pc, #8]	@ (800734c <puts+0xc>)
 8007342:	4601      	mov	r1, r0
 8007344:	6818      	ldr	r0, [r3, #0]
 8007346:	f7ff bfa5 	b.w	8007294 <_puts_r>
 800734a:	bf00      	nop
 800734c:	20000044 	.word	0x20000044

08007350 <sniprintf>:
 8007350:	b40c      	push	{r2, r3}
 8007352:	b530      	push	{r4, r5, lr}
 8007354:	4b17      	ldr	r3, [pc, #92]	@ (80073b4 <sniprintf+0x64>)
 8007356:	1e0c      	subs	r4, r1, #0
 8007358:	681d      	ldr	r5, [r3, #0]
 800735a:	b09d      	sub	sp, #116	@ 0x74
 800735c:	da08      	bge.n	8007370 <sniprintf+0x20>
 800735e:	238b      	movs	r3, #139	@ 0x8b
 8007360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007364:	602b      	str	r3, [r5, #0]
 8007366:	b01d      	add	sp, #116	@ 0x74
 8007368:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800736c:	b002      	add	sp, #8
 800736e:	4770      	bx	lr
 8007370:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007374:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007378:	bf0c      	ite	eq
 800737a:	4623      	moveq	r3, r4
 800737c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007380:	9304      	str	r3, [sp, #16]
 8007382:	9307      	str	r3, [sp, #28]
 8007384:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007388:	9002      	str	r0, [sp, #8]
 800738a:	9006      	str	r0, [sp, #24]
 800738c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007390:	4628      	mov	r0, r5
 8007392:	ab21      	add	r3, sp, #132	@ 0x84
 8007394:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007396:	a902      	add	r1, sp, #8
 8007398:	9301      	str	r3, [sp, #4]
 800739a:	f001 fc9f 	bl	8008cdc <_svfiprintf_r>
 800739e:	1c43      	adds	r3, r0, #1
 80073a0:	bfbc      	itt	lt
 80073a2:	238b      	movlt	r3, #139	@ 0x8b
 80073a4:	602b      	strlt	r3, [r5, #0]
 80073a6:	2c00      	cmp	r4, #0
 80073a8:	d0dd      	beq.n	8007366 <sniprintf+0x16>
 80073aa:	2200      	movs	r2, #0
 80073ac:	9b02      	ldr	r3, [sp, #8]
 80073ae:	701a      	strb	r2, [r3, #0]
 80073b0:	e7d9      	b.n	8007366 <sniprintf+0x16>
 80073b2:	bf00      	nop
 80073b4:	20000044 	.word	0x20000044

080073b8 <__sread>:
 80073b8:	b510      	push	{r4, lr}
 80073ba:	460c      	mov	r4, r1
 80073bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c0:	f000 f900 	bl	80075c4 <_read_r>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	bfab      	itete	ge
 80073c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80073ca:	89a3      	ldrhlt	r3, [r4, #12]
 80073cc:	181b      	addge	r3, r3, r0
 80073ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80073d2:	bfac      	ite	ge
 80073d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80073d6:	81a3      	strhlt	r3, [r4, #12]
 80073d8:	bd10      	pop	{r4, pc}

080073da <__swrite>:
 80073da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073de:	461f      	mov	r7, r3
 80073e0:	898b      	ldrh	r3, [r1, #12]
 80073e2:	4605      	mov	r5, r0
 80073e4:	05db      	lsls	r3, r3, #23
 80073e6:	460c      	mov	r4, r1
 80073e8:	4616      	mov	r6, r2
 80073ea:	d505      	bpl.n	80073f8 <__swrite+0x1e>
 80073ec:	2302      	movs	r3, #2
 80073ee:	2200      	movs	r2, #0
 80073f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073f4:	f000 f8d4 	bl	80075a0 <_lseek_r>
 80073f8:	89a3      	ldrh	r3, [r4, #12]
 80073fa:	4632      	mov	r2, r6
 80073fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007400:	81a3      	strh	r3, [r4, #12]
 8007402:	4628      	mov	r0, r5
 8007404:	463b      	mov	r3, r7
 8007406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800740a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800740e:	f000 b8eb 	b.w	80075e8 <_write_r>

08007412 <__sseek>:
 8007412:	b510      	push	{r4, lr}
 8007414:	460c      	mov	r4, r1
 8007416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800741a:	f000 f8c1 	bl	80075a0 <_lseek_r>
 800741e:	1c43      	adds	r3, r0, #1
 8007420:	89a3      	ldrh	r3, [r4, #12]
 8007422:	bf15      	itete	ne
 8007424:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007426:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800742a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800742e:	81a3      	strheq	r3, [r4, #12]
 8007430:	bf18      	it	ne
 8007432:	81a3      	strhne	r3, [r4, #12]
 8007434:	bd10      	pop	{r4, pc}

08007436 <__sclose>:
 8007436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800743a:	f000 b8a1 	b.w	8007580 <_close_r>

0800743e <__swbuf_r>:
 800743e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007440:	460e      	mov	r6, r1
 8007442:	4614      	mov	r4, r2
 8007444:	4605      	mov	r5, r0
 8007446:	b118      	cbz	r0, 8007450 <__swbuf_r+0x12>
 8007448:	6a03      	ldr	r3, [r0, #32]
 800744a:	b90b      	cbnz	r3, 8007450 <__swbuf_r+0x12>
 800744c:	f7ff feda 	bl	8007204 <__sinit>
 8007450:	69a3      	ldr	r3, [r4, #24]
 8007452:	60a3      	str	r3, [r4, #8]
 8007454:	89a3      	ldrh	r3, [r4, #12]
 8007456:	071a      	lsls	r2, r3, #28
 8007458:	d501      	bpl.n	800745e <__swbuf_r+0x20>
 800745a:	6923      	ldr	r3, [r4, #16]
 800745c:	b943      	cbnz	r3, 8007470 <__swbuf_r+0x32>
 800745e:	4621      	mov	r1, r4
 8007460:	4628      	mov	r0, r5
 8007462:	f000 f82b 	bl	80074bc <__swsetup_r>
 8007466:	b118      	cbz	r0, 8007470 <__swbuf_r+0x32>
 8007468:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800746c:	4638      	mov	r0, r7
 800746e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	6922      	ldr	r2, [r4, #16]
 8007474:	b2f6      	uxtb	r6, r6
 8007476:	1a98      	subs	r0, r3, r2
 8007478:	6963      	ldr	r3, [r4, #20]
 800747a:	4637      	mov	r7, r6
 800747c:	4283      	cmp	r3, r0
 800747e:	dc05      	bgt.n	800748c <__swbuf_r+0x4e>
 8007480:	4621      	mov	r1, r4
 8007482:	4628      	mov	r0, r5
 8007484:	f7ff fdf6 	bl	8007074 <_fflush_r>
 8007488:	2800      	cmp	r0, #0
 800748a:	d1ed      	bne.n	8007468 <__swbuf_r+0x2a>
 800748c:	68a3      	ldr	r3, [r4, #8]
 800748e:	3b01      	subs	r3, #1
 8007490:	60a3      	str	r3, [r4, #8]
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	1c5a      	adds	r2, r3, #1
 8007496:	6022      	str	r2, [r4, #0]
 8007498:	701e      	strb	r6, [r3, #0]
 800749a:	6962      	ldr	r2, [r4, #20]
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	429a      	cmp	r2, r3
 80074a0:	d004      	beq.n	80074ac <__swbuf_r+0x6e>
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	07db      	lsls	r3, r3, #31
 80074a6:	d5e1      	bpl.n	800746c <__swbuf_r+0x2e>
 80074a8:	2e0a      	cmp	r6, #10
 80074aa:	d1df      	bne.n	800746c <__swbuf_r+0x2e>
 80074ac:	4621      	mov	r1, r4
 80074ae:	4628      	mov	r0, r5
 80074b0:	f7ff fde0 	bl	8007074 <_fflush_r>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d0d9      	beq.n	800746c <__swbuf_r+0x2e>
 80074b8:	e7d6      	b.n	8007468 <__swbuf_r+0x2a>
	...

080074bc <__swsetup_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	4b29      	ldr	r3, [pc, #164]	@ (8007564 <__swsetup_r+0xa8>)
 80074c0:	4605      	mov	r5, r0
 80074c2:	6818      	ldr	r0, [r3, #0]
 80074c4:	460c      	mov	r4, r1
 80074c6:	b118      	cbz	r0, 80074d0 <__swsetup_r+0x14>
 80074c8:	6a03      	ldr	r3, [r0, #32]
 80074ca:	b90b      	cbnz	r3, 80074d0 <__swsetup_r+0x14>
 80074cc:	f7ff fe9a 	bl	8007204 <__sinit>
 80074d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d4:	0719      	lsls	r1, r3, #28
 80074d6:	d422      	bmi.n	800751e <__swsetup_r+0x62>
 80074d8:	06da      	lsls	r2, r3, #27
 80074da:	d407      	bmi.n	80074ec <__swsetup_r+0x30>
 80074dc:	2209      	movs	r2, #9
 80074de:	602a      	str	r2, [r5, #0]
 80074e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074e8:	81a3      	strh	r3, [r4, #12]
 80074ea:	e033      	b.n	8007554 <__swsetup_r+0x98>
 80074ec:	0758      	lsls	r0, r3, #29
 80074ee:	d512      	bpl.n	8007516 <__swsetup_r+0x5a>
 80074f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074f2:	b141      	cbz	r1, 8007506 <__swsetup_r+0x4a>
 80074f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074f8:	4299      	cmp	r1, r3
 80074fa:	d002      	beq.n	8007502 <__swsetup_r+0x46>
 80074fc:	4628      	mov	r0, r5
 80074fe:	f000 ff13 	bl	8008328 <_free_r>
 8007502:	2300      	movs	r3, #0
 8007504:	6363      	str	r3, [r4, #52]	@ 0x34
 8007506:	89a3      	ldrh	r3, [r4, #12]
 8007508:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800750c:	81a3      	strh	r3, [r4, #12]
 800750e:	2300      	movs	r3, #0
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	6923      	ldr	r3, [r4, #16]
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	89a3      	ldrh	r3, [r4, #12]
 8007518:	f043 0308 	orr.w	r3, r3, #8
 800751c:	81a3      	strh	r3, [r4, #12]
 800751e:	6923      	ldr	r3, [r4, #16]
 8007520:	b94b      	cbnz	r3, 8007536 <__swsetup_r+0x7a>
 8007522:	89a3      	ldrh	r3, [r4, #12]
 8007524:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800752c:	d003      	beq.n	8007536 <__swsetup_r+0x7a>
 800752e:	4621      	mov	r1, r4
 8007530:	4628      	mov	r0, r5
 8007532:	f001 fe34 	bl	800919e <__smakebuf_r>
 8007536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800753a:	f013 0201 	ands.w	r2, r3, #1
 800753e:	d00a      	beq.n	8007556 <__swsetup_r+0x9a>
 8007540:	2200      	movs	r2, #0
 8007542:	60a2      	str	r2, [r4, #8]
 8007544:	6962      	ldr	r2, [r4, #20]
 8007546:	4252      	negs	r2, r2
 8007548:	61a2      	str	r2, [r4, #24]
 800754a:	6922      	ldr	r2, [r4, #16]
 800754c:	b942      	cbnz	r2, 8007560 <__swsetup_r+0xa4>
 800754e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007552:	d1c5      	bne.n	80074e0 <__swsetup_r+0x24>
 8007554:	bd38      	pop	{r3, r4, r5, pc}
 8007556:	0799      	lsls	r1, r3, #30
 8007558:	bf58      	it	pl
 800755a:	6962      	ldrpl	r2, [r4, #20]
 800755c:	60a2      	str	r2, [r4, #8]
 800755e:	e7f4      	b.n	800754a <__swsetup_r+0x8e>
 8007560:	2000      	movs	r0, #0
 8007562:	e7f7      	b.n	8007554 <__swsetup_r+0x98>
 8007564:	20000044 	.word	0x20000044

08007568 <memset>:
 8007568:	4603      	mov	r3, r0
 800756a:	4402      	add	r2, r0
 800756c:	4293      	cmp	r3, r2
 800756e:	d100      	bne.n	8007572 <memset+0xa>
 8007570:	4770      	bx	lr
 8007572:	f803 1b01 	strb.w	r1, [r3], #1
 8007576:	e7f9      	b.n	800756c <memset+0x4>

08007578 <_localeconv_r>:
 8007578:	4800      	ldr	r0, [pc, #0]	@ (800757c <_localeconv_r+0x4>)
 800757a:	4770      	bx	lr
 800757c:	20000184 	.word	0x20000184

08007580 <_close_r>:
 8007580:	b538      	push	{r3, r4, r5, lr}
 8007582:	2300      	movs	r3, #0
 8007584:	4d05      	ldr	r5, [pc, #20]	@ (800759c <_close_r+0x1c>)
 8007586:	4604      	mov	r4, r0
 8007588:	4608      	mov	r0, r1
 800758a:	602b      	str	r3, [r5, #0]
 800758c:	f7fe fed0 	bl	8006330 <_close>
 8007590:	1c43      	adds	r3, r0, #1
 8007592:	d102      	bne.n	800759a <_close_r+0x1a>
 8007594:	682b      	ldr	r3, [r5, #0]
 8007596:	b103      	cbz	r3, 800759a <_close_r+0x1a>
 8007598:	6023      	str	r3, [r4, #0]
 800759a:	bd38      	pop	{r3, r4, r5, pc}
 800759c:	200005fc 	.word	0x200005fc

080075a0 <_lseek_r>:
 80075a0:	b538      	push	{r3, r4, r5, lr}
 80075a2:	4604      	mov	r4, r0
 80075a4:	4608      	mov	r0, r1
 80075a6:	4611      	mov	r1, r2
 80075a8:	2200      	movs	r2, #0
 80075aa:	4d05      	ldr	r5, [pc, #20]	@ (80075c0 <_lseek_r+0x20>)
 80075ac:	602a      	str	r2, [r5, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	f7fe fe7f 	bl	80062b2 <_lseek>
 80075b4:	1c43      	adds	r3, r0, #1
 80075b6:	d102      	bne.n	80075be <_lseek_r+0x1e>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	b103      	cbz	r3, 80075be <_lseek_r+0x1e>
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	bd38      	pop	{r3, r4, r5, pc}
 80075c0:	200005fc 	.word	0x200005fc

080075c4 <_read_r>:
 80075c4:	b538      	push	{r3, r4, r5, lr}
 80075c6:	4604      	mov	r4, r0
 80075c8:	4608      	mov	r0, r1
 80075ca:	4611      	mov	r1, r2
 80075cc:	2200      	movs	r2, #0
 80075ce:	4d05      	ldr	r5, [pc, #20]	@ (80075e4 <_read_r+0x20>)
 80075d0:	602a      	str	r2, [r5, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	f7fe fe17 	bl	8006206 <_read>
 80075d8:	1c43      	adds	r3, r0, #1
 80075da:	d102      	bne.n	80075e2 <_read_r+0x1e>
 80075dc:	682b      	ldr	r3, [r5, #0]
 80075de:	b103      	cbz	r3, 80075e2 <_read_r+0x1e>
 80075e0:	6023      	str	r3, [r4, #0]
 80075e2:	bd38      	pop	{r3, r4, r5, pc}
 80075e4:	200005fc 	.word	0x200005fc

080075e8 <_write_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4604      	mov	r4, r0
 80075ec:	4608      	mov	r0, r1
 80075ee:	4611      	mov	r1, r2
 80075f0:	2200      	movs	r2, #0
 80075f2:	4d05      	ldr	r5, [pc, #20]	@ (8007608 <_write_r+0x20>)
 80075f4:	602a      	str	r2, [r5, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	f7fe fe6d 	bl	80062d6 <_write>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	d102      	bne.n	8007606 <_write_r+0x1e>
 8007600:	682b      	ldr	r3, [r5, #0]
 8007602:	b103      	cbz	r3, 8007606 <_write_r+0x1e>
 8007604:	6023      	str	r3, [r4, #0]
 8007606:	bd38      	pop	{r3, r4, r5, pc}
 8007608:	200005fc 	.word	0x200005fc

0800760c <__errno>:
 800760c:	4b01      	ldr	r3, [pc, #4]	@ (8007614 <__errno+0x8>)
 800760e:	6818      	ldr	r0, [r3, #0]
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	20000044 	.word	0x20000044

08007618 <__libc_init_array>:
 8007618:	b570      	push	{r4, r5, r6, lr}
 800761a:	2600      	movs	r6, #0
 800761c:	4d0c      	ldr	r5, [pc, #48]	@ (8007650 <__libc_init_array+0x38>)
 800761e:	4c0d      	ldr	r4, [pc, #52]	@ (8007654 <__libc_init_array+0x3c>)
 8007620:	1b64      	subs	r4, r4, r5
 8007622:	10a4      	asrs	r4, r4, #2
 8007624:	42a6      	cmp	r6, r4
 8007626:	d109      	bne.n	800763c <__libc_init_array+0x24>
 8007628:	f002 f964 	bl	80098f4 <_init>
 800762c:	2600      	movs	r6, #0
 800762e:	4d0a      	ldr	r5, [pc, #40]	@ (8007658 <__libc_init_array+0x40>)
 8007630:	4c0a      	ldr	r4, [pc, #40]	@ (800765c <__libc_init_array+0x44>)
 8007632:	1b64      	subs	r4, r4, r5
 8007634:	10a4      	asrs	r4, r4, #2
 8007636:	42a6      	cmp	r6, r4
 8007638:	d105      	bne.n	8007646 <__libc_init_array+0x2e>
 800763a:	bd70      	pop	{r4, r5, r6, pc}
 800763c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007640:	4798      	blx	r3
 8007642:	3601      	adds	r6, #1
 8007644:	e7ee      	b.n	8007624 <__libc_init_array+0xc>
 8007646:	f855 3b04 	ldr.w	r3, [r5], #4
 800764a:	4798      	blx	r3
 800764c:	3601      	adds	r6, #1
 800764e:	e7f2      	b.n	8007636 <__libc_init_array+0x1e>
 8007650:	0800a1b0 	.word	0x0800a1b0
 8007654:	0800a1b0 	.word	0x0800a1b0
 8007658:	0800a1b0 	.word	0x0800a1b0
 800765c:	0800a1b4 	.word	0x0800a1b4

08007660 <__retarget_lock_init_recursive>:
 8007660:	4770      	bx	lr

08007662 <__retarget_lock_acquire_recursive>:
 8007662:	4770      	bx	lr

08007664 <__retarget_lock_release_recursive>:
 8007664:	4770      	bx	lr

08007666 <memchr>:
 8007666:	4603      	mov	r3, r0
 8007668:	b510      	push	{r4, lr}
 800766a:	b2c9      	uxtb	r1, r1
 800766c:	4402      	add	r2, r0
 800766e:	4293      	cmp	r3, r2
 8007670:	4618      	mov	r0, r3
 8007672:	d101      	bne.n	8007678 <memchr+0x12>
 8007674:	2000      	movs	r0, #0
 8007676:	e003      	b.n	8007680 <memchr+0x1a>
 8007678:	7804      	ldrb	r4, [r0, #0]
 800767a:	3301      	adds	r3, #1
 800767c:	428c      	cmp	r4, r1
 800767e:	d1f6      	bne.n	800766e <memchr+0x8>
 8007680:	bd10      	pop	{r4, pc}

08007682 <quorem>:
 8007682:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007686:	6903      	ldr	r3, [r0, #16]
 8007688:	690c      	ldr	r4, [r1, #16]
 800768a:	4607      	mov	r7, r0
 800768c:	42a3      	cmp	r3, r4
 800768e:	db7e      	blt.n	800778e <quorem+0x10c>
 8007690:	3c01      	subs	r4, #1
 8007692:	00a3      	lsls	r3, r4, #2
 8007694:	f100 0514 	add.w	r5, r0, #20
 8007698:	f101 0814 	add.w	r8, r1, #20
 800769c:	9300      	str	r3, [sp, #0]
 800769e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076a2:	9301      	str	r3, [sp, #4]
 80076a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80076a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076ac:	3301      	adds	r3, #1
 80076ae:	429a      	cmp	r2, r3
 80076b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80076b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80076b8:	d32e      	bcc.n	8007718 <quorem+0x96>
 80076ba:	f04f 0a00 	mov.w	sl, #0
 80076be:	46c4      	mov	ip, r8
 80076c0:	46ae      	mov	lr, r5
 80076c2:	46d3      	mov	fp, sl
 80076c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80076c8:	b298      	uxth	r0, r3
 80076ca:	fb06 a000 	mla	r0, r6, r0, sl
 80076ce:	0c1b      	lsrs	r3, r3, #16
 80076d0:	0c02      	lsrs	r2, r0, #16
 80076d2:	fb06 2303 	mla	r3, r6, r3, r2
 80076d6:	f8de 2000 	ldr.w	r2, [lr]
 80076da:	b280      	uxth	r0, r0
 80076dc:	b292      	uxth	r2, r2
 80076de:	1a12      	subs	r2, r2, r0
 80076e0:	445a      	add	r2, fp
 80076e2:	f8de 0000 	ldr.w	r0, [lr]
 80076e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80076f0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80076f4:	b292      	uxth	r2, r2
 80076f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80076fa:	45e1      	cmp	r9, ip
 80076fc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007700:	f84e 2b04 	str.w	r2, [lr], #4
 8007704:	d2de      	bcs.n	80076c4 <quorem+0x42>
 8007706:	9b00      	ldr	r3, [sp, #0]
 8007708:	58eb      	ldr	r3, [r5, r3]
 800770a:	b92b      	cbnz	r3, 8007718 <quorem+0x96>
 800770c:	9b01      	ldr	r3, [sp, #4]
 800770e:	3b04      	subs	r3, #4
 8007710:	429d      	cmp	r5, r3
 8007712:	461a      	mov	r2, r3
 8007714:	d32f      	bcc.n	8007776 <quorem+0xf4>
 8007716:	613c      	str	r4, [r7, #16]
 8007718:	4638      	mov	r0, r7
 800771a:	f001 f97b 	bl	8008a14 <__mcmp>
 800771e:	2800      	cmp	r0, #0
 8007720:	db25      	blt.n	800776e <quorem+0xec>
 8007722:	4629      	mov	r1, r5
 8007724:	2000      	movs	r0, #0
 8007726:	f858 2b04 	ldr.w	r2, [r8], #4
 800772a:	f8d1 c000 	ldr.w	ip, [r1]
 800772e:	fa1f fe82 	uxth.w	lr, r2
 8007732:	fa1f f38c 	uxth.w	r3, ip
 8007736:	eba3 030e 	sub.w	r3, r3, lr
 800773a:	4403      	add	r3, r0
 800773c:	0c12      	lsrs	r2, r2, #16
 800773e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007742:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007746:	b29b      	uxth	r3, r3
 8007748:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800774c:	45c1      	cmp	r9, r8
 800774e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007752:	f841 3b04 	str.w	r3, [r1], #4
 8007756:	d2e6      	bcs.n	8007726 <quorem+0xa4>
 8007758:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800775c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007760:	b922      	cbnz	r2, 800776c <quorem+0xea>
 8007762:	3b04      	subs	r3, #4
 8007764:	429d      	cmp	r5, r3
 8007766:	461a      	mov	r2, r3
 8007768:	d30b      	bcc.n	8007782 <quorem+0x100>
 800776a:	613c      	str	r4, [r7, #16]
 800776c:	3601      	adds	r6, #1
 800776e:	4630      	mov	r0, r6
 8007770:	b003      	add	sp, #12
 8007772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007776:	6812      	ldr	r2, [r2, #0]
 8007778:	3b04      	subs	r3, #4
 800777a:	2a00      	cmp	r2, #0
 800777c:	d1cb      	bne.n	8007716 <quorem+0x94>
 800777e:	3c01      	subs	r4, #1
 8007780:	e7c6      	b.n	8007710 <quorem+0x8e>
 8007782:	6812      	ldr	r2, [r2, #0]
 8007784:	3b04      	subs	r3, #4
 8007786:	2a00      	cmp	r2, #0
 8007788:	d1ef      	bne.n	800776a <quorem+0xe8>
 800778a:	3c01      	subs	r4, #1
 800778c:	e7ea      	b.n	8007764 <quorem+0xe2>
 800778e:	2000      	movs	r0, #0
 8007790:	e7ee      	b.n	8007770 <quorem+0xee>
 8007792:	0000      	movs	r0, r0
 8007794:	0000      	movs	r0, r0
	...

08007798 <_dtoa_r>:
 8007798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779c:	4614      	mov	r4, r2
 800779e:	461d      	mov	r5, r3
 80077a0:	69c7      	ldr	r7, [r0, #28]
 80077a2:	b097      	sub	sp, #92	@ 0x5c
 80077a4:	4683      	mov	fp, r0
 80077a6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80077aa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80077ac:	b97f      	cbnz	r7, 80077ce <_dtoa_r+0x36>
 80077ae:	2010      	movs	r0, #16
 80077b0:	f000 fe02 	bl	80083b8 <malloc>
 80077b4:	4602      	mov	r2, r0
 80077b6:	f8cb 001c 	str.w	r0, [fp, #28]
 80077ba:	b920      	cbnz	r0, 80077c6 <_dtoa_r+0x2e>
 80077bc:	21ef      	movs	r1, #239	@ 0xef
 80077be:	4ba8      	ldr	r3, [pc, #672]	@ (8007a60 <_dtoa_r+0x2c8>)
 80077c0:	48a8      	ldr	r0, [pc, #672]	@ (8007a64 <_dtoa_r+0x2cc>)
 80077c2:	f001 fd83 	bl	80092cc <__assert_func>
 80077c6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80077ca:	6007      	str	r7, [r0, #0]
 80077cc:	60c7      	str	r7, [r0, #12]
 80077ce:	f8db 301c 	ldr.w	r3, [fp, #28]
 80077d2:	6819      	ldr	r1, [r3, #0]
 80077d4:	b159      	cbz	r1, 80077ee <_dtoa_r+0x56>
 80077d6:	685a      	ldr	r2, [r3, #4]
 80077d8:	2301      	movs	r3, #1
 80077da:	4093      	lsls	r3, r2
 80077dc:	604a      	str	r2, [r1, #4]
 80077de:	608b      	str	r3, [r1, #8]
 80077e0:	4658      	mov	r0, fp
 80077e2:	f000 fedf 	bl	80085a4 <_Bfree>
 80077e6:	2200      	movs	r2, #0
 80077e8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80077ec:	601a      	str	r2, [r3, #0]
 80077ee:	1e2b      	subs	r3, r5, #0
 80077f0:	bfaf      	iteee	ge
 80077f2:	2300      	movge	r3, #0
 80077f4:	2201      	movlt	r2, #1
 80077f6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80077fa:	9303      	strlt	r3, [sp, #12]
 80077fc:	bfa8      	it	ge
 80077fe:	6033      	strge	r3, [r6, #0]
 8007800:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007804:	4b98      	ldr	r3, [pc, #608]	@ (8007a68 <_dtoa_r+0x2d0>)
 8007806:	bfb8      	it	lt
 8007808:	6032      	strlt	r2, [r6, #0]
 800780a:	ea33 0308 	bics.w	r3, r3, r8
 800780e:	d112      	bne.n	8007836 <_dtoa_r+0x9e>
 8007810:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007814:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007816:	6013      	str	r3, [r2, #0]
 8007818:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800781c:	4323      	orrs	r3, r4
 800781e:	f000 8550 	beq.w	80082c2 <_dtoa_r+0xb2a>
 8007822:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007824:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007a6c <_dtoa_r+0x2d4>
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 8552 	beq.w	80082d2 <_dtoa_r+0xb3a>
 800782e:	f10a 0303 	add.w	r3, sl, #3
 8007832:	f000 bd4c 	b.w	80082ce <_dtoa_r+0xb36>
 8007836:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800783a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800783e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007842:	2200      	movs	r2, #0
 8007844:	2300      	movs	r3, #0
 8007846:	f7f9 f8af 	bl	80009a8 <__aeabi_dcmpeq>
 800784a:	4607      	mov	r7, r0
 800784c:	b158      	cbz	r0, 8007866 <_dtoa_r+0xce>
 800784e:	2301      	movs	r3, #1
 8007850:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007852:	6013      	str	r3, [r2, #0]
 8007854:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007856:	b113      	cbz	r3, 800785e <_dtoa_r+0xc6>
 8007858:	4b85      	ldr	r3, [pc, #532]	@ (8007a70 <_dtoa_r+0x2d8>)
 800785a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800785c:	6013      	str	r3, [r2, #0]
 800785e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007a74 <_dtoa_r+0x2dc>
 8007862:	f000 bd36 	b.w	80082d2 <_dtoa_r+0xb3a>
 8007866:	ab14      	add	r3, sp, #80	@ 0x50
 8007868:	9301      	str	r3, [sp, #4]
 800786a:	ab15      	add	r3, sp, #84	@ 0x54
 800786c:	9300      	str	r3, [sp, #0]
 800786e:	4658      	mov	r0, fp
 8007870:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007874:	f001 f97e 	bl	8008b74 <__d2b>
 8007878:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800787c:	4681      	mov	r9, r0
 800787e:	2e00      	cmp	r6, #0
 8007880:	d077      	beq.n	8007972 <_dtoa_r+0x1da>
 8007882:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007886:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007888:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800788c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007890:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007894:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007898:	9712      	str	r7, [sp, #72]	@ 0x48
 800789a:	4619      	mov	r1, r3
 800789c:	2200      	movs	r2, #0
 800789e:	4b76      	ldr	r3, [pc, #472]	@ (8007a78 <_dtoa_r+0x2e0>)
 80078a0:	f7f8 fc62 	bl	8000168 <__aeabi_dsub>
 80078a4:	a368      	add	r3, pc, #416	@ (adr r3, 8007a48 <_dtoa_r+0x2b0>)
 80078a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078aa:	f7f8 fe15 	bl	80004d8 <__aeabi_dmul>
 80078ae:	a368      	add	r3, pc, #416	@ (adr r3, 8007a50 <_dtoa_r+0x2b8>)
 80078b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b4:	f7f8 fc5a 	bl	800016c <__adddf3>
 80078b8:	4604      	mov	r4, r0
 80078ba:	4630      	mov	r0, r6
 80078bc:	460d      	mov	r5, r1
 80078be:	f7f8 fda1 	bl	8000404 <__aeabi_i2d>
 80078c2:	a365      	add	r3, pc, #404	@ (adr r3, 8007a58 <_dtoa_r+0x2c0>)
 80078c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c8:	f7f8 fe06 	bl	80004d8 <__aeabi_dmul>
 80078cc:	4602      	mov	r2, r0
 80078ce:	460b      	mov	r3, r1
 80078d0:	4620      	mov	r0, r4
 80078d2:	4629      	mov	r1, r5
 80078d4:	f7f8 fc4a 	bl	800016c <__adddf3>
 80078d8:	4604      	mov	r4, r0
 80078da:	460d      	mov	r5, r1
 80078dc:	f7f9 f8ac 	bl	8000a38 <__aeabi_d2iz>
 80078e0:	2200      	movs	r2, #0
 80078e2:	4607      	mov	r7, r0
 80078e4:	2300      	movs	r3, #0
 80078e6:	4620      	mov	r0, r4
 80078e8:	4629      	mov	r1, r5
 80078ea:	f7f9 f867 	bl	80009bc <__aeabi_dcmplt>
 80078ee:	b140      	cbz	r0, 8007902 <_dtoa_r+0x16a>
 80078f0:	4638      	mov	r0, r7
 80078f2:	f7f8 fd87 	bl	8000404 <__aeabi_i2d>
 80078f6:	4622      	mov	r2, r4
 80078f8:	462b      	mov	r3, r5
 80078fa:	f7f9 f855 	bl	80009a8 <__aeabi_dcmpeq>
 80078fe:	b900      	cbnz	r0, 8007902 <_dtoa_r+0x16a>
 8007900:	3f01      	subs	r7, #1
 8007902:	2f16      	cmp	r7, #22
 8007904:	d853      	bhi.n	80079ae <_dtoa_r+0x216>
 8007906:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800790a:	4b5c      	ldr	r3, [pc, #368]	@ (8007a7c <_dtoa_r+0x2e4>)
 800790c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007914:	f7f9 f852 	bl	80009bc <__aeabi_dcmplt>
 8007918:	2800      	cmp	r0, #0
 800791a:	d04a      	beq.n	80079b2 <_dtoa_r+0x21a>
 800791c:	2300      	movs	r3, #0
 800791e:	3f01      	subs	r7, #1
 8007920:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007922:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007924:	1b9b      	subs	r3, r3, r6
 8007926:	1e5a      	subs	r2, r3, #1
 8007928:	bf46      	itte	mi
 800792a:	f1c3 0801 	rsbmi	r8, r3, #1
 800792e:	2300      	movmi	r3, #0
 8007930:	f04f 0800 	movpl.w	r8, #0
 8007934:	9209      	str	r2, [sp, #36]	@ 0x24
 8007936:	bf48      	it	mi
 8007938:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800793a:	2f00      	cmp	r7, #0
 800793c:	db3b      	blt.n	80079b6 <_dtoa_r+0x21e>
 800793e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007940:	970e      	str	r7, [sp, #56]	@ 0x38
 8007942:	443b      	add	r3, r7
 8007944:	9309      	str	r3, [sp, #36]	@ 0x24
 8007946:	2300      	movs	r3, #0
 8007948:	930a      	str	r3, [sp, #40]	@ 0x28
 800794a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800794c:	2b09      	cmp	r3, #9
 800794e:	d866      	bhi.n	8007a1e <_dtoa_r+0x286>
 8007950:	2b05      	cmp	r3, #5
 8007952:	bfc4      	itt	gt
 8007954:	3b04      	subgt	r3, #4
 8007956:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007958:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800795a:	bfc8      	it	gt
 800795c:	2400      	movgt	r4, #0
 800795e:	f1a3 0302 	sub.w	r3, r3, #2
 8007962:	bfd8      	it	le
 8007964:	2401      	movle	r4, #1
 8007966:	2b03      	cmp	r3, #3
 8007968:	d864      	bhi.n	8007a34 <_dtoa_r+0x29c>
 800796a:	e8df f003 	tbb	[pc, r3]
 800796e:	382b      	.short	0x382b
 8007970:	5636      	.short	0x5636
 8007972:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007976:	441e      	add	r6, r3
 8007978:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800797c:	2b20      	cmp	r3, #32
 800797e:	bfc1      	itttt	gt
 8007980:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007984:	fa08 f803 	lslgt.w	r8, r8, r3
 8007988:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800798c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007990:	bfd6      	itet	le
 8007992:	f1c3 0320 	rsble	r3, r3, #32
 8007996:	ea48 0003 	orrgt.w	r0, r8, r3
 800799a:	fa04 f003 	lslle.w	r0, r4, r3
 800799e:	f7f8 fd21 	bl	80003e4 <__aeabi_ui2d>
 80079a2:	2201      	movs	r2, #1
 80079a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80079a8:	3e01      	subs	r6, #1
 80079aa:	9212      	str	r2, [sp, #72]	@ 0x48
 80079ac:	e775      	b.n	800789a <_dtoa_r+0x102>
 80079ae:	2301      	movs	r3, #1
 80079b0:	e7b6      	b.n	8007920 <_dtoa_r+0x188>
 80079b2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80079b4:	e7b5      	b.n	8007922 <_dtoa_r+0x18a>
 80079b6:	427b      	negs	r3, r7
 80079b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80079ba:	2300      	movs	r3, #0
 80079bc:	eba8 0807 	sub.w	r8, r8, r7
 80079c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80079c2:	e7c2      	b.n	800794a <_dtoa_r+0x1b2>
 80079c4:	2300      	movs	r3, #0
 80079c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	dc35      	bgt.n	8007a3a <_dtoa_r+0x2a2>
 80079ce:	2301      	movs	r3, #1
 80079d0:	461a      	mov	r2, r3
 80079d2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80079d6:	9221      	str	r2, [sp, #132]	@ 0x84
 80079d8:	e00b      	b.n	80079f2 <_dtoa_r+0x25a>
 80079da:	2301      	movs	r3, #1
 80079dc:	e7f3      	b.n	80079c6 <_dtoa_r+0x22e>
 80079de:	2300      	movs	r3, #0
 80079e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80079e4:	18fb      	adds	r3, r7, r3
 80079e6:	9308      	str	r3, [sp, #32]
 80079e8:	3301      	adds	r3, #1
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	9307      	str	r3, [sp, #28]
 80079ee:	bfb8      	it	lt
 80079f0:	2301      	movlt	r3, #1
 80079f2:	2100      	movs	r1, #0
 80079f4:	2204      	movs	r2, #4
 80079f6:	f8db 001c 	ldr.w	r0, [fp, #28]
 80079fa:	f102 0514 	add.w	r5, r2, #20
 80079fe:	429d      	cmp	r5, r3
 8007a00:	d91f      	bls.n	8007a42 <_dtoa_r+0x2aa>
 8007a02:	6041      	str	r1, [r0, #4]
 8007a04:	4658      	mov	r0, fp
 8007a06:	f000 fd8d 	bl	8008524 <_Balloc>
 8007a0a:	4682      	mov	sl, r0
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	d139      	bne.n	8007a84 <_dtoa_r+0x2ec>
 8007a10:	4602      	mov	r2, r0
 8007a12:	f240 11af 	movw	r1, #431	@ 0x1af
 8007a16:	4b1a      	ldr	r3, [pc, #104]	@ (8007a80 <_dtoa_r+0x2e8>)
 8007a18:	e6d2      	b.n	80077c0 <_dtoa_r+0x28>
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e7e0      	b.n	80079e0 <_dtoa_r+0x248>
 8007a1e:	2401      	movs	r4, #1
 8007a20:	2300      	movs	r3, #0
 8007a22:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a24:	9320      	str	r3, [sp, #128]	@ 0x80
 8007a26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007a30:	2312      	movs	r3, #18
 8007a32:	e7d0      	b.n	80079d6 <_dtoa_r+0x23e>
 8007a34:	2301      	movs	r3, #1
 8007a36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a38:	e7f5      	b.n	8007a26 <_dtoa_r+0x28e>
 8007a3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a3c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007a40:	e7d7      	b.n	80079f2 <_dtoa_r+0x25a>
 8007a42:	3101      	adds	r1, #1
 8007a44:	0052      	lsls	r2, r2, #1
 8007a46:	e7d8      	b.n	80079fa <_dtoa_r+0x262>
 8007a48:	636f4361 	.word	0x636f4361
 8007a4c:	3fd287a7 	.word	0x3fd287a7
 8007a50:	8b60c8b3 	.word	0x8b60c8b3
 8007a54:	3fc68a28 	.word	0x3fc68a28
 8007a58:	509f79fb 	.word	0x509f79fb
 8007a5c:	3fd34413 	.word	0x3fd34413
 8007a60:	08009e43 	.word	0x08009e43
 8007a64:	08009e5a 	.word	0x08009e5a
 8007a68:	7ff00000 	.word	0x7ff00000
 8007a6c:	08009e3f 	.word	0x08009e3f
 8007a70:	08009e13 	.word	0x08009e13
 8007a74:	08009e12 	.word	0x08009e12
 8007a78:	3ff80000 	.word	0x3ff80000
 8007a7c:	08009f50 	.word	0x08009f50
 8007a80:	08009eb2 	.word	0x08009eb2
 8007a84:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007a88:	6018      	str	r0, [r3, #0]
 8007a8a:	9b07      	ldr	r3, [sp, #28]
 8007a8c:	2b0e      	cmp	r3, #14
 8007a8e:	f200 80a4 	bhi.w	8007bda <_dtoa_r+0x442>
 8007a92:	2c00      	cmp	r4, #0
 8007a94:	f000 80a1 	beq.w	8007bda <_dtoa_r+0x442>
 8007a98:	2f00      	cmp	r7, #0
 8007a9a:	dd33      	ble.n	8007b04 <_dtoa_r+0x36c>
 8007a9c:	4b86      	ldr	r3, [pc, #536]	@ (8007cb8 <_dtoa_r+0x520>)
 8007a9e:	f007 020f 	and.w	r2, r7, #15
 8007aa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007aa6:	05f8      	lsls	r0, r7, #23
 8007aa8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007aac:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ab0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007ab4:	d516      	bpl.n	8007ae4 <_dtoa_r+0x34c>
 8007ab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007aba:	4b80      	ldr	r3, [pc, #512]	@ (8007cbc <_dtoa_r+0x524>)
 8007abc:	2603      	movs	r6, #3
 8007abe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ac2:	f7f8 fe33 	bl	800072c <__aeabi_ddiv>
 8007ac6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007aca:	f004 040f 	and.w	r4, r4, #15
 8007ace:	4d7b      	ldr	r5, [pc, #492]	@ (8007cbc <_dtoa_r+0x524>)
 8007ad0:	b954      	cbnz	r4, 8007ae8 <_dtoa_r+0x350>
 8007ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ada:	f7f8 fe27 	bl	800072c <__aeabi_ddiv>
 8007ade:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ae2:	e028      	b.n	8007b36 <_dtoa_r+0x39e>
 8007ae4:	2602      	movs	r6, #2
 8007ae6:	e7f2      	b.n	8007ace <_dtoa_r+0x336>
 8007ae8:	07e1      	lsls	r1, r4, #31
 8007aea:	d508      	bpl.n	8007afe <_dtoa_r+0x366>
 8007aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007af0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007af4:	f7f8 fcf0 	bl	80004d8 <__aeabi_dmul>
 8007af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007afc:	3601      	adds	r6, #1
 8007afe:	1064      	asrs	r4, r4, #1
 8007b00:	3508      	adds	r5, #8
 8007b02:	e7e5      	b.n	8007ad0 <_dtoa_r+0x338>
 8007b04:	f000 80d2 	beq.w	8007cac <_dtoa_r+0x514>
 8007b08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b0c:	427c      	negs	r4, r7
 8007b0e:	4b6a      	ldr	r3, [pc, #424]	@ (8007cb8 <_dtoa_r+0x520>)
 8007b10:	f004 020f 	and.w	r2, r4, #15
 8007b14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1c:	f7f8 fcdc 	bl	80004d8 <__aeabi_dmul>
 8007b20:	2602      	movs	r6, #2
 8007b22:	2300      	movs	r3, #0
 8007b24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b28:	4d64      	ldr	r5, [pc, #400]	@ (8007cbc <_dtoa_r+0x524>)
 8007b2a:	1124      	asrs	r4, r4, #4
 8007b2c:	2c00      	cmp	r4, #0
 8007b2e:	f040 80b2 	bne.w	8007c96 <_dtoa_r+0x4fe>
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1d3      	bne.n	8007ade <_dtoa_r+0x346>
 8007b36:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f000 80b7 	beq.w	8007cb0 <_dtoa_r+0x518>
 8007b42:	2200      	movs	r2, #0
 8007b44:	4620      	mov	r0, r4
 8007b46:	4629      	mov	r1, r5
 8007b48:	4b5d      	ldr	r3, [pc, #372]	@ (8007cc0 <_dtoa_r+0x528>)
 8007b4a:	f7f8 ff37 	bl	80009bc <__aeabi_dcmplt>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	f000 80ae 	beq.w	8007cb0 <_dtoa_r+0x518>
 8007b54:	9b07      	ldr	r3, [sp, #28]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f000 80aa 	beq.w	8007cb0 <_dtoa_r+0x518>
 8007b5c:	9b08      	ldr	r3, [sp, #32]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	dd37      	ble.n	8007bd2 <_dtoa_r+0x43a>
 8007b62:	1e7b      	subs	r3, r7, #1
 8007b64:	4620      	mov	r0, r4
 8007b66:	9304      	str	r3, [sp, #16]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	4629      	mov	r1, r5
 8007b6c:	4b55      	ldr	r3, [pc, #340]	@ (8007cc4 <_dtoa_r+0x52c>)
 8007b6e:	f7f8 fcb3 	bl	80004d8 <__aeabi_dmul>
 8007b72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b76:	9c08      	ldr	r4, [sp, #32]
 8007b78:	3601      	adds	r6, #1
 8007b7a:	4630      	mov	r0, r6
 8007b7c:	f7f8 fc42 	bl	8000404 <__aeabi_i2d>
 8007b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b84:	f7f8 fca8 	bl	80004d8 <__aeabi_dmul>
 8007b88:	2200      	movs	r2, #0
 8007b8a:	4b4f      	ldr	r3, [pc, #316]	@ (8007cc8 <_dtoa_r+0x530>)
 8007b8c:	f7f8 faee 	bl	800016c <__adddf3>
 8007b90:	4605      	mov	r5, r0
 8007b92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007b96:	2c00      	cmp	r4, #0
 8007b98:	f040 809a 	bne.w	8007cd0 <_dtoa_r+0x538>
 8007b9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8007ccc <_dtoa_r+0x534>)
 8007ba4:	f7f8 fae0 	bl	8000168 <__aeabi_dsub>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	460b      	mov	r3, r1
 8007bac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007bb0:	462a      	mov	r2, r5
 8007bb2:	4633      	mov	r3, r6
 8007bb4:	f7f8 ff20 	bl	80009f8 <__aeabi_dcmpgt>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	f040 828e 	bne.w	80080da <_dtoa_r+0x942>
 8007bbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bc2:	462a      	mov	r2, r5
 8007bc4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007bc8:	f7f8 fef8 	bl	80009bc <__aeabi_dcmplt>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	f040 8127 	bne.w	8007e20 <_dtoa_r+0x688>
 8007bd2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007bd6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007bda:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	f2c0 8163 	blt.w	8007ea8 <_dtoa_r+0x710>
 8007be2:	2f0e      	cmp	r7, #14
 8007be4:	f300 8160 	bgt.w	8007ea8 <_dtoa_r+0x710>
 8007be8:	4b33      	ldr	r3, [pc, #204]	@ (8007cb8 <_dtoa_r+0x520>)
 8007bea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007bee:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007bf2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007bf6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	da03      	bge.n	8007c04 <_dtoa_r+0x46c>
 8007bfc:	9b07      	ldr	r3, [sp, #28]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f340 8100 	ble.w	8007e04 <_dtoa_r+0x66c>
 8007c04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c08:	4656      	mov	r6, sl
 8007c0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c0e:	4620      	mov	r0, r4
 8007c10:	4629      	mov	r1, r5
 8007c12:	f7f8 fd8b 	bl	800072c <__aeabi_ddiv>
 8007c16:	f7f8 ff0f 	bl	8000a38 <__aeabi_d2iz>
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	f7f8 fbf2 	bl	8000404 <__aeabi_i2d>
 8007c20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c24:	f7f8 fc58 	bl	80004d8 <__aeabi_dmul>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	4629      	mov	r1, r5
 8007c30:	f7f8 fa9a 	bl	8000168 <__aeabi_dsub>
 8007c34:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007c38:	9d07      	ldr	r5, [sp, #28]
 8007c3a:	f806 4b01 	strb.w	r4, [r6], #1
 8007c3e:	eba6 040a 	sub.w	r4, r6, sl
 8007c42:	42a5      	cmp	r5, r4
 8007c44:	4602      	mov	r2, r0
 8007c46:	460b      	mov	r3, r1
 8007c48:	f040 8116 	bne.w	8007e78 <_dtoa_r+0x6e0>
 8007c4c:	f7f8 fa8e 	bl	800016c <__adddf3>
 8007c50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c54:	4604      	mov	r4, r0
 8007c56:	460d      	mov	r5, r1
 8007c58:	f7f8 fece 	bl	80009f8 <__aeabi_dcmpgt>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	f040 80f8 	bne.w	8007e52 <_dtoa_r+0x6ba>
 8007c62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c66:	4620      	mov	r0, r4
 8007c68:	4629      	mov	r1, r5
 8007c6a:	f7f8 fe9d 	bl	80009a8 <__aeabi_dcmpeq>
 8007c6e:	b118      	cbz	r0, 8007c78 <_dtoa_r+0x4e0>
 8007c70:	f018 0f01 	tst.w	r8, #1
 8007c74:	f040 80ed 	bne.w	8007e52 <_dtoa_r+0x6ba>
 8007c78:	4649      	mov	r1, r9
 8007c7a:	4658      	mov	r0, fp
 8007c7c:	f000 fc92 	bl	80085a4 <_Bfree>
 8007c80:	2300      	movs	r3, #0
 8007c82:	7033      	strb	r3, [r6, #0]
 8007c84:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007c86:	3701      	adds	r7, #1
 8007c88:	601f      	str	r7, [r3, #0]
 8007c8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f000 8320 	beq.w	80082d2 <_dtoa_r+0xb3a>
 8007c92:	601e      	str	r6, [r3, #0]
 8007c94:	e31d      	b.n	80082d2 <_dtoa_r+0xb3a>
 8007c96:	07e2      	lsls	r2, r4, #31
 8007c98:	d505      	bpl.n	8007ca6 <_dtoa_r+0x50e>
 8007c9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c9e:	f7f8 fc1b 	bl	80004d8 <__aeabi_dmul>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	3601      	adds	r6, #1
 8007ca6:	1064      	asrs	r4, r4, #1
 8007ca8:	3508      	adds	r5, #8
 8007caa:	e73f      	b.n	8007b2c <_dtoa_r+0x394>
 8007cac:	2602      	movs	r6, #2
 8007cae:	e742      	b.n	8007b36 <_dtoa_r+0x39e>
 8007cb0:	9c07      	ldr	r4, [sp, #28]
 8007cb2:	9704      	str	r7, [sp, #16]
 8007cb4:	e761      	b.n	8007b7a <_dtoa_r+0x3e2>
 8007cb6:	bf00      	nop
 8007cb8:	08009f50 	.word	0x08009f50
 8007cbc:	08009f28 	.word	0x08009f28
 8007cc0:	3ff00000 	.word	0x3ff00000
 8007cc4:	40240000 	.word	0x40240000
 8007cc8:	401c0000 	.word	0x401c0000
 8007ccc:	40140000 	.word	0x40140000
 8007cd0:	4b70      	ldr	r3, [pc, #448]	@ (8007e94 <_dtoa_r+0x6fc>)
 8007cd2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007cd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007cdc:	4454      	add	r4, sl
 8007cde:	2900      	cmp	r1, #0
 8007ce0:	d045      	beq.n	8007d6e <_dtoa_r+0x5d6>
 8007ce2:	2000      	movs	r0, #0
 8007ce4:	496c      	ldr	r1, [pc, #432]	@ (8007e98 <_dtoa_r+0x700>)
 8007ce6:	f7f8 fd21 	bl	800072c <__aeabi_ddiv>
 8007cea:	4633      	mov	r3, r6
 8007cec:	462a      	mov	r2, r5
 8007cee:	f7f8 fa3b 	bl	8000168 <__aeabi_dsub>
 8007cf2:	4656      	mov	r6, sl
 8007cf4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007cf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cfc:	f7f8 fe9c 	bl	8000a38 <__aeabi_d2iz>
 8007d00:	4605      	mov	r5, r0
 8007d02:	f7f8 fb7f 	bl	8000404 <__aeabi_i2d>
 8007d06:	4602      	mov	r2, r0
 8007d08:	460b      	mov	r3, r1
 8007d0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d0e:	f7f8 fa2b 	bl	8000168 <__aeabi_dsub>
 8007d12:	4602      	mov	r2, r0
 8007d14:	460b      	mov	r3, r1
 8007d16:	3530      	adds	r5, #48	@ 0x30
 8007d18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d1c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d20:	f806 5b01 	strb.w	r5, [r6], #1
 8007d24:	f7f8 fe4a 	bl	80009bc <__aeabi_dcmplt>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	d163      	bne.n	8007df4 <_dtoa_r+0x65c>
 8007d2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d30:	2000      	movs	r0, #0
 8007d32:	495a      	ldr	r1, [pc, #360]	@ (8007e9c <_dtoa_r+0x704>)
 8007d34:	f7f8 fa18 	bl	8000168 <__aeabi_dsub>
 8007d38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d3c:	f7f8 fe3e 	bl	80009bc <__aeabi_dcmplt>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	f040 8087 	bne.w	8007e54 <_dtoa_r+0x6bc>
 8007d46:	42a6      	cmp	r6, r4
 8007d48:	f43f af43 	beq.w	8007bd2 <_dtoa_r+0x43a>
 8007d4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d50:	2200      	movs	r2, #0
 8007d52:	4b53      	ldr	r3, [pc, #332]	@ (8007ea0 <_dtoa_r+0x708>)
 8007d54:	f7f8 fbc0 	bl	80004d8 <__aeabi_dmul>
 8007d58:	2200      	movs	r2, #0
 8007d5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d62:	4b4f      	ldr	r3, [pc, #316]	@ (8007ea0 <_dtoa_r+0x708>)
 8007d64:	f7f8 fbb8 	bl	80004d8 <__aeabi_dmul>
 8007d68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d6c:	e7c4      	b.n	8007cf8 <_dtoa_r+0x560>
 8007d6e:	4631      	mov	r1, r6
 8007d70:	4628      	mov	r0, r5
 8007d72:	f7f8 fbb1 	bl	80004d8 <__aeabi_dmul>
 8007d76:	4656      	mov	r6, sl
 8007d78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d7c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d82:	f7f8 fe59 	bl	8000a38 <__aeabi_d2iz>
 8007d86:	4605      	mov	r5, r0
 8007d88:	f7f8 fb3c 	bl	8000404 <__aeabi_i2d>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d94:	f7f8 f9e8 	bl	8000168 <__aeabi_dsub>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	3530      	adds	r5, #48	@ 0x30
 8007d9e:	f806 5b01 	strb.w	r5, [r6], #1
 8007da2:	42a6      	cmp	r6, r4
 8007da4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007da8:	f04f 0200 	mov.w	r2, #0
 8007dac:	d124      	bne.n	8007df8 <_dtoa_r+0x660>
 8007dae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007db2:	4b39      	ldr	r3, [pc, #228]	@ (8007e98 <_dtoa_r+0x700>)
 8007db4:	f7f8 f9da 	bl	800016c <__adddf3>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dc0:	f7f8 fe1a 	bl	80009f8 <__aeabi_dcmpgt>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	d145      	bne.n	8007e54 <_dtoa_r+0x6bc>
 8007dc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007dcc:	2000      	movs	r0, #0
 8007dce:	4932      	ldr	r1, [pc, #200]	@ (8007e98 <_dtoa_r+0x700>)
 8007dd0:	f7f8 f9ca 	bl	8000168 <__aeabi_dsub>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ddc:	f7f8 fdee 	bl	80009bc <__aeabi_dcmplt>
 8007de0:	2800      	cmp	r0, #0
 8007de2:	f43f aef6 	beq.w	8007bd2 <_dtoa_r+0x43a>
 8007de6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007de8:	1e73      	subs	r3, r6, #1
 8007dea:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007dec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007df0:	2b30      	cmp	r3, #48	@ 0x30
 8007df2:	d0f8      	beq.n	8007de6 <_dtoa_r+0x64e>
 8007df4:	9f04      	ldr	r7, [sp, #16]
 8007df6:	e73f      	b.n	8007c78 <_dtoa_r+0x4e0>
 8007df8:	4b29      	ldr	r3, [pc, #164]	@ (8007ea0 <_dtoa_r+0x708>)
 8007dfa:	f7f8 fb6d 	bl	80004d8 <__aeabi_dmul>
 8007dfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e02:	e7bc      	b.n	8007d7e <_dtoa_r+0x5e6>
 8007e04:	d10c      	bne.n	8007e20 <_dtoa_r+0x688>
 8007e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	4b25      	ldr	r3, [pc, #148]	@ (8007ea4 <_dtoa_r+0x70c>)
 8007e0e:	f7f8 fb63 	bl	80004d8 <__aeabi_dmul>
 8007e12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e16:	f7f8 fde5 	bl	80009e4 <__aeabi_dcmpge>
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	f000 815b 	beq.w	80080d6 <_dtoa_r+0x93e>
 8007e20:	2400      	movs	r4, #0
 8007e22:	4625      	mov	r5, r4
 8007e24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e26:	4656      	mov	r6, sl
 8007e28:	43db      	mvns	r3, r3
 8007e2a:	9304      	str	r3, [sp, #16]
 8007e2c:	2700      	movs	r7, #0
 8007e2e:	4621      	mov	r1, r4
 8007e30:	4658      	mov	r0, fp
 8007e32:	f000 fbb7 	bl	80085a4 <_Bfree>
 8007e36:	2d00      	cmp	r5, #0
 8007e38:	d0dc      	beq.n	8007df4 <_dtoa_r+0x65c>
 8007e3a:	b12f      	cbz	r7, 8007e48 <_dtoa_r+0x6b0>
 8007e3c:	42af      	cmp	r7, r5
 8007e3e:	d003      	beq.n	8007e48 <_dtoa_r+0x6b0>
 8007e40:	4639      	mov	r1, r7
 8007e42:	4658      	mov	r0, fp
 8007e44:	f000 fbae 	bl	80085a4 <_Bfree>
 8007e48:	4629      	mov	r1, r5
 8007e4a:	4658      	mov	r0, fp
 8007e4c:	f000 fbaa 	bl	80085a4 <_Bfree>
 8007e50:	e7d0      	b.n	8007df4 <_dtoa_r+0x65c>
 8007e52:	9704      	str	r7, [sp, #16]
 8007e54:	4633      	mov	r3, r6
 8007e56:	461e      	mov	r6, r3
 8007e58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e5c:	2a39      	cmp	r2, #57	@ 0x39
 8007e5e:	d107      	bne.n	8007e70 <_dtoa_r+0x6d8>
 8007e60:	459a      	cmp	sl, r3
 8007e62:	d1f8      	bne.n	8007e56 <_dtoa_r+0x6be>
 8007e64:	9a04      	ldr	r2, [sp, #16]
 8007e66:	3201      	adds	r2, #1
 8007e68:	9204      	str	r2, [sp, #16]
 8007e6a:	2230      	movs	r2, #48	@ 0x30
 8007e6c:	f88a 2000 	strb.w	r2, [sl]
 8007e70:	781a      	ldrb	r2, [r3, #0]
 8007e72:	3201      	adds	r2, #1
 8007e74:	701a      	strb	r2, [r3, #0]
 8007e76:	e7bd      	b.n	8007df4 <_dtoa_r+0x65c>
 8007e78:	2200      	movs	r2, #0
 8007e7a:	4b09      	ldr	r3, [pc, #36]	@ (8007ea0 <_dtoa_r+0x708>)
 8007e7c:	f7f8 fb2c 	bl	80004d8 <__aeabi_dmul>
 8007e80:	2200      	movs	r2, #0
 8007e82:	2300      	movs	r3, #0
 8007e84:	4604      	mov	r4, r0
 8007e86:	460d      	mov	r5, r1
 8007e88:	f7f8 fd8e 	bl	80009a8 <__aeabi_dcmpeq>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	f43f aebc 	beq.w	8007c0a <_dtoa_r+0x472>
 8007e92:	e6f1      	b.n	8007c78 <_dtoa_r+0x4e0>
 8007e94:	08009f50 	.word	0x08009f50
 8007e98:	3fe00000 	.word	0x3fe00000
 8007e9c:	3ff00000 	.word	0x3ff00000
 8007ea0:	40240000 	.word	0x40240000
 8007ea4:	40140000 	.word	0x40140000
 8007ea8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007eaa:	2a00      	cmp	r2, #0
 8007eac:	f000 80db 	beq.w	8008066 <_dtoa_r+0x8ce>
 8007eb0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007eb2:	2a01      	cmp	r2, #1
 8007eb4:	f300 80bf 	bgt.w	8008036 <_dtoa_r+0x89e>
 8007eb8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007eba:	2a00      	cmp	r2, #0
 8007ebc:	f000 80b7 	beq.w	800802e <_dtoa_r+0x896>
 8007ec0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007ec4:	4646      	mov	r6, r8
 8007ec6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ec8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eca:	2101      	movs	r1, #1
 8007ecc:	441a      	add	r2, r3
 8007ece:	4658      	mov	r0, fp
 8007ed0:	4498      	add	r8, r3
 8007ed2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ed4:	f000 fc1a 	bl	800870c <__i2b>
 8007ed8:	4605      	mov	r5, r0
 8007eda:	b15e      	cbz	r6, 8007ef4 <_dtoa_r+0x75c>
 8007edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	dd08      	ble.n	8007ef4 <_dtoa_r+0x75c>
 8007ee2:	42b3      	cmp	r3, r6
 8007ee4:	bfa8      	it	ge
 8007ee6:	4633      	movge	r3, r6
 8007ee8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eea:	eba8 0803 	sub.w	r8, r8, r3
 8007eee:	1af6      	subs	r6, r6, r3
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ef4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ef6:	b1f3      	cbz	r3, 8007f36 <_dtoa_r+0x79e>
 8007ef8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f000 80b7 	beq.w	800806e <_dtoa_r+0x8d6>
 8007f00:	b18c      	cbz	r4, 8007f26 <_dtoa_r+0x78e>
 8007f02:	4629      	mov	r1, r5
 8007f04:	4622      	mov	r2, r4
 8007f06:	4658      	mov	r0, fp
 8007f08:	f000 fcbe 	bl	8008888 <__pow5mult>
 8007f0c:	464a      	mov	r2, r9
 8007f0e:	4601      	mov	r1, r0
 8007f10:	4605      	mov	r5, r0
 8007f12:	4658      	mov	r0, fp
 8007f14:	f000 fc10 	bl	8008738 <__multiply>
 8007f18:	4649      	mov	r1, r9
 8007f1a:	9004      	str	r0, [sp, #16]
 8007f1c:	4658      	mov	r0, fp
 8007f1e:	f000 fb41 	bl	80085a4 <_Bfree>
 8007f22:	9b04      	ldr	r3, [sp, #16]
 8007f24:	4699      	mov	r9, r3
 8007f26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f28:	1b1a      	subs	r2, r3, r4
 8007f2a:	d004      	beq.n	8007f36 <_dtoa_r+0x79e>
 8007f2c:	4649      	mov	r1, r9
 8007f2e:	4658      	mov	r0, fp
 8007f30:	f000 fcaa 	bl	8008888 <__pow5mult>
 8007f34:	4681      	mov	r9, r0
 8007f36:	2101      	movs	r1, #1
 8007f38:	4658      	mov	r0, fp
 8007f3a:	f000 fbe7 	bl	800870c <__i2b>
 8007f3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f40:	4604      	mov	r4, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f000 81c9 	beq.w	80082da <_dtoa_r+0xb42>
 8007f48:	461a      	mov	r2, r3
 8007f4a:	4601      	mov	r1, r0
 8007f4c:	4658      	mov	r0, fp
 8007f4e:	f000 fc9b 	bl	8008888 <__pow5mult>
 8007f52:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f54:	4604      	mov	r4, r0
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	f300 808f 	bgt.w	800807a <_dtoa_r+0x8e2>
 8007f5c:	9b02      	ldr	r3, [sp, #8]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f040 8087 	bne.w	8008072 <_dtoa_r+0x8da>
 8007f64:	9b03      	ldr	r3, [sp, #12]
 8007f66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f040 8083 	bne.w	8008076 <_dtoa_r+0x8de>
 8007f70:	9b03      	ldr	r3, [sp, #12]
 8007f72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f76:	0d1b      	lsrs	r3, r3, #20
 8007f78:	051b      	lsls	r3, r3, #20
 8007f7a:	b12b      	cbz	r3, 8007f88 <_dtoa_r+0x7f0>
 8007f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f7e:	f108 0801 	add.w	r8, r8, #1
 8007f82:	3301      	adds	r3, #1
 8007f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f86:	2301      	movs	r3, #1
 8007f88:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f000 81aa 	beq.w	80082e6 <_dtoa_r+0xb4e>
 8007f92:	6923      	ldr	r3, [r4, #16]
 8007f94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f98:	6918      	ldr	r0, [r3, #16]
 8007f9a:	f000 fb6b 	bl	8008674 <__hi0bits>
 8007f9e:	f1c0 0020 	rsb	r0, r0, #32
 8007fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa4:	4418      	add	r0, r3
 8007fa6:	f010 001f 	ands.w	r0, r0, #31
 8007faa:	d071      	beq.n	8008090 <_dtoa_r+0x8f8>
 8007fac:	f1c0 0320 	rsb	r3, r0, #32
 8007fb0:	2b04      	cmp	r3, #4
 8007fb2:	dd65      	ble.n	8008080 <_dtoa_r+0x8e8>
 8007fb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb6:	f1c0 001c 	rsb	r0, r0, #28
 8007fba:	4403      	add	r3, r0
 8007fbc:	4480      	add	r8, r0
 8007fbe:	4406      	add	r6, r0
 8007fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fc2:	f1b8 0f00 	cmp.w	r8, #0
 8007fc6:	dd05      	ble.n	8007fd4 <_dtoa_r+0x83c>
 8007fc8:	4649      	mov	r1, r9
 8007fca:	4642      	mov	r2, r8
 8007fcc:	4658      	mov	r0, fp
 8007fce:	f000 fcb5 	bl	800893c <__lshift>
 8007fd2:	4681      	mov	r9, r0
 8007fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	dd05      	ble.n	8007fe6 <_dtoa_r+0x84e>
 8007fda:	4621      	mov	r1, r4
 8007fdc:	461a      	mov	r2, r3
 8007fde:	4658      	mov	r0, fp
 8007fe0:	f000 fcac 	bl	800893c <__lshift>
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d053      	beq.n	8008094 <_dtoa_r+0x8fc>
 8007fec:	4621      	mov	r1, r4
 8007fee:	4648      	mov	r0, r9
 8007ff0:	f000 fd10 	bl	8008a14 <__mcmp>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	da4d      	bge.n	8008094 <_dtoa_r+0x8fc>
 8007ff8:	1e7b      	subs	r3, r7, #1
 8007ffa:	4649      	mov	r1, r9
 8007ffc:	9304      	str	r3, [sp, #16]
 8007ffe:	220a      	movs	r2, #10
 8008000:	2300      	movs	r3, #0
 8008002:	4658      	mov	r0, fp
 8008004:	f000 faf0 	bl	80085e8 <__multadd>
 8008008:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800800a:	4681      	mov	r9, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 816c 	beq.w	80082ea <_dtoa_r+0xb52>
 8008012:	2300      	movs	r3, #0
 8008014:	4629      	mov	r1, r5
 8008016:	220a      	movs	r2, #10
 8008018:	4658      	mov	r0, fp
 800801a:	f000 fae5 	bl	80085e8 <__multadd>
 800801e:	9b08      	ldr	r3, [sp, #32]
 8008020:	4605      	mov	r5, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	dc61      	bgt.n	80080ea <_dtoa_r+0x952>
 8008026:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008028:	2b02      	cmp	r3, #2
 800802a:	dc3b      	bgt.n	80080a4 <_dtoa_r+0x90c>
 800802c:	e05d      	b.n	80080ea <_dtoa_r+0x952>
 800802e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008030:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008034:	e746      	b.n	8007ec4 <_dtoa_r+0x72c>
 8008036:	9b07      	ldr	r3, [sp, #28]
 8008038:	1e5c      	subs	r4, r3, #1
 800803a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800803c:	42a3      	cmp	r3, r4
 800803e:	bfbf      	itttt	lt
 8008040:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008042:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8008044:	1ae3      	sublt	r3, r4, r3
 8008046:	18d2      	addlt	r2, r2, r3
 8008048:	bfa8      	it	ge
 800804a:	1b1c      	subge	r4, r3, r4
 800804c:	9b07      	ldr	r3, [sp, #28]
 800804e:	bfbe      	ittt	lt
 8008050:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008052:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8008054:	2400      	movlt	r4, #0
 8008056:	2b00      	cmp	r3, #0
 8008058:	bfb5      	itete	lt
 800805a:	eba8 0603 	sublt.w	r6, r8, r3
 800805e:	4646      	movge	r6, r8
 8008060:	2300      	movlt	r3, #0
 8008062:	9b07      	ldrge	r3, [sp, #28]
 8008064:	e730      	b.n	8007ec8 <_dtoa_r+0x730>
 8008066:	4646      	mov	r6, r8
 8008068:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800806a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800806c:	e735      	b.n	8007eda <_dtoa_r+0x742>
 800806e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008070:	e75c      	b.n	8007f2c <_dtoa_r+0x794>
 8008072:	2300      	movs	r3, #0
 8008074:	e788      	b.n	8007f88 <_dtoa_r+0x7f0>
 8008076:	9b02      	ldr	r3, [sp, #8]
 8008078:	e786      	b.n	8007f88 <_dtoa_r+0x7f0>
 800807a:	2300      	movs	r3, #0
 800807c:	930a      	str	r3, [sp, #40]	@ 0x28
 800807e:	e788      	b.n	8007f92 <_dtoa_r+0x7fa>
 8008080:	d09f      	beq.n	8007fc2 <_dtoa_r+0x82a>
 8008082:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008084:	331c      	adds	r3, #28
 8008086:	441a      	add	r2, r3
 8008088:	4498      	add	r8, r3
 800808a:	441e      	add	r6, r3
 800808c:	9209      	str	r2, [sp, #36]	@ 0x24
 800808e:	e798      	b.n	8007fc2 <_dtoa_r+0x82a>
 8008090:	4603      	mov	r3, r0
 8008092:	e7f6      	b.n	8008082 <_dtoa_r+0x8ea>
 8008094:	9b07      	ldr	r3, [sp, #28]
 8008096:	9704      	str	r7, [sp, #16]
 8008098:	2b00      	cmp	r3, #0
 800809a:	dc20      	bgt.n	80080de <_dtoa_r+0x946>
 800809c:	9308      	str	r3, [sp, #32]
 800809e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	dd1e      	ble.n	80080e2 <_dtoa_r+0x94a>
 80080a4:	9b08      	ldr	r3, [sp, #32]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f47f aebc 	bne.w	8007e24 <_dtoa_r+0x68c>
 80080ac:	4621      	mov	r1, r4
 80080ae:	2205      	movs	r2, #5
 80080b0:	4658      	mov	r0, fp
 80080b2:	f000 fa99 	bl	80085e8 <__multadd>
 80080b6:	4601      	mov	r1, r0
 80080b8:	4604      	mov	r4, r0
 80080ba:	4648      	mov	r0, r9
 80080bc:	f000 fcaa 	bl	8008a14 <__mcmp>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	f77f aeaf 	ble.w	8007e24 <_dtoa_r+0x68c>
 80080c6:	2331      	movs	r3, #49	@ 0x31
 80080c8:	4656      	mov	r6, sl
 80080ca:	f806 3b01 	strb.w	r3, [r6], #1
 80080ce:	9b04      	ldr	r3, [sp, #16]
 80080d0:	3301      	adds	r3, #1
 80080d2:	9304      	str	r3, [sp, #16]
 80080d4:	e6aa      	b.n	8007e2c <_dtoa_r+0x694>
 80080d6:	9c07      	ldr	r4, [sp, #28]
 80080d8:	9704      	str	r7, [sp, #16]
 80080da:	4625      	mov	r5, r4
 80080dc:	e7f3      	b.n	80080c6 <_dtoa_r+0x92e>
 80080de:	9b07      	ldr	r3, [sp, #28]
 80080e0:	9308      	str	r3, [sp, #32]
 80080e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 8104 	beq.w	80082f2 <_dtoa_r+0xb5a>
 80080ea:	2e00      	cmp	r6, #0
 80080ec:	dd05      	ble.n	80080fa <_dtoa_r+0x962>
 80080ee:	4629      	mov	r1, r5
 80080f0:	4632      	mov	r2, r6
 80080f2:	4658      	mov	r0, fp
 80080f4:	f000 fc22 	bl	800893c <__lshift>
 80080f8:	4605      	mov	r5, r0
 80080fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d05a      	beq.n	80081b6 <_dtoa_r+0xa1e>
 8008100:	4658      	mov	r0, fp
 8008102:	6869      	ldr	r1, [r5, #4]
 8008104:	f000 fa0e 	bl	8008524 <_Balloc>
 8008108:	4606      	mov	r6, r0
 800810a:	b928      	cbnz	r0, 8008118 <_dtoa_r+0x980>
 800810c:	4602      	mov	r2, r0
 800810e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008112:	4b83      	ldr	r3, [pc, #524]	@ (8008320 <_dtoa_r+0xb88>)
 8008114:	f7ff bb54 	b.w	80077c0 <_dtoa_r+0x28>
 8008118:	692a      	ldr	r2, [r5, #16]
 800811a:	f105 010c 	add.w	r1, r5, #12
 800811e:	3202      	adds	r2, #2
 8008120:	0092      	lsls	r2, r2, #2
 8008122:	300c      	adds	r0, #12
 8008124:	f001 f8c4 	bl	80092b0 <memcpy>
 8008128:	2201      	movs	r2, #1
 800812a:	4631      	mov	r1, r6
 800812c:	4658      	mov	r0, fp
 800812e:	f000 fc05 	bl	800893c <__lshift>
 8008132:	462f      	mov	r7, r5
 8008134:	4605      	mov	r5, r0
 8008136:	f10a 0301 	add.w	r3, sl, #1
 800813a:	9307      	str	r3, [sp, #28]
 800813c:	9b08      	ldr	r3, [sp, #32]
 800813e:	4453      	add	r3, sl
 8008140:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008142:	9b02      	ldr	r3, [sp, #8]
 8008144:	f003 0301 	and.w	r3, r3, #1
 8008148:	930a      	str	r3, [sp, #40]	@ 0x28
 800814a:	9b07      	ldr	r3, [sp, #28]
 800814c:	4621      	mov	r1, r4
 800814e:	3b01      	subs	r3, #1
 8008150:	4648      	mov	r0, r9
 8008152:	9302      	str	r3, [sp, #8]
 8008154:	f7ff fa95 	bl	8007682 <quorem>
 8008158:	4639      	mov	r1, r7
 800815a:	9008      	str	r0, [sp, #32]
 800815c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008160:	4648      	mov	r0, r9
 8008162:	f000 fc57 	bl	8008a14 <__mcmp>
 8008166:	462a      	mov	r2, r5
 8008168:	9009      	str	r0, [sp, #36]	@ 0x24
 800816a:	4621      	mov	r1, r4
 800816c:	4658      	mov	r0, fp
 800816e:	f000 fc6d 	bl	8008a4c <__mdiff>
 8008172:	68c2      	ldr	r2, [r0, #12]
 8008174:	4606      	mov	r6, r0
 8008176:	bb02      	cbnz	r2, 80081ba <_dtoa_r+0xa22>
 8008178:	4601      	mov	r1, r0
 800817a:	4648      	mov	r0, r9
 800817c:	f000 fc4a 	bl	8008a14 <__mcmp>
 8008180:	4602      	mov	r2, r0
 8008182:	4631      	mov	r1, r6
 8008184:	4658      	mov	r0, fp
 8008186:	920c      	str	r2, [sp, #48]	@ 0x30
 8008188:	f000 fa0c 	bl	80085a4 <_Bfree>
 800818c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800818e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008190:	9e07      	ldr	r6, [sp, #28]
 8008192:	ea43 0102 	orr.w	r1, r3, r2
 8008196:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008198:	4319      	orrs	r1, r3
 800819a:	d110      	bne.n	80081be <_dtoa_r+0xa26>
 800819c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80081a0:	d029      	beq.n	80081f6 <_dtoa_r+0xa5e>
 80081a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	dd02      	ble.n	80081ae <_dtoa_r+0xa16>
 80081a8:	9b08      	ldr	r3, [sp, #32]
 80081aa:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80081ae:	9b02      	ldr	r3, [sp, #8]
 80081b0:	f883 8000 	strb.w	r8, [r3]
 80081b4:	e63b      	b.n	8007e2e <_dtoa_r+0x696>
 80081b6:	4628      	mov	r0, r5
 80081b8:	e7bb      	b.n	8008132 <_dtoa_r+0x99a>
 80081ba:	2201      	movs	r2, #1
 80081bc:	e7e1      	b.n	8008182 <_dtoa_r+0x9ea>
 80081be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	db04      	blt.n	80081ce <_dtoa_r+0xa36>
 80081c4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80081c6:	430b      	orrs	r3, r1
 80081c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80081ca:	430b      	orrs	r3, r1
 80081cc:	d120      	bne.n	8008210 <_dtoa_r+0xa78>
 80081ce:	2a00      	cmp	r2, #0
 80081d0:	dded      	ble.n	80081ae <_dtoa_r+0xa16>
 80081d2:	4649      	mov	r1, r9
 80081d4:	2201      	movs	r2, #1
 80081d6:	4658      	mov	r0, fp
 80081d8:	f000 fbb0 	bl	800893c <__lshift>
 80081dc:	4621      	mov	r1, r4
 80081de:	4681      	mov	r9, r0
 80081e0:	f000 fc18 	bl	8008a14 <__mcmp>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	dc03      	bgt.n	80081f0 <_dtoa_r+0xa58>
 80081e8:	d1e1      	bne.n	80081ae <_dtoa_r+0xa16>
 80081ea:	f018 0f01 	tst.w	r8, #1
 80081ee:	d0de      	beq.n	80081ae <_dtoa_r+0xa16>
 80081f0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80081f4:	d1d8      	bne.n	80081a8 <_dtoa_r+0xa10>
 80081f6:	2339      	movs	r3, #57	@ 0x39
 80081f8:	9a02      	ldr	r2, [sp, #8]
 80081fa:	7013      	strb	r3, [r2, #0]
 80081fc:	4633      	mov	r3, r6
 80081fe:	461e      	mov	r6, r3
 8008200:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008204:	3b01      	subs	r3, #1
 8008206:	2a39      	cmp	r2, #57	@ 0x39
 8008208:	d052      	beq.n	80082b0 <_dtoa_r+0xb18>
 800820a:	3201      	adds	r2, #1
 800820c:	701a      	strb	r2, [r3, #0]
 800820e:	e60e      	b.n	8007e2e <_dtoa_r+0x696>
 8008210:	2a00      	cmp	r2, #0
 8008212:	dd07      	ble.n	8008224 <_dtoa_r+0xa8c>
 8008214:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008218:	d0ed      	beq.n	80081f6 <_dtoa_r+0xa5e>
 800821a:	9a02      	ldr	r2, [sp, #8]
 800821c:	f108 0301 	add.w	r3, r8, #1
 8008220:	7013      	strb	r3, [r2, #0]
 8008222:	e604      	b.n	8007e2e <_dtoa_r+0x696>
 8008224:	9b07      	ldr	r3, [sp, #28]
 8008226:	9a07      	ldr	r2, [sp, #28]
 8008228:	f803 8c01 	strb.w	r8, [r3, #-1]
 800822c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800822e:	4293      	cmp	r3, r2
 8008230:	d028      	beq.n	8008284 <_dtoa_r+0xaec>
 8008232:	4649      	mov	r1, r9
 8008234:	2300      	movs	r3, #0
 8008236:	220a      	movs	r2, #10
 8008238:	4658      	mov	r0, fp
 800823a:	f000 f9d5 	bl	80085e8 <__multadd>
 800823e:	42af      	cmp	r7, r5
 8008240:	4681      	mov	r9, r0
 8008242:	f04f 0300 	mov.w	r3, #0
 8008246:	f04f 020a 	mov.w	r2, #10
 800824a:	4639      	mov	r1, r7
 800824c:	4658      	mov	r0, fp
 800824e:	d107      	bne.n	8008260 <_dtoa_r+0xac8>
 8008250:	f000 f9ca 	bl	80085e8 <__multadd>
 8008254:	4607      	mov	r7, r0
 8008256:	4605      	mov	r5, r0
 8008258:	9b07      	ldr	r3, [sp, #28]
 800825a:	3301      	adds	r3, #1
 800825c:	9307      	str	r3, [sp, #28]
 800825e:	e774      	b.n	800814a <_dtoa_r+0x9b2>
 8008260:	f000 f9c2 	bl	80085e8 <__multadd>
 8008264:	4629      	mov	r1, r5
 8008266:	4607      	mov	r7, r0
 8008268:	2300      	movs	r3, #0
 800826a:	220a      	movs	r2, #10
 800826c:	4658      	mov	r0, fp
 800826e:	f000 f9bb 	bl	80085e8 <__multadd>
 8008272:	4605      	mov	r5, r0
 8008274:	e7f0      	b.n	8008258 <_dtoa_r+0xac0>
 8008276:	9b08      	ldr	r3, [sp, #32]
 8008278:	2700      	movs	r7, #0
 800827a:	2b00      	cmp	r3, #0
 800827c:	bfcc      	ite	gt
 800827e:	461e      	movgt	r6, r3
 8008280:	2601      	movle	r6, #1
 8008282:	4456      	add	r6, sl
 8008284:	4649      	mov	r1, r9
 8008286:	2201      	movs	r2, #1
 8008288:	4658      	mov	r0, fp
 800828a:	f000 fb57 	bl	800893c <__lshift>
 800828e:	4621      	mov	r1, r4
 8008290:	4681      	mov	r9, r0
 8008292:	f000 fbbf 	bl	8008a14 <__mcmp>
 8008296:	2800      	cmp	r0, #0
 8008298:	dcb0      	bgt.n	80081fc <_dtoa_r+0xa64>
 800829a:	d102      	bne.n	80082a2 <_dtoa_r+0xb0a>
 800829c:	f018 0f01 	tst.w	r8, #1
 80082a0:	d1ac      	bne.n	80081fc <_dtoa_r+0xa64>
 80082a2:	4633      	mov	r3, r6
 80082a4:	461e      	mov	r6, r3
 80082a6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082aa:	2a30      	cmp	r2, #48	@ 0x30
 80082ac:	d0fa      	beq.n	80082a4 <_dtoa_r+0xb0c>
 80082ae:	e5be      	b.n	8007e2e <_dtoa_r+0x696>
 80082b0:	459a      	cmp	sl, r3
 80082b2:	d1a4      	bne.n	80081fe <_dtoa_r+0xa66>
 80082b4:	9b04      	ldr	r3, [sp, #16]
 80082b6:	3301      	adds	r3, #1
 80082b8:	9304      	str	r3, [sp, #16]
 80082ba:	2331      	movs	r3, #49	@ 0x31
 80082bc:	f88a 3000 	strb.w	r3, [sl]
 80082c0:	e5b5      	b.n	8007e2e <_dtoa_r+0x696>
 80082c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80082c4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008324 <_dtoa_r+0xb8c>
 80082c8:	b11b      	cbz	r3, 80082d2 <_dtoa_r+0xb3a>
 80082ca:	f10a 0308 	add.w	r3, sl, #8
 80082ce:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80082d0:	6013      	str	r3, [r2, #0]
 80082d2:	4650      	mov	r0, sl
 80082d4:	b017      	add	sp, #92	@ 0x5c
 80082d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80082dc:	2b01      	cmp	r3, #1
 80082de:	f77f ae3d 	ble.w	8007f5c <_dtoa_r+0x7c4>
 80082e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80082e6:	2001      	movs	r0, #1
 80082e8:	e65b      	b.n	8007fa2 <_dtoa_r+0x80a>
 80082ea:	9b08      	ldr	r3, [sp, #32]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f77f aed6 	ble.w	800809e <_dtoa_r+0x906>
 80082f2:	4656      	mov	r6, sl
 80082f4:	4621      	mov	r1, r4
 80082f6:	4648      	mov	r0, r9
 80082f8:	f7ff f9c3 	bl	8007682 <quorem>
 80082fc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008300:	9b08      	ldr	r3, [sp, #32]
 8008302:	f806 8b01 	strb.w	r8, [r6], #1
 8008306:	eba6 020a 	sub.w	r2, r6, sl
 800830a:	4293      	cmp	r3, r2
 800830c:	ddb3      	ble.n	8008276 <_dtoa_r+0xade>
 800830e:	4649      	mov	r1, r9
 8008310:	2300      	movs	r3, #0
 8008312:	220a      	movs	r2, #10
 8008314:	4658      	mov	r0, fp
 8008316:	f000 f967 	bl	80085e8 <__multadd>
 800831a:	4681      	mov	r9, r0
 800831c:	e7ea      	b.n	80082f4 <_dtoa_r+0xb5c>
 800831e:	bf00      	nop
 8008320:	08009eb2 	.word	0x08009eb2
 8008324:	08009e36 	.word	0x08009e36

08008328 <_free_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4605      	mov	r5, r0
 800832c:	2900      	cmp	r1, #0
 800832e:	d040      	beq.n	80083b2 <_free_r+0x8a>
 8008330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008334:	1f0c      	subs	r4, r1, #4
 8008336:	2b00      	cmp	r3, #0
 8008338:	bfb8      	it	lt
 800833a:	18e4      	addlt	r4, r4, r3
 800833c:	f000 f8e6 	bl	800850c <__malloc_lock>
 8008340:	4a1c      	ldr	r2, [pc, #112]	@ (80083b4 <_free_r+0x8c>)
 8008342:	6813      	ldr	r3, [r2, #0]
 8008344:	b933      	cbnz	r3, 8008354 <_free_r+0x2c>
 8008346:	6063      	str	r3, [r4, #4]
 8008348:	6014      	str	r4, [r2, #0]
 800834a:	4628      	mov	r0, r5
 800834c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008350:	f000 b8e2 	b.w	8008518 <__malloc_unlock>
 8008354:	42a3      	cmp	r3, r4
 8008356:	d908      	bls.n	800836a <_free_r+0x42>
 8008358:	6820      	ldr	r0, [r4, #0]
 800835a:	1821      	adds	r1, r4, r0
 800835c:	428b      	cmp	r3, r1
 800835e:	bf01      	itttt	eq
 8008360:	6819      	ldreq	r1, [r3, #0]
 8008362:	685b      	ldreq	r3, [r3, #4]
 8008364:	1809      	addeq	r1, r1, r0
 8008366:	6021      	streq	r1, [r4, #0]
 8008368:	e7ed      	b.n	8008346 <_free_r+0x1e>
 800836a:	461a      	mov	r2, r3
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	b10b      	cbz	r3, 8008374 <_free_r+0x4c>
 8008370:	42a3      	cmp	r3, r4
 8008372:	d9fa      	bls.n	800836a <_free_r+0x42>
 8008374:	6811      	ldr	r1, [r2, #0]
 8008376:	1850      	adds	r0, r2, r1
 8008378:	42a0      	cmp	r0, r4
 800837a:	d10b      	bne.n	8008394 <_free_r+0x6c>
 800837c:	6820      	ldr	r0, [r4, #0]
 800837e:	4401      	add	r1, r0
 8008380:	1850      	adds	r0, r2, r1
 8008382:	4283      	cmp	r3, r0
 8008384:	6011      	str	r1, [r2, #0]
 8008386:	d1e0      	bne.n	800834a <_free_r+0x22>
 8008388:	6818      	ldr	r0, [r3, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	4408      	add	r0, r1
 800838e:	6010      	str	r0, [r2, #0]
 8008390:	6053      	str	r3, [r2, #4]
 8008392:	e7da      	b.n	800834a <_free_r+0x22>
 8008394:	d902      	bls.n	800839c <_free_r+0x74>
 8008396:	230c      	movs	r3, #12
 8008398:	602b      	str	r3, [r5, #0]
 800839a:	e7d6      	b.n	800834a <_free_r+0x22>
 800839c:	6820      	ldr	r0, [r4, #0]
 800839e:	1821      	adds	r1, r4, r0
 80083a0:	428b      	cmp	r3, r1
 80083a2:	bf01      	itttt	eq
 80083a4:	6819      	ldreq	r1, [r3, #0]
 80083a6:	685b      	ldreq	r3, [r3, #4]
 80083a8:	1809      	addeq	r1, r1, r0
 80083aa:	6021      	streq	r1, [r4, #0]
 80083ac:	6063      	str	r3, [r4, #4]
 80083ae:	6054      	str	r4, [r2, #4]
 80083b0:	e7cb      	b.n	800834a <_free_r+0x22>
 80083b2:	bd38      	pop	{r3, r4, r5, pc}
 80083b4:	20000608 	.word	0x20000608

080083b8 <malloc>:
 80083b8:	4b02      	ldr	r3, [pc, #8]	@ (80083c4 <malloc+0xc>)
 80083ba:	4601      	mov	r1, r0
 80083bc:	6818      	ldr	r0, [r3, #0]
 80083be:	f000 b825 	b.w	800840c <_malloc_r>
 80083c2:	bf00      	nop
 80083c4:	20000044 	.word	0x20000044

080083c8 <sbrk_aligned>:
 80083c8:	b570      	push	{r4, r5, r6, lr}
 80083ca:	4e0f      	ldr	r6, [pc, #60]	@ (8008408 <sbrk_aligned+0x40>)
 80083cc:	460c      	mov	r4, r1
 80083ce:	6831      	ldr	r1, [r6, #0]
 80083d0:	4605      	mov	r5, r0
 80083d2:	b911      	cbnz	r1, 80083da <sbrk_aligned+0x12>
 80083d4:	f000 ff5c 	bl	8009290 <_sbrk_r>
 80083d8:	6030      	str	r0, [r6, #0]
 80083da:	4621      	mov	r1, r4
 80083dc:	4628      	mov	r0, r5
 80083de:	f000 ff57 	bl	8009290 <_sbrk_r>
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	d103      	bne.n	80083ee <sbrk_aligned+0x26>
 80083e6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80083ea:	4620      	mov	r0, r4
 80083ec:	bd70      	pop	{r4, r5, r6, pc}
 80083ee:	1cc4      	adds	r4, r0, #3
 80083f0:	f024 0403 	bic.w	r4, r4, #3
 80083f4:	42a0      	cmp	r0, r4
 80083f6:	d0f8      	beq.n	80083ea <sbrk_aligned+0x22>
 80083f8:	1a21      	subs	r1, r4, r0
 80083fa:	4628      	mov	r0, r5
 80083fc:	f000 ff48 	bl	8009290 <_sbrk_r>
 8008400:	3001      	adds	r0, #1
 8008402:	d1f2      	bne.n	80083ea <sbrk_aligned+0x22>
 8008404:	e7ef      	b.n	80083e6 <sbrk_aligned+0x1e>
 8008406:	bf00      	nop
 8008408:	20000604 	.word	0x20000604

0800840c <_malloc_r>:
 800840c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008410:	1ccd      	adds	r5, r1, #3
 8008412:	f025 0503 	bic.w	r5, r5, #3
 8008416:	3508      	adds	r5, #8
 8008418:	2d0c      	cmp	r5, #12
 800841a:	bf38      	it	cc
 800841c:	250c      	movcc	r5, #12
 800841e:	2d00      	cmp	r5, #0
 8008420:	4606      	mov	r6, r0
 8008422:	db01      	blt.n	8008428 <_malloc_r+0x1c>
 8008424:	42a9      	cmp	r1, r5
 8008426:	d904      	bls.n	8008432 <_malloc_r+0x26>
 8008428:	230c      	movs	r3, #12
 800842a:	6033      	str	r3, [r6, #0]
 800842c:	2000      	movs	r0, #0
 800842e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008432:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008508 <_malloc_r+0xfc>
 8008436:	f000 f869 	bl	800850c <__malloc_lock>
 800843a:	f8d8 3000 	ldr.w	r3, [r8]
 800843e:	461c      	mov	r4, r3
 8008440:	bb44      	cbnz	r4, 8008494 <_malloc_r+0x88>
 8008442:	4629      	mov	r1, r5
 8008444:	4630      	mov	r0, r6
 8008446:	f7ff ffbf 	bl	80083c8 <sbrk_aligned>
 800844a:	1c43      	adds	r3, r0, #1
 800844c:	4604      	mov	r4, r0
 800844e:	d158      	bne.n	8008502 <_malloc_r+0xf6>
 8008450:	f8d8 4000 	ldr.w	r4, [r8]
 8008454:	4627      	mov	r7, r4
 8008456:	2f00      	cmp	r7, #0
 8008458:	d143      	bne.n	80084e2 <_malloc_r+0xd6>
 800845a:	2c00      	cmp	r4, #0
 800845c:	d04b      	beq.n	80084f6 <_malloc_r+0xea>
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	4639      	mov	r1, r7
 8008462:	4630      	mov	r0, r6
 8008464:	eb04 0903 	add.w	r9, r4, r3
 8008468:	f000 ff12 	bl	8009290 <_sbrk_r>
 800846c:	4581      	cmp	r9, r0
 800846e:	d142      	bne.n	80084f6 <_malloc_r+0xea>
 8008470:	6821      	ldr	r1, [r4, #0]
 8008472:	4630      	mov	r0, r6
 8008474:	1a6d      	subs	r5, r5, r1
 8008476:	4629      	mov	r1, r5
 8008478:	f7ff ffa6 	bl	80083c8 <sbrk_aligned>
 800847c:	3001      	adds	r0, #1
 800847e:	d03a      	beq.n	80084f6 <_malloc_r+0xea>
 8008480:	6823      	ldr	r3, [r4, #0]
 8008482:	442b      	add	r3, r5
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	f8d8 3000 	ldr.w	r3, [r8]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	bb62      	cbnz	r2, 80084e8 <_malloc_r+0xdc>
 800848e:	f8c8 7000 	str.w	r7, [r8]
 8008492:	e00f      	b.n	80084b4 <_malloc_r+0xa8>
 8008494:	6822      	ldr	r2, [r4, #0]
 8008496:	1b52      	subs	r2, r2, r5
 8008498:	d420      	bmi.n	80084dc <_malloc_r+0xd0>
 800849a:	2a0b      	cmp	r2, #11
 800849c:	d917      	bls.n	80084ce <_malloc_r+0xc2>
 800849e:	1961      	adds	r1, r4, r5
 80084a0:	42a3      	cmp	r3, r4
 80084a2:	6025      	str	r5, [r4, #0]
 80084a4:	bf18      	it	ne
 80084a6:	6059      	strne	r1, [r3, #4]
 80084a8:	6863      	ldr	r3, [r4, #4]
 80084aa:	bf08      	it	eq
 80084ac:	f8c8 1000 	streq.w	r1, [r8]
 80084b0:	5162      	str	r2, [r4, r5]
 80084b2:	604b      	str	r3, [r1, #4]
 80084b4:	4630      	mov	r0, r6
 80084b6:	f000 f82f 	bl	8008518 <__malloc_unlock>
 80084ba:	f104 000b 	add.w	r0, r4, #11
 80084be:	1d23      	adds	r3, r4, #4
 80084c0:	f020 0007 	bic.w	r0, r0, #7
 80084c4:	1ac2      	subs	r2, r0, r3
 80084c6:	bf1c      	itt	ne
 80084c8:	1a1b      	subne	r3, r3, r0
 80084ca:	50a3      	strne	r3, [r4, r2]
 80084cc:	e7af      	b.n	800842e <_malloc_r+0x22>
 80084ce:	6862      	ldr	r2, [r4, #4]
 80084d0:	42a3      	cmp	r3, r4
 80084d2:	bf0c      	ite	eq
 80084d4:	f8c8 2000 	streq.w	r2, [r8]
 80084d8:	605a      	strne	r2, [r3, #4]
 80084da:	e7eb      	b.n	80084b4 <_malloc_r+0xa8>
 80084dc:	4623      	mov	r3, r4
 80084de:	6864      	ldr	r4, [r4, #4]
 80084e0:	e7ae      	b.n	8008440 <_malloc_r+0x34>
 80084e2:	463c      	mov	r4, r7
 80084e4:	687f      	ldr	r7, [r7, #4]
 80084e6:	e7b6      	b.n	8008456 <_malloc_r+0x4a>
 80084e8:	461a      	mov	r2, r3
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	42a3      	cmp	r3, r4
 80084ee:	d1fb      	bne.n	80084e8 <_malloc_r+0xdc>
 80084f0:	2300      	movs	r3, #0
 80084f2:	6053      	str	r3, [r2, #4]
 80084f4:	e7de      	b.n	80084b4 <_malloc_r+0xa8>
 80084f6:	230c      	movs	r3, #12
 80084f8:	4630      	mov	r0, r6
 80084fa:	6033      	str	r3, [r6, #0]
 80084fc:	f000 f80c 	bl	8008518 <__malloc_unlock>
 8008500:	e794      	b.n	800842c <_malloc_r+0x20>
 8008502:	6005      	str	r5, [r0, #0]
 8008504:	e7d6      	b.n	80084b4 <_malloc_r+0xa8>
 8008506:	bf00      	nop
 8008508:	20000608 	.word	0x20000608

0800850c <__malloc_lock>:
 800850c:	4801      	ldr	r0, [pc, #4]	@ (8008514 <__malloc_lock+0x8>)
 800850e:	f7ff b8a8 	b.w	8007662 <__retarget_lock_acquire_recursive>
 8008512:	bf00      	nop
 8008514:	20000600 	.word	0x20000600

08008518 <__malloc_unlock>:
 8008518:	4801      	ldr	r0, [pc, #4]	@ (8008520 <__malloc_unlock+0x8>)
 800851a:	f7ff b8a3 	b.w	8007664 <__retarget_lock_release_recursive>
 800851e:	bf00      	nop
 8008520:	20000600 	.word	0x20000600

08008524 <_Balloc>:
 8008524:	b570      	push	{r4, r5, r6, lr}
 8008526:	69c6      	ldr	r6, [r0, #28]
 8008528:	4604      	mov	r4, r0
 800852a:	460d      	mov	r5, r1
 800852c:	b976      	cbnz	r6, 800854c <_Balloc+0x28>
 800852e:	2010      	movs	r0, #16
 8008530:	f7ff ff42 	bl	80083b8 <malloc>
 8008534:	4602      	mov	r2, r0
 8008536:	61e0      	str	r0, [r4, #28]
 8008538:	b920      	cbnz	r0, 8008544 <_Balloc+0x20>
 800853a:	216b      	movs	r1, #107	@ 0x6b
 800853c:	4b17      	ldr	r3, [pc, #92]	@ (800859c <_Balloc+0x78>)
 800853e:	4818      	ldr	r0, [pc, #96]	@ (80085a0 <_Balloc+0x7c>)
 8008540:	f000 fec4 	bl	80092cc <__assert_func>
 8008544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008548:	6006      	str	r6, [r0, #0]
 800854a:	60c6      	str	r6, [r0, #12]
 800854c:	69e6      	ldr	r6, [r4, #28]
 800854e:	68f3      	ldr	r3, [r6, #12]
 8008550:	b183      	cbz	r3, 8008574 <_Balloc+0x50>
 8008552:	69e3      	ldr	r3, [r4, #28]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800855a:	b9b8      	cbnz	r0, 800858c <_Balloc+0x68>
 800855c:	2101      	movs	r1, #1
 800855e:	fa01 f605 	lsl.w	r6, r1, r5
 8008562:	1d72      	adds	r2, r6, #5
 8008564:	4620      	mov	r0, r4
 8008566:	0092      	lsls	r2, r2, #2
 8008568:	f000 fece 	bl	8009308 <_calloc_r>
 800856c:	b160      	cbz	r0, 8008588 <_Balloc+0x64>
 800856e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008572:	e00e      	b.n	8008592 <_Balloc+0x6e>
 8008574:	2221      	movs	r2, #33	@ 0x21
 8008576:	2104      	movs	r1, #4
 8008578:	4620      	mov	r0, r4
 800857a:	f000 fec5 	bl	8009308 <_calloc_r>
 800857e:	69e3      	ldr	r3, [r4, #28]
 8008580:	60f0      	str	r0, [r6, #12]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1e4      	bne.n	8008552 <_Balloc+0x2e>
 8008588:	2000      	movs	r0, #0
 800858a:	bd70      	pop	{r4, r5, r6, pc}
 800858c:	6802      	ldr	r2, [r0, #0]
 800858e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008592:	2300      	movs	r3, #0
 8008594:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008598:	e7f7      	b.n	800858a <_Balloc+0x66>
 800859a:	bf00      	nop
 800859c:	08009e43 	.word	0x08009e43
 80085a0:	08009ec3 	.word	0x08009ec3

080085a4 <_Bfree>:
 80085a4:	b570      	push	{r4, r5, r6, lr}
 80085a6:	69c6      	ldr	r6, [r0, #28]
 80085a8:	4605      	mov	r5, r0
 80085aa:	460c      	mov	r4, r1
 80085ac:	b976      	cbnz	r6, 80085cc <_Bfree+0x28>
 80085ae:	2010      	movs	r0, #16
 80085b0:	f7ff ff02 	bl	80083b8 <malloc>
 80085b4:	4602      	mov	r2, r0
 80085b6:	61e8      	str	r0, [r5, #28]
 80085b8:	b920      	cbnz	r0, 80085c4 <_Bfree+0x20>
 80085ba:	218f      	movs	r1, #143	@ 0x8f
 80085bc:	4b08      	ldr	r3, [pc, #32]	@ (80085e0 <_Bfree+0x3c>)
 80085be:	4809      	ldr	r0, [pc, #36]	@ (80085e4 <_Bfree+0x40>)
 80085c0:	f000 fe84 	bl	80092cc <__assert_func>
 80085c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085c8:	6006      	str	r6, [r0, #0]
 80085ca:	60c6      	str	r6, [r0, #12]
 80085cc:	b13c      	cbz	r4, 80085de <_Bfree+0x3a>
 80085ce:	69eb      	ldr	r3, [r5, #28]
 80085d0:	6862      	ldr	r2, [r4, #4]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80085d8:	6021      	str	r1, [r4, #0]
 80085da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80085de:	bd70      	pop	{r4, r5, r6, pc}
 80085e0:	08009e43 	.word	0x08009e43
 80085e4:	08009ec3 	.word	0x08009ec3

080085e8 <__multadd>:
 80085e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ec:	4607      	mov	r7, r0
 80085ee:	460c      	mov	r4, r1
 80085f0:	461e      	mov	r6, r3
 80085f2:	2000      	movs	r0, #0
 80085f4:	690d      	ldr	r5, [r1, #16]
 80085f6:	f101 0c14 	add.w	ip, r1, #20
 80085fa:	f8dc 3000 	ldr.w	r3, [ip]
 80085fe:	3001      	adds	r0, #1
 8008600:	b299      	uxth	r1, r3
 8008602:	fb02 6101 	mla	r1, r2, r1, r6
 8008606:	0c1e      	lsrs	r6, r3, #16
 8008608:	0c0b      	lsrs	r3, r1, #16
 800860a:	fb02 3306 	mla	r3, r2, r6, r3
 800860e:	b289      	uxth	r1, r1
 8008610:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008614:	4285      	cmp	r5, r0
 8008616:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800861a:	f84c 1b04 	str.w	r1, [ip], #4
 800861e:	dcec      	bgt.n	80085fa <__multadd+0x12>
 8008620:	b30e      	cbz	r6, 8008666 <__multadd+0x7e>
 8008622:	68a3      	ldr	r3, [r4, #8]
 8008624:	42ab      	cmp	r3, r5
 8008626:	dc19      	bgt.n	800865c <__multadd+0x74>
 8008628:	6861      	ldr	r1, [r4, #4]
 800862a:	4638      	mov	r0, r7
 800862c:	3101      	adds	r1, #1
 800862e:	f7ff ff79 	bl	8008524 <_Balloc>
 8008632:	4680      	mov	r8, r0
 8008634:	b928      	cbnz	r0, 8008642 <__multadd+0x5a>
 8008636:	4602      	mov	r2, r0
 8008638:	21ba      	movs	r1, #186	@ 0xba
 800863a:	4b0c      	ldr	r3, [pc, #48]	@ (800866c <__multadd+0x84>)
 800863c:	480c      	ldr	r0, [pc, #48]	@ (8008670 <__multadd+0x88>)
 800863e:	f000 fe45 	bl	80092cc <__assert_func>
 8008642:	6922      	ldr	r2, [r4, #16]
 8008644:	f104 010c 	add.w	r1, r4, #12
 8008648:	3202      	adds	r2, #2
 800864a:	0092      	lsls	r2, r2, #2
 800864c:	300c      	adds	r0, #12
 800864e:	f000 fe2f 	bl	80092b0 <memcpy>
 8008652:	4621      	mov	r1, r4
 8008654:	4638      	mov	r0, r7
 8008656:	f7ff ffa5 	bl	80085a4 <_Bfree>
 800865a:	4644      	mov	r4, r8
 800865c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008660:	3501      	adds	r5, #1
 8008662:	615e      	str	r6, [r3, #20]
 8008664:	6125      	str	r5, [r4, #16]
 8008666:	4620      	mov	r0, r4
 8008668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800866c:	08009eb2 	.word	0x08009eb2
 8008670:	08009ec3 	.word	0x08009ec3

08008674 <__hi0bits>:
 8008674:	4603      	mov	r3, r0
 8008676:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800867a:	bf3a      	itte	cc
 800867c:	0403      	lslcc	r3, r0, #16
 800867e:	2010      	movcc	r0, #16
 8008680:	2000      	movcs	r0, #0
 8008682:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008686:	bf3c      	itt	cc
 8008688:	021b      	lslcc	r3, r3, #8
 800868a:	3008      	addcc	r0, #8
 800868c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008690:	bf3c      	itt	cc
 8008692:	011b      	lslcc	r3, r3, #4
 8008694:	3004      	addcc	r0, #4
 8008696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800869a:	bf3c      	itt	cc
 800869c:	009b      	lslcc	r3, r3, #2
 800869e:	3002      	addcc	r0, #2
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	db05      	blt.n	80086b0 <__hi0bits+0x3c>
 80086a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80086a8:	f100 0001 	add.w	r0, r0, #1
 80086ac:	bf08      	it	eq
 80086ae:	2020      	moveq	r0, #32
 80086b0:	4770      	bx	lr

080086b2 <__lo0bits>:
 80086b2:	6803      	ldr	r3, [r0, #0]
 80086b4:	4602      	mov	r2, r0
 80086b6:	f013 0007 	ands.w	r0, r3, #7
 80086ba:	d00b      	beq.n	80086d4 <__lo0bits+0x22>
 80086bc:	07d9      	lsls	r1, r3, #31
 80086be:	d421      	bmi.n	8008704 <__lo0bits+0x52>
 80086c0:	0798      	lsls	r0, r3, #30
 80086c2:	bf49      	itett	mi
 80086c4:	085b      	lsrmi	r3, r3, #1
 80086c6:	089b      	lsrpl	r3, r3, #2
 80086c8:	2001      	movmi	r0, #1
 80086ca:	6013      	strmi	r3, [r2, #0]
 80086cc:	bf5c      	itt	pl
 80086ce:	2002      	movpl	r0, #2
 80086d0:	6013      	strpl	r3, [r2, #0]
 80086d2:	4770      	bx	lr
 80086d4:	b299      	uxth	r1, r3
 80086d6:	b909      	cbnz	r1, 80086dc <__lo0bits+0x2a>
 80086d8:	2010      	movs	r0, #16
 80086da:	0c1b      	lsrs	r3, r3, #16
 80086dc:	b2d9      	uxtb	r1, r3
 80086de:	b909      	cbnz	r1, 80086e4 <__lo0bits+0x32>
 80086e0:	3008      	adds	r0, #8
 80086e2:	0a1b      	lsrs	r3, r3, #8
 80086e4:	0719      	lsls	r1, r3, #28
 80086e6:	bf04      	itt	eq
 80086e8:	091b      	lsreq	r3, r3, #4
 80086ea:	3004      	addeq	r0, #4
 80086ec:	0799      	lsls	r1, r3, #30
 80086ee:	bf04      	itt	eq
 80086f0:	089b      	lsreq	r3, r3, #2
 80086f2:	3002      	addeq	r0, #2
 80086f4:	07d9      	lsls	r1, r3, #31
 80086f6:	d403      	bmi.n	8008700 <__lo0bits+0x4e>
 80086f8:	085b      	lsrs	r3, r3, #1
 80086fa:	f100 0001 	add.w	r0, r0, #1
 80086fe:	d003      	beq.n	8008708 <__lo0bits+0x56>
 8008700:	6013      	str	r3, [r2, #0]
 8008702:	4770      	bx	lr
 8008704:	2000      	movs	r0, #0
 8008706:	4770      	bx	lr
 8008708:	2020      	movs	r0, #32
 800870a:	4770      	bx	lr

0800870c <__i2b>:
 800870c:	b510      	push	{r4, lr}
 800870e:	460c      	mov	r4, r1
 8008710:	2101      	movs	r1, #1
 8008712:	f7ff ff07 	bl	8008524 <_Balloc>
 8008716:	4602      	mov	r2, r0
 8008718:	b928      	cbnz	r0, 8008726 <__i2b+0x1a>
 800871a:	f240 1145 	movw	r1, #325	@ 0x145
 800871e:	4b04      	ldr	r3, [pc, #16]	@ (8008730 <__i2b+0x24>)
 8008720:	4804      	ldr	r0, [pc, #16]	@ (8008734 <__i2b+0x28>)
 8008722:	f000 fdd3 	bl	80092cc <__assert_func>
 8008726:	2301      	movs	r3, #1
 8008728:	6144      	str	r4, [r0, #20]
 800872a:	6103      	str	r3, [r0, #16]
 800872c:	bd10      	pop	{r4, pc}
 800872e:	bf00      	nop
 8008730:	08009eb2 	.word	0x08009eb2
 8008734:	08009ec3 	.word	0x08009ec3

08008738 <__multiply>:
 8008738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873c:	4614      	mov	r4, r2
 800873e:	690a      	ldr	r2, [r1, #16]
 8008740:	6923      	ldr	r3, [r4, #16]
 8008742:	460f      	mov	r7, r1
 8008744:	429a      	cmp	r2, r3
 8008746:	bfa2      	ittt	ge
 8008748:	4623      	movge	r3, r4
 800874a:	460c      	movge	r4, r1
 800874c:	461f      	movge	r7, r3
 800874e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008752:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008756:	68a3      	ldr	r3, [r4, #8]
 8008758:	6861      	ldr	r1, [r4, #4]
 800875a:	eb0a 0609 	add.w	r6, sl, r9
 800875e:	42b3      	cmp	r3, r6
 8008760:	b085      	sub	sp, #20
 8008762:	bfb8      	it	lt
 8008764:	3101      	addlt	r1, #1
 8008766:	f7ff fedd 	bl	8008524 <_Balloc>
 800876a:	b930      	cbnz	r0, 800877a <__multiply+0x42>
 800876c:	4602      	mov	r2, r0
 800876e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008772:	4b43      	ldr	r3, [pc, #268]	@ (8008880 <__multiply+0x148>)
 8008774:	4843      	ldr	r0, [pc, #268]	@ (8008884 <__multiply+0x14c>)
 8008776:	f000 fda9 	bl	80092cc <__assert_func>
 800877a:	f100 0514 	add.w	r5, r0, #20
 800877e:	462b      	mov	r3, r5
 8008780:	2200      	movs	r2, #0
 8008782:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008786:	4543      	cmp	r3, r8
 8008788:	d321      	bcc.n	80087ce <__multiply+0x96>
 800878a:	f107 0114 	add.w	r1, r7, #20
 800878e:	f104 0214 	add.w	r2, r4, #20
 8008792:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008796:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800879a:	9302      	str	r3, [sp, #8]
 800879c:	1b13      	subs	r3, r2, r4
 800879e:	3b15      	subs	r3, #21
 80087a0:	f023 0303 	bic.w	r3, r3, #3
 80087a4:	3304      	adds	r3, #4
 80087a6:	f104 0715 	add.w	r7, r4, #21
 80087aa:	42ba      	cmp	r2, r7
 80087ac:	bf38      	it	cc
 80087ae:	2304      	movcc	r3, #4
 80087b0:	9301      	str	r3, [sp, #4]
 80087b2:	9b02      	ldr	r3, [sp, #8]
 80087b4:	9103      	str	r1, [sp, #12]
 80087b6:	428b      	cmp	r3, r1
 80087b8:	d80c      	bhi.n	80087d4 <__multiply+0x9c>
 80087ba:	2e00      	cmp	r6, #0
 80087bc:	dd03      	ble.n	80087c6 <__multiply+0x8e>
 80087be:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d05a      	beq.n	800887c <__multiply+0x144>
 80087c6:	6106      	str	r6, [r0, #16]
 80087c8:	b005      	add	sp, #20
 80087ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ce:	f843 2b04 	str.w	r2, [r3], #4
 80087d2:	e7d8      	b.n	8008786 <__multiply+0x4e>
 80087d4:	f8b1 a000 	ldrh.w	sl, [r1]
 80087d8:	f1ba 0f00 	cmp.w	sl, #0
 80087dc:	d023      	beq.n	8008826 <__multiply+0xee>
 80087de:	46a9      	mov	r9, r5
 80087e0:	f04f 0c00 	mov.w	ip, #0
 80087e4:	f104 0e14 	add.w	lr, r4, #20
 80087e8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80087ec:	f8d9 3000 	ldr.w	r3, [r9]
 80087f0:	fa1f fb87 	uxth.w	fp, r7
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	fb0a 330b 	mla	r3, sl, fp, r3
 80087fa:	4463      	add	r3, ip
 80087fc:	f8d9 c000 	ldr.w	ip, [r9]
 8008800:	0c3f      	lsrs	r7, r7, #16
 8008802:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008806:	fb0a c707 	mla	r7, sl, r7, ip
 800880a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800880e:	b29b      	uxth	r3, r3
 8008810:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008814:	4572      	cmp	r2, lr
 8008816:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800881a:	f849 3b04 	str.w	r3, [r9], #4
 800881e:	d8e3      	bhi.n	80087e8 <__multiply+0xb0>
 8008820:	9b01      	ldr	r3, [sp, #4]
 8008822:	f845 c003 	str.w	ip, [r5, r3]
 8008826:	9b03      	ldr	r3, [sp, #12]
 8008828:	3104      	adds	r1, #4
 800882a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800882e:	f1b9 0f00 	cmp.w	r9, #0
 8008832:	d021      	beq.n	8008878 <__multiply+0x140>
 8008834:	46ae      	mov	lr, r5
 8008836:	f04f 0a00 	mov.w	sl, #0
 800883a:	682b      	ldr	r3, [r5, #0]
 800883c:	f104 0c14 	add.w	ip, r4, #20
 8008840:	f8bc b000 	ldrh.w	fp, [ip]
 8008844:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008848:	b29b      	uxth	r3, r3
 800884a:	fb09 770b 	mla	r7, r9, fp, r7
 800884e:	4457      	add	r7, sl
 8008850:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008854:	f84e 3b04 	str.w	r3, [lr], #4
 8008858:	f85c 3b04 	ldr.w	r3, [ip], #4
 800885c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008860:	f8be 3000 	ldrh.w	r3, [lr]
 8008864:	4562      	cmp	r2, ip
 8008866:	fb09 330a 	mla	r3, r9, sl, r3
 800886a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800886e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008872:	d8e5      	bhi.n	8008840 <__multiply+0x108>
 8008874:	9f01      	ldr	r7, [sp, #4]
 8008876:	51eb      	str	r3, [r5, r7]
 8008878:	3504      	adds	r5, #4
 800887a:	e79a      	b.n	80087b2 <__multiply+0x7a>
 800887c:	3e01      	subs	r6, #1
 800887e:	e79c      	b.n	80087ba <__multiply+0x82>
 8008880:	08009eb2 	.word	0x08009eb2
 8008884:	08009ec3 	.word	0x08009ec3

08008888 <__pow5mult>:
 8008888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800888c:	4615      	mov	r5, r2
 800888e:	f012 0203 	ands.w	r2, r2, #3
 8008892:	4607      	mov	r7, r0
 8008894:	460e      	mov	r6, r1
 8008896:	d007      	beq.n	80088a8 <__pow5mult+0x20>
 8008898:	4c25      	ldr	r4, [pc, #148]	@ (8008930 <__pow5mult+0xa8>)
 800889a:	3a01      	subs	r2, #1
 800889c:	2300      	movs	r3, #0
 800889e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088a2:	f7ff fea1 	bl	80085e8 <__multadd>
 80088a6:	4606      	mov	r6, r0
 80088a8:	10ad      	asrs	r5, r5, #2
 80088aa:	d03d      	beq.n	8008928 <__pow5mult+0xa0>
 80088ac:	69fc      	ldr	r4, [r7, #28]
 80088ae:	b97c      	cbnz	r4, 80088d0 <__pow5mult+0x48>
 80088b0:	2010      	movs	r0, #16
 80088b2:	f7ff fd81 	bl	80083b8 <malloc>
 80088b6:	4602      	mov	r2, r0
 80088b8:	61f8      	str	r0, [r7, #28]
 80088ba:	b928      	cbnz	r0, 80088c8 <__pow5mult+0x40>
 80088bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80088c0:	4b1c      	ldr	r3, [pc, #112]	@ (8008934 <__pow5mult+0xac>)
 80088c2:	481d      	ldr	r0, [pc, #116]	@ (8008938 <__pow5mult+0xb0>)
 80088c4:	f000 fd02 	bl	80092cc <__assert_func>
 80088c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088cc:	6004      	str	r4, [r0, #0]
 80088ce:	60c4      	str	r4, [r0, #12]
 80088d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80088d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088d8:	b94c      	cbnz	r4, 80088ee <__pow5mult+0x66>
 80088da:	f240 2171 	movw	r1, #625	@ 0x271
 80088de:	4638      	mov	r0, r7
 80088e0:	f7ff ff14 	bl	800870c <__i2b>
 80088e4:	2300      	movs	r3, #0
 80088e6:	4604      	mov	r4, r0
 80088e8:	f8c8 0008 	str.w	r0, [r8, #8]
 80088ec:	6003      	str	r3, [r0, #0]
 80088ee:	f04f 0900 	mov.w	r9, #0
 80088f2:	07eb      	lsls	r3, r5, #31
 80088f4:	d50a      	bpl.n	800890c <__pow5mult+0x84>
 80088f6:	4631      	mov	r1, r6
 80088f8:	4622      	mov	r2, r4
 80088fa:	4638      	mov	r0, r7
 80088fc:	f7ff ff1c 	bl	8008738 <__multiply>
 8008900:	4680      	mov	r8, r0
 8008902:	4631      	mov	r1, r6
 8008904:	4638      	mov	r0, r7
 8008906:	f7ff fe4d 	bl	80085a4 <_Bfree>
 800890a:	4646      	mov	r6, r8
 800890c:	106d      	asrs	r5, r5, #1
 800890e:	d00b      	beq.n	8008928 <__pow5mult+0xa0>
 8008910:	6820      	ldr	r0, [r4, #0]
 8008912:	b938      	cbnz	r0, 8008924 <__pow5mult+0x9c>
 8008914:	4622      	mov	r2, r4
 8008916:	4621      	mov	r1, r4
 8008918:	4638      	mov	r0, r7
 800891a:	f7ff ff0d 	bl	8008738 <__multiply>
 800891e:	6020      	str	r0, [r4, #0]
 8008920:	f8c0 9000 	str.w	r9, [r0]
 8008924:	4604      	mov	r4, r0
 8008926:	e7e4      	b.n	80088f2 <__pow5mult+0x6a>
 8008928:	4630      	mov	r0, r6
 800892a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800892e:	bf00      	nop
 8008930:	08009f1c 	.word	0x08009f1c
 8008934:	08009e43 	.word	0x08009e43
 8008938:	08009ec3 	.word	0x08009ec3

0800893c <__lshift>:
 800893c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008940:	460c      	mov	r4, r1
 8008942:	4607      	mov	r7, r0
 8008944:	4691      	mov	r9, r2
 8008946:	6923      	ldr	r3, [r4, #16]
 8008948:	6849      	ldr	r1, [r1, #4]
 800894a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800894e:	68a3      	ldr	r3, [r4, #8]
 8008950:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008954:	f108 0601 	add.w	r6, r8, #1
 8008958:	42b3      	cmp	r3, r6
 800895a:	db0b      	blt.n	8008974 <__lshift+0x38>
 800895c:	4638      	mov	r0, r7
 800895e:	f7ff fde1 	bl	8008524 <_Balloc>
 8008962:	4605      	mov	r5, r0
 8008964:	b948      	cbnz	r0, 800897a <__lshift+0x3e>
 8008966:	4602      	mov	r2, r0
 8008968:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800896c:	4b27      	ldr	r3, [pc, #156]	@ (8008a0c <__lshift+0xd0>)
 800896e:	4828      	ldr	r0, [pc, #160]	@ (8008a10 <__lshift+0xd4>)
 8008970:	f000 fcac 	bl	80092cc <__assert_func>
 8008974:	3101      	adds	r1, #1
 8008976:	005b      	lsls	r3, r3, #1
 8008978:	e7ee      	b.n	8008958 <__lshift+0x1c>
 800897a:	2300      	movs	r3, #0
 800897c:	f100 0114 	add.w	r1, r0, #20
 8008980:	f100 0210 	add.w	r2, r0, #16
 8008984:	4618      	mov	r0, r3
 8008986:	4553      	cmp	r3, sl
 8008988:	db33      	blt.n	80089f2 <__lshift+0xb6>
 800898a:	6920      	ldr	r0, [r4, #16]
 800898c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008990:	f104 0314 	add.w	r3, r4, #20
 8008994:	f019 091f 	ands.w	r9, r9, #31
 8008998:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800899c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80089a0:	d02b      	beq.n	80089fa <__lshift+0xbe>
 80089a2:	468a      	mov	sl, r1
 80089a4:	2200      	movs	r2, #0
 80089a6:	f1c9 0e20 	rsb	lr, r9, #32
 80089aa:	6818      	ldr	r0, [r3, #0]
 80089ac:	fa00 f009 	lsl.w	r0, r0, r9
 80089b0:	4310      	orrs	r0, r2
 80089b2:	f84a 0b04 	str.w	r0, [sl], #4
 80089b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80089ba:	459c      	cmp	ip, r3
 80089bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80089c0:	d8f3      	bhi.n	80089aa <__lshift+0x6e>
 80089c2:	ebac 0304 	sub.w	r3, ip, r4
 80089c6:	3b15      	subs	r3, #21
 80089c8:	f023 0303 	bic.w	r3, r3, #3
 80089cc:	3304      	adds	r3, #4
 80089ce:	f104 0015 	add.w	r0, r4, #21
 80089d2:	4584      	cmp	ip, r0
 80089d4:	bf38      	it	cc
 80089d6:	2304      	movcc	r3, #4
 80089d8:	50ca      	str	r2, [r1, r3]
 80089da:	b10a      	cbz	r2, 80089e0 <__lshift+0xa4>
 80089dc:	f108 0602 	add.w	r6, r8, #2
 80089e0:	3e01      	subs	r6, #1
 80089e2:	4638      	mov	r0, r7
 80089e4:	4621      	mov	r1, r4
 80089e6:	612e      	str	r6, [r5, #16]
 80089e8:	f7ff fddc 	bl	80085a4 <_Bfree>
 80089ec:	4628      	mov	r0, r5
 80089ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80089f6:	3301      	adds	r3, #1
 80089f8:	e7c5      	b.n	8008986 <__lshift+0x4a>
 80089fa:	3904      	subs	r1, #4
 80089fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a00:	459c      	cmp	ip, r3
 8008a02:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a06:	d8f9      	bhi.n	80089fc <__lshift+0xc0>
 8008a08:	e7ea      	b.n	80089e0 <__lshift+0xa4>
 8008a0a:	bf00      	nop
 8008a0c:	08009eb2 	.word	0x08009eb2
 8008a10:	08009ec3 	.word	0x08009ec3

08008a14 <__mcmp>:
 8008a14:	4603      	mov	r3, r0
 8008a16:	690a      	ldr	r2, [r1, #16]
 8008a18:	6900      	ldr	r0, [r0, #16]
 8008a1a:	b530      	push	{r4, r5, lr}
 8008a1c:	1a80      	subs	r0, r0, r2
 8008a1e:	d10e      	bne.n	8008a3e <__mcmp+0x2a>
 8008a20:	3314      	adds	r3, #20
 8008a22:	3114      	adds	r1, #20
 8008a24:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008a28:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008a2c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008a30:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008a34:	4295      	cmp	r5, r2
 8008a36:	d003      	beq.n	8008a40 <__mcmp+0x2c>
 8008a38:	d205      	bcs.n	8008a46 <__mcmp+0x32>
 8008a3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a3e:	bd30      	pop	{r4, r5, pc}
 8008a40:	42a3      	cmp	r3, r4
 8008a42:	d3f3      	bcc.n	8008a2c <__mcmp+0x18>
 8008a44:	e7fb      	b.n	8008a3e <__mcmp+0x2a>
 8008a46:	2001      	movs	r0, #1
 8008a48:	e7f9      	b.n	8008a3e <__mcmp+0x2a>
	...

08008a4c <__mdiff>:
 8008a4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a50:	4689      	mov	r9, r1
 8008a52:	4606      	mov	r6, r0
 8008a54:	4611      	mov	r1, r2
 8008a56:	4648      	mov	r0, r9
 8008a58:	4614      	mov	r4, r2
 8008a5a:	f7ff ffdb 	bl	8008a14 <__mcmp>
 8008a5e:	1e05      	subs	r5, r0, #0
 8008a60:	d112      	bne.n	8008a88 <__mdiff+0x3c>
 8008a62:	4629      	mov	r1, r5
 8008a64:	4630      	mov	r0, r6
 8008a66:	f7ff fd5d 	bl	8008524 <_Balloc>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	b928      	cbnz	r0, 8008a7a <__mdiff+0x2e>
 8008a6e:	f240 2137 	movw	r1, #567	@ 0x237
 8008a72:	4b3e      	ldr	r3, [pc, #248]	@ (8008b6c <__mdiff+0x120>)
 8008a74:	483e      	ldr	r0, [pc, #248]	@ (8008b70 <__mdiff+0x124>)
 8008a76:	f000 fc29 	bl	80092cc <__assert_func>
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a80:	4610      	mov	r0, r2
 8008a82:	b003      	add	sp, #12
 8008a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a88:	bfbc      	itt	lt
 8008a8a:	464b      	movlt	r3, r9
 8008a8c:	46a1      	movlt	r9, r4
 8008a8e:	4630      	mov	r0, r6
 8008a90:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008a94:	bfba      	itte	lt
 8008a96:	461c      	movlt	r4, r3
 8008a98:	2501      	movlt	r5, #1
 8008a9a:	2500      	movge	r5, #0
 8008a9c:	f7ff fd42 	bl	8008524 <_Balloc>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	b918      	cbnz	r0, 8008aac <__mdiff+0x60>
 8008aa4:	f240 2145 	movw	r1, #581	@ 0x245
 8008aa8:	4b30      	ldr	r3, [pc, #192]	@ (8008b6c <__mdiff+0x120>)
 8008aaa:	e7e3      	b.n	8008a74 <__mdiff+0x28>
 8008aac:	f100 0b14 	add.w	fp, r0, #20
 8008ab0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ab4:	f109 0310 	add.w	r3, r9, #16
 8008ab8:	60c5      	str	r5, [r0, #12]
 8008aba:	f04f 0c00 	mov.w	ip, #0
 8008abe:	f109 0514 	add.w	r5, r9, #20
 8008ac2:	46d9      	mov	r9, fp
 8008ac4:	6926      	ldr	r6, [r4, #16]
 8008ac6:	f104 0e14 	add.w	lr, r4, #20
 8008aca:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008ace:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ad2:	9301      	str	r3, [sp, #4]
 8008ad4:	9b01      	ldr	r3, [sp, #4]
 8008ad6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008ada:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008ade:	b281      	uxth	r1, r0
 8008ae0:	9301      	str	r3, [sp, #4]
 8008ae2:	fa1f f38a 	uxth.w	r3, sl
 8008ae6:	1a5b      	subs	r3, r3, r1
 8008ae8:	0c00      	lsrs	r0, r0, #16
 8008aea:	4463      	add	r3, ip
 8008aec:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008af0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008af4:	b29b      	uxth	r3, r3
 8008af6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008afa:	4576      	cmp	r6, lr
 8008afc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b00:	f849 3b04 	str.w	r3, [r9], #4
 8008b04:	d8e6      	bhi.n	8008ad4 <__mdiff+0x88>
 8008b06:	1b33      	subs	r3, r6, r4
 8008b08:	3b15      	subs	r3, #21
 8008b0a:	f023 0303 	bic.w	r3, r3, #3
 8008b0e:	3415      	adds	r4, #21
 8008b10:	3304      	adds	r3, #4
 8008b12:	42a6      	cmp	r6, r4
 8008b14:	bf38      	it	cc
 8008b16:	2304      	movcc	r3, #4
 8008b18:	441d      	add	r5, r3
 8008b1a:	445b      	add	r3, fp
 8008b1c:	461e      	mov	r6, r3
 8008b1e:	462c      	mov	r4, r5
 8008b20:	4544      	cmp	r4, r8
 8008b22:	d30e      	bcc.n	8008b42 <__mdiff+0xf6>
 8008b24:	f108 0103 	add.w	r1, r8, #3
 8008b28:	1b49      	subs	r1, r1, r5
 8008b2a:	f021 0103 	bic.w	r1, r1, #3
 8008b2e:	3d03      	subs	r5, #3
 8008b30:	45a8      	cmp	r8, r5
 8008b32:	bf38      	it	cc
 8008b34:	2100      	movcc	r1, #0
 8008b36:	440b      	add	r3, r1
 8008b38:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b3c:	b199      	cbz	r1, 8008b66 <__mdiff+0x11a>
 8008b3e:	6117      	str	r7, [r2, #16]
 8008b40:	e79e      	b.n	8008a80 <__mdiff+0x34>
 8008b42:	46e6      	mov	lr, ip
 8008b44:	f854 1b04 	ldr.w	r1, [r4], #4
 8008b48:	fa1f fc81 	uxth.w	ip, r1
 8008b4c:	44f4      	add	ip, lr
 8008b4e:	0c08      	lsrs	r0, r1, #16
 8008b50:	4471      	add	r1, lr
 8008b52:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008b56:	b289      	uxth	r1, r1
 8008b58:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008b5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b60:	f846 1b04 	str.w	r1, [r6], #4
 8008b64:	e7dc      	b.n	8008b20 <__mdiff+0xd4>
 8008b66:	3f01      	subs	r7, #1
 8008b68:	e7e6      	b.n	8008b38 <__mdiff+0xec>
 8008b6a:	bf00      	nop
 8008b6c:	08009eb2 	.word	0x08009eb2
 8008b70:	08009ec3 	.word	0x08009ec3

08008b74 <__d2b>:
 8008b74:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008b78:	2101      	movs	r1, #1
 8008b7a:	4690      	mov	r8, r2
 8008b7c:	4699      	mov	r9, r3
 8008b7e:	9e08      	ldr	r6, [sp, #32]
 8008b80:	f7ff fcd0 	bl	8008524 <_Balloc>
 8008b84:	4604      	mov	r4, r0
 8008b86:	b930      	cbnz	r0, 8008b96 <__d2b+0x22>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	f240 310f 	movw	r1, #783	@ 0x30f
 8008b8e:	4b23      	ldr	r3, [pc, #140]	@ (8008c1c <__d2b+0xa8>)
 8008b90:	4823      	ldr	r0, [pc, #140]	@ (8008c20 <__d2b+0xac>)
 8008b92:	f000 fb9b 	bl	80092cc <__assert_func>
 8008b96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b9e:	b10d      	cbz	r5, 8008ba4 <__d2b+0x30>
 8008ba0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ba4:	9301      	str	r3, [sp, #4]
 8008ba6:	f1b8 0300 	subs.w	r3, r8, #0
 8008baa:	d024      	beq.n	8008bf6 <__d2b+0x82>
 8008bac:	4668      	mov	r0, sp
 8008bae:	9300      	str	r3, [sp, #0]
 8008bb0:	f7ff fd7f 	bl	80086b2 <__lo0bits>
 8008bb4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008bb8:	b1d8      	cbz	r0, 8008bf2 <__d2b+0x7e>
 8008bba:	f1c0 0320 	rsb	r3, r0, #32
 8008bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008bc2:	430b      	orrs	r3, r1
 8008bc4:	40c2      	lsrs	r2, r0
 8008bc6:	6163      	str	r3, [r4, #20]
 8008bc8:	9201      	str	r2, [sp, #4]
 8008bca:	9b01      	ldr	r3, [sp, #4]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	bf0c      	ite	eq
 8008bd0:	2201      	moveq	r2, #1
 8008bd2:	2202      	movne	r2, #2
 8008bd4:	61a3      	str	r3, [r4, #24]
 8008bd6:	6122      	str	r2, [r4, #16]
 8008bd8:	b1ad      	cbz	r5, 8008c06 <__d2b+0x92>
 8008bda:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008bde:	4405      	add	r5, r0
 8008be0:	6035      	str	r5, [r6, #0]
 8008be2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008be8:	6018      	str	r0, [r3, #0]
 8008bea:	4620      	mov	r0, r4
 8008bec:	b002      	add	sp, #8
 8008bee:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008bf2:	6161      	str	r1, [r4, #20]
 8008bf4:	e7e9      	b.n	8008bca <__d2b+0x56>
 8008bf6:	a801      	add	r0, sp, #4
 8008bf8:	f7ff fd5b 	bl	80086b2 <__lo0bits>
 8008bfc:	9b01      	ldr	r3, [sp, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	6163      	str	r3, [r4, #20]
 8008c02:	3020      	adds	r0, #32
 8008c04:	e7e7      	b.n	8008bd6 <__d2b+0x62>
 8008c06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008c0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c0e:	6030      	str	r0, [r6, #0]
 8008c10:	6918      	ldr	r0, [r3, #16]
 8008c12:	f7ff fd2f 	bl	8008674 <__hi0bits>
 8008c16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c1a:	e7e4      	b.n	8008be6 <__d2b+0x72>
 8008c1c:	08009eb2 	.word	0x08009eb2
 8008c20:	08009ec3 	.word	0x08009ec3

08008c24 <__ssputs_r>:
 8008c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	461f      	mov	r7, r3
 8008c2a:	688e      	ldr	r6, [r1, #8]
 8008c2c:	4682      	mov	sl, r0
 8008c2e:	42be      	cmp	r6, r7
 8008c30:	460c      	mov	r4, r1
 8008c32:	4690      	mov	r8, r2
 8008c34:	680b      	ldr	r3, [r1, #0]
 8008c36:	d82d      	bhi.n	8008c94 <__ssputs_r+0x70>
 8008c38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008c40:	d026      	beq.n	8008c90 <__ssputs_r+0x6c>
 8008c42:	6965      	ldr	r5, [r4, #20]
 8008c44:	6909      	ldr	r1, [r1, #16]
 8008c46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c4a:	eba3 0901 	sub.w	r9, r3, r1
 8008c4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c52:	1c7b      	adds	r3, r7, #1
 8008c54:	444b      	add	r3, r9
 8008c56:	106d      	asrs	r5, r5, #1
 8008c58:	429d      	cmp	r5, r3
 8008c5a:	bf38      	it	cc
 8008c5c:	461d      	movcc	r5, r3
 8008c5e:	0553      	lsls	r3, r2, #21
 8008c60:	d527      	bpl.n	8008cb2 <__ssputs_r+0x8e>
 8008c62:	4629      	mov	r1, r5
 8008c64:	f7ff fbd2 	bl	800840c <_malloc_r>
 8008c68:	4606      	mov	r6, r0
 8008c6a:	b360      	cbz	r0, 8008cc6 <__ssputs_r+0xa2>
 8008c6c:	464a      	mov	r2, r9
 8008c6e:	6921      	ldr	r1, [r4, #16]
 8008c70:	f000 fb1e 	bl	80092b0 <memcpy>
 8008c74:	89a3      	ldrh	r3, [r4, #12]
 8008c76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c7e:	81a3      	strh	r3, [r4, #12]
 8008c80:	6126      	str	r6, [r4, #16]
 8008c82:	444e      	add	r6, r9
 8008c84:	6026      	str	r6, [r4, #0]
 8008c86:	463e      	mov	r6, r7
 8008c88:	6165      	str	r5, [r4, #20]
 8008c8a:	eba5 0509 	sub.w	r5, r5, r9
 8008c8e:	60a5      	str	r5, [r4, #8]
 8008c90:	42be      	cmp	r6, r7
 8008c92:	d900      	bls.n	8008c96 <__ssputs_r+0x72>
 8008c94:	463e      	mov	r6, r7
 8008c96:	4632      	mov	r2, r6
 8008c98:	4641      	mov	r1, r8
 8008c9a:	6820      	ldr	r0, [r4, #0]
 8008c9c:	f000 fabb 	bl	8009216 <memmove>
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	68a3      	ldr	r3, [r4, #8]
 8008ca4:	1b9b      	subs	r3, r3, r6
 8008ca6:	60a3      	str	r3, [r4, #8]
 8008ca8:	6823      	ldr	r3, [r4, #0]
 8008caa:	4433      	add	r3, r6
 8008cac:	6023      	str	r3, [r4, #0]
 8008cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cb2:	462a      	mov	r2, r5
 8008cb4:	f000 fb4e 	bl	8009354 <_realloc_r>
 8008cb8:	4606      	mov	r6, r0
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d1e0      	bne.n	8008c80 <__ssputs_r+0x5c>
 8008cbe:	4650      	mov	r0, sl
 8008cc0:	6921      	ldr	r1, [r4, #16]
 8008cc2:	f7ff fb31 	bl	8008328 <_free_r>
 8008cc6:	230c      	movs	r3, #12
 8008cc8:	f8ca 3000 	str.w	r3, [sl]
 8008ccc:	89a3      	ldrh	r3, [r4, #12]
 8008cce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cd6:	81a3      	strh	r3, [r4, #12]
 8008cd8:	e7e9      	b.n	8008cae <__ssputs_r+0x8a>
	...

08008cdc <_svfiprintf_r>:
 8008cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ce0:	4698      	mov	r8, r3
 8008ce2:	898b      	ldrh	r3, [r1, #12]
 8008ce4:	4607      	mov	r7, r0
 8008ce6:	061b      	lsls	r3, r3, #24
 8008ce8:	460d      	mov	r5, r1
 8008cea:	4614      	mov	r4, r2
 8008cec:	b09d      	sub	sp, #116	@ 0x74
 8008cee:	d510      	bpl.n	8008d12 <_svfiprintf_r+0x36>
 8008cf0:	690b      	ldr	r3, [r1, #16]
 8008cf2:	b973      	cbnz	r3, 8008d12 <_svfiprintf_r+0x36>
 8008cf4:	2140      	movs	r1, #64	@ 0x40
 8008cf6:	f7ff fb89 	bl	800840c <_malloc_r>
 8008cfa:	6028      	str	r0, [r5, #0]
 8008cfc:	6128      	str	r0, [r5, #16]
 8008cfe:	b930      	cbnz	r0, 8008d0e <_svfiprintf_r+0x32>
 8008d00:	230c      	movs	r3, #12
 8008d02:	603b      	str	r3, [r7, #0]
 8008d04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d08:	b01d      	add	sp, #116	@ 0x74
 8008d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0e:	2340      	movs	r3, #64	@ 0x40
 8008d10:	616b      	str	r3, [r5, #20]
 8008d12:	2300      	movs	r3, #0
 8008d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d16:	2320      	movs	r3, #32
 8008d18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d1c:	2330      	movs	r3, #48	@ 0x30
 8008d1e:	f04f 0901 	mov.w	r9, #1
 8008d22:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d26:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008ec0 <_svfiprintf_r+0x1e4>
 8008d2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d2e:	4623      	mov	r3, r4
 8008d30:	469a      	mov	sl, r3
 8008d32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d36:	b10a      	cbz	r2, 8008d3c <_svfiprintf_r+0x60>
 8008d38:	2a25      	cmp	r2, #37	@ 0x25
 8008d3a:	d1f9      	bne.n	8008d30 <_svfiprintf_r+0x54>
 8008d3c:	ebba 0b04 	subs.w	fp, sl, r4
 8008d40:	d00b      	beq.n	8008d5a <_svfiprintf_r+0x7e>
 8008d42:	465b      	mov	r3, fp
 8008d44:	4622      	mov	r2, r4
 8008d46:	4629      	mov	r1, r5
 8008d48:	4638      	mov	r0, r7
 8008d4a:	f7ff ff6b 	bl	8008c24 <__ssputs_r>
 8008d4e:	3001      	adds	r0, #1
 8008d50:	f000 80a7 	beq.w	8008ea2 <_svfiprintf_r+0x1c6>
 8008d54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d56:	445a      	add	r2, fp
 8008d58:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f000 809f 	beq.w	8008ea2 <_svfiprintf_r+0x1c6>
 8008d64:	2300      	movs	r3, #0
 8008d66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d6e:	f10a 0a01 	add.w	sl, sl, #1
 8008d72:	9304      	str	r3, [sp, #16]
 8008d74:	9307      	str	r3, [sp, #28]
 8008d76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d7c:	4654      	mov	r4, sl
 8008d7e:	2205      	movs	r2, #5
 8008d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d84:	484e      	ldr	r0, [pc, #312]	@ (8008ec0 <_svfiprintf_r+0x1e4>)
 8008d86:	f7fe fc6e 	bl	8007666 <memchr>
 8008d8a:	9a04      	ldr	r2, [sp, #16]
 8008d8c:	b9d8      	cbnz	r0, 8008dc6 <_svfiprintf_r+0xea>
 8008d8e:	06d0      	lsls	r0, r2, #27
 8008d90:	bf44      	itt	mi
 8008d92:	2320      	movmi	r3, #32
 8008d94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d98:	0711      	lsls	r1, r2, #28
 8008d9a:	bf44      	itt	mi
 8008d9c:	232b      	movmi	r3, #43	@ 0x2b
 8008d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008da2:	f89a 3000 	ldrb.w	r3, [sl]
 8008da6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008da8:	d015      	beq.n	8008dd6 <_svfiprintf_r+0xfa>
 8008daa:	4654      	mov	r4, sl
 8008dac:	2000      	movs	r0, #0
 8008dae:	f04f 0c0a 	mov.w	ip, #10
 8008db2:	9a07      	ldr	r2, [sp, #28]
 8008db4:	4621      	mov	r1, r4
 8008db6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008dba:	3b30      	subs	r3, #48	@ 0x30
 8008dbc:	2b09      	cmp	r3, #9
 8008dbe:	d94b      	bls.n	8008e58 <_svfiprintf_r+0x17c>
 8008dc0:	b1b0      	cbz	r0, 8008df0 <_svfiprintf_r+0x114>
 8008dc2:	9207      	str	r2, [sp, #28]
 8008dc4:	e014      	b.n	8008df0 <_svfiprintf_r+0x114>
 8008dc6:	eba0 0308 	sub.w	r3, r0, r8
 8008dca:	fa09 f303 	lsl.w	r3, r9, r3
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	46a2      	mov	sl, r4
 8008dd2:	9304      	str	r3, [sp, #16]
 8008dd4:	e7d2      	b.n	8008d7c <_svfiprintf_r+0xa0>
 8008dd6:	9b03      	ldr	r3, [sp, #12]
 8008dd8:	1d19      	adds	r1, r3, #4
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	9103      	str	r1, [sp, #12]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	bfbb      	ittet	lt
 8008de2:	425b      	neglt	r3, r3
 8008de4:	f042 0202 	orrlt.w	r2, r2, #2
 8008de8:	9307      	strge	r3, [sp, #28]
 8008dea:	9307      	strlt	r3, [sp, #28]
 8008dec:	bfb8      	it	lt
 8008dee:	9204      	strlt	r2, [sp, #16]
 8008df0:	7823      	ldrb	r3, [r4, #0]
 8008df2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008df4:	d10a      	bne.n	8008e0c <_svfiprintf_r+0x130>
 8008df6:	7863      	ldrb	r3, [r4, #1]
 8008df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dfa:	d132      	bne.n	8008e62 <_svfiprintf_r+0x186>
 8008dfc:	9b03      	ldr	r3, [sp, #12]
 8008dfe:	3402      	adds	r4, #2
 8008e00:	1d1a      	adds	r2, r3, #4
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	9203      	str	r2, [sp, #12]
 8008e06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e0a:	9305      	str	r3, [sp, #20]
 8008e0c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008ec4 <_svfiprintf_r+0x1e8>
 8008e10:	2203      	movs	r2, #3
 8008e12:	4650      	mov	r0, sl
 8008e14:	7821      	ldrb	r1, [r4, #0]
 8008e16:	f7fe fc26 	bl	8007666 <memchr>
 8008e1a:	b138      	cbz	r0, 8008e2c <_svfiprintf_r+0x150>
 8008e1c:	2240      	movs	r2, #64	@ 0x40
 8008e1e:	9b04      	ldr	r3, [sp, #16]
 8008e20:	eba0 000a 	sub.w	r0, r0, sl
 8008e24:	4082      	lsls	r2, r0
 8008e26:	4313      	orrs	r3, r2
 8008e28:	3401      	adds	r4, #1
 8008e2a:	9304      	str	r3, [sp, #16]
 8008e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e30:	2206      	movs	r2, #6
 8008e32:	4825      	ldr	r0, [pc, #148]	@ (8008ec8 <_svfiprintf_r+0x1ec>)
 8008e34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e38:	f7fe fc15 	bl	8007666 <memchr>
 8008e3c:	2800      	cmp	r0, #0
 8008e3e:	d036      	beq.n	8008eae <_svfiprintf_r+0x1d2>
 8008e40:	4b22      	ldr	r3, [pc, #136]	@ (8008ecc <_svfiprintf_r+0x1f0>)
 8008e42:	bb1b      	cbnz	r3, 8008e8c <_svfiprintf_r+0x1b0>
 8008e44:	9b03      	ldr	r3, [sp, #12]
 8008e46:	3307      	adds	r3, #7
 8008e48:	f023 0307 	bic.w	r3, r3, #7
 8008e4c:	3308      	adds	r3, #8
 8008e4e:	9303      	str	r3, [sp, #12]
 8008e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e52:	4433      	add	r3, r6
 8008e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e56:	e76a      	b.n	8008d2e <_svfiprintf_r+0x52>
 8008e58:	460c      	mov	r4, r1
 8008e5a:	2001      	movs	r0, #1
 8008e5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e60:	e7a8      	b.n	8008db4 <_svfiprintf_r+0xd8>
 8008e62:	2300      	movs	r3, #0
 8008e64:	f04f 0c0a 	mov.w	ip, #10
 8008e68:	4619      	mov	r1, r3
 8008e6a:	3401      	adds	r4, #1
 8008e6c:	9305      	str	r3, [sp, #20]
 8008e6e:	4620      	mov	r0, r4
 8008e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e74:	3a30      	subs	r2, #48	@ 0x30
 8008e76:	2a09      	cmp	r2, #9
 8008e78:	d903      	bls.n	8008e82 <_svfiprintf_r+0x1a6>
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d0c6      	beq.n	8008e0c <_svfiprintf_r+0x130>
 8008e7e:	9105      	str	r1, [sp, #20]
 8008e80:	e7c4      	b.n	8008e0c <_svfiprintf_r+0x130>
 8008e82:	4604      	mov	r4, r0
 8008e84:	2301      	movs	r3, #1
 8008e86:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e8a:	e7f0      	b.n	8008e6e <_svfiprintf_r+0x192>
 8008e8c:	ab03      	add	r3, sp, #12
 8008e8e:	9300      	str	r3, [sp, #0]
 8008e90:	462a      	mov	r2, r5
 8008e92:	4638      	mov	r0, r7
 8008e94:	4b0e      	ldr	r3, [pc, #56]	@ (8008ed0 <_svfiprintf_r+0x1f4>)
 8008e96:	a904      	add	r1, sp, #16
 8008e98:	f7fd fcae 	bl	80067f8 <_printf_float>
 8008e9c:	1c42      	adds	r2, r0, #1
 8008e9e:	4606      	mov	r6, r0
 8008ea0:	d1d6      	bne.n	8008e50 <_svfiprintf_r+0x174>
 8008ea2:	89ab      	ldrh	r3, [r5, #12]
 8008ea4:	065b      	lsls	r3, r3, #25
 8008ea6:	f53f af2d 	bmi.w	8008d04 <_svfiprintf_r+0x28>
 8008eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008eac:	e72c      	b.n	8008d08 <_svfiprintf_r+0x2c>
 8008eae:	ab03      	add	r3, sp, #12
 8008eb0:	9300      	str	r3, [sp, #0]
 8008eb2:	462a      	mov	r2, r5
 8008eb4:	4638      	mov	r0, r7
 8008eb6:	4b06      	ldr	r3, [pc, #24]	@ (8008ed0 <_svfiprintf_r+0x1f4>)
 8008eb8:	a904      	add	r1, sp, #16
 8008eba:	f7fd ff3b 	bl	8006d34 <_printf_i>
 8008ebe:	e7ed      	b.n	8008e9c <_svfiprintf_r+0x1c0>
 8008ec0:	0800a018 	.word	0x0800a018
 8008ec4:	0800a01e 	.word	0x0800a01e
 8008ec8:	0800a022 	.word	0x0800a022
 8008ecc:	080067f9 	.word	0x080067f9
 8008ed0:	08008c25 	.word	0x08008c25

08008ed4 <__sfputc_r>:
 8008ed4:	6893      	ldr	r3, [r2, #8]
 8008ed6:	b410      	push	{r4}
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	6093      	str	r3, [r2, #8]
 8008ede:	da07      	bge.n	8008ef0 <__sfputc_r+0x1c>
 8008ee0:	6994      	ldr	r4, [r2, #24]
 8008ee2:	42a3      	cmp	r3, r4
 8008ee4:	db01      	blt.n	8008eea <__sfputc_r+0x16>
 8008ee6:	290a      	cmp	r1, #10
 8008ee8:	d102      	bne.n	8008ef0 <__sfputc_r+0x1c>
 8008eea:	bc10      	pop	{r4}
 8008eec:	f7fe baa7 	b.w	800743e <__swbuf_r>
 8008ef0:	6813      	ldr	r3, [r2, #0]
 8008ef2:	1c58      	adds	r0, r3, #1
 8008ef4:	6010      	str	r0, [r2, #0]
 8008ef6:	7019      	strb	r1, [r3, #0]
 8008ef8:	4608      	mov	r0, r1
 8008efa:	bc10      	pop	{r4}
 8008efc:	4770      	bx	lr

08008efe <__sfputs_r>:
 8008efe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f00:	4606      	mov	r6, r0
 8008f02:	460f      	mov	r7, r1
 8008f04:	4614      	mov	r4, r2
 8008f06:	18d5      	adds	r5, r2, r3
 8008f08:	42ac      	cmp	r4, r5
 8008f0a:	d101      	bne.n	8008f10 <__sfputs_r+0x12>
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	e007      	b.n	8008f20 <__sfputs_r+0x22>
 8008f10:	463a      	mov	r2, r7
 8008f12:	4630      	mov	r0, r6
 8008f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f18:	f7ff ffdc 	bl	8008ed4 <__sfputc_r>
 8008f1c:	1c43      	adds	r3, r0, #1
 8008f1e:	d1f3      	bne.n	8008f08 <__sfputs_r+0xa>
 8008f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f24 <_vfiprintf_r>:
 8008f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f28:	460d      	mov	r5, r1
 8008f2a:	4614      	mov	r4, r2
 8008f2c:	4698      	mov	r8, r3
 8008f2e:	4606      	mov	r6, r0
 8008f30:	b09d      	sub	sp, #116	@ 0x74
 8008f32:	b118      	cbz	r0, 8008f3c <_vfiprintf_r+0x18>
 8008f34:	6a03      	ldr	r3, [r0, #32]
 8008f36:	b90b      	cbnz	r3, 8008f3c <_vfiprintf_r+0x18>
 8008f38:	f7fe f964 	bl	8007204 <__sinit>
 8008f3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f3e:	07d9      	lsls	r1, r3, #31
 8008f40:	d405      	bmi.n	8008f4e <_vfiprintf_r+0x2a>
 8008f42:	89ab      	ldrh	r3, [r5, #12]
 8008f44:	059a      	lsls	r2, r3, #22
 8008f46:	d402      	bmi.n	8008f4e <_vfiprintf_r+0x2a>
 8008f48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f4a:	f7fe fb8a 	bl	8007662 <__retarget_lock_acquire_recursive>
 8008f4e:	89ab      	ldrh	r3, [r5, #12]
 8008f50:	071b      	lsls	r3, r3, #28
 8008f52:	d501      	bpl.n	8008f58 <_vfiprintf_r+0x34>
 8008f54:	692b      	ldr	r3, [r5, #16]
 8008f56:	b99b      	cbnz	r3, 8008f80 <_vfiprintf_r+0x5c>
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f7fe faae 	bl	80074bc <__swsetup_r>
 8008f60:	b170      	cbz	r0, 8008f80 <_vfiprintf_r+0x5c>
 8008f62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f64:	07dc      	lsls	r4, r3, #31
 8008f66:	d504      	bpl.n	8008f72 <_vfiprintf_r+0x4e>
 8008f68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f6c:	b01d      	add	sp, #116	@ 0x74
 8008f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f72:	89ab      	ldrh	r3, [r5, #12]
 8008f74:	0598      	lsls	r0, r3, #22
 8008f76:	d4f7      	bmi.n	8008f68 <_vfiprintf_r+0x44>
 8008f78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f7a:	f7fe fb73 	bl	8007664 <__retarget_lock_release_recursive>
 8008f7e:	e7f3      	b.n	8008f68 <_vfiprintf_r+0x44>
 8008f80:	2300      	movs	r3, #0
 8008f82:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f84:	2320      	movs	r3, #32
 8008f86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f8a:	2330      	movs	r3, #48	@ 0x30
 8008f8c:	f04f 0901 	mov.w	r9, #1
 8008f90:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f94:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009140 <_vfiprintf_r+0x21c>
 8008f98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f9c:	4623      	mov	r3, r4
 8008f9e:	469a      	mov	sl, r3
 8008fa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fa4:	b10a      	cbz	r2, 8008faa <_vfiprintf_r+0x86>
 8008fa6:	2a25      	cmp	r2, #37	@ 0x25
 8008fa8:	d1f9      	bne.n	8008f9e <_vfiprintf_r+0x7a>
 8008faa:	ebba 0b04 	subs.w	fp, sl, r4
 8008fae:	d00b      	beq.n	8008fc8 <_vfiprintf_r+0xa4>
 8008fb0:	465b      	mov	r3, fp
 8008fb2:	4622      	mov	r2, r4
 8008fb4:	4629      	mov	r1, r5
 8008fb6:	4630      	mov	r0, r6
 8008fb8:	f7ff ffa1 	bl	8008efe <__sfputs_r>
 8008fbc:	3001      	adds	r0, #1
 8008fbe:	f000 80a7 	beq.w	8009110 <_vfiprintf_r+0x1ec>
 8008fc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fc4:	445a      	add	r2, fp
 8008fc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 809f 	beq.w	8009110 <_vfiprintf_r+0x1ec>
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008fd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fdc:	f10a 0a01 	add.w	sl, sl, #1
 8008fe0:	9304      	str	r3, [sp, #16]
 8008fe2:	9307      	str	r3, [sp, #28]
 8008fe4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fe8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fea:	4654      	mov	r4, sl
 8008fec:	2205      	movs	r2, #5
 8008fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ff2:	4853      	ldr	r0, [pc, #332]	@ (8009140 <_vfiprintf_r+0x21c>)
 8008ff4:	f7fe fb37 	bl	8007666 <memchr>
 8008ff8:	9a04      	ldr	r2, [sp, #16]
 8008ffa:	b9d8      	cbnz	r0, 8009034 <_vfiprintf_r+0x110>
 8008ffc:	06d1      	lsls	r1, r2, #27
 8008ffe:	bf44      	itt	mi
 8009000:	2320      	movmi	r3, #32
 8009002:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009006:	0713      	lsls	r3, r2, #28
 8009008:	bf44      	itt	mi
 800900a:	232b      	movmi	r3, #43	@ 0x2b
 800900c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009010:	f89a 3000 	ldrb.w	r3, [sl]
 8009014:	2b2a      	cmp	r3, #42	@ 0x2a
 8009016:	d015      	beq.n	8009044 <_vfiprintf_r+0x120>
 8009018:	4654      	mov	r4, sl
 800901a:	2000      	movs	r0, #0
 800901c:	f04f 0c0a 	mov.w	ip, #10
 8009020:	9a07      	ldr	r2, [sp, #28]
 8009022:	4621      	mov	r1, r4
 8009024:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009028:	3b30      	subs	r3, #48	@ 0x30
 800902a:	2b09      	cmp	r3, #9
 800902c:	d94b      	bls.n	80090c6 <_vfiprintf_r+0x1a2>
 800902e:	b1b0      	cbz	r0, 800905e <_vfiprintf_r+0x13a>
 8009030:	9207      	str	r2, [sp, #28]
 8009032:	e014      	b.n	800905e <_vfiprintf_r+0x13a>
 8009034:	eba0 0308 	sub.w	r3, r0, r8
 8009038:	fa09 f303 	lsl.w	r3, r9, r3
 800903c:	4313      	orrs	r3, r2
 800903e:	46a2      	mov	sl, r4
 8009040:	9304      	str	r3, [sp, #16]
 8009042:	e7d2      	b.n	8008fea <_vfiprintf_r+0xc6>
 8009044:	9b03      	ldr	r3, [sp, #12]
 8009046:	1d19      	adds	r1, r3, #4
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	9103      	str	r1, [sp, #12]
 800904c:	2b00      	cmp	r3, #0
 800904e:	bfbb      	ittet	lt
 8009050:	425b      	neglt	r3, r3
 8009052:	f042 0202 	orrlt.w	r2, r2, #2
 8009056:	9307      	strge	r3, [sp, #28]
 8009058:	9307      	strlt	r3, [sp, #28]
 800905a:	bfb8      	it	lt
 800905c:	9204      	strlt	r2, [sp, #16]
 800905e:	7823      	ldrb	r3, [r4, #0]
 8009060:	2b2e      	cmp	r3, #46	@ 0x2e
 8009062:	d10a      	bne.n	800907a <_vfiprintf_r+0x156>
 8009064:	7863      	ldrb	r3, [r4, #1]
 8009066:	2b2a      	cmp	r3, #42	@ 0x2a
 8009068:	d132      	bne.n	80090d0 <_vfiprintf_r+0x1ac>
 800906a:	9b03      	ldr	r3, [sp, #12]
 800906c:	3402      	adds	r4, #2
 800906e:	1d1a      	adds	r2, r3, #4
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	9203      	str	r2, [sp, #12]
 8009074:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009078:	9305      	str	r3, [sp, #20]
 800907a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009144 <_vfiprintf_r+0x220>
 800907e:	2203      	movs	r2, #3
 8009080:	4650      	mov	r0, sl
 8009082:	7821      	ldrb	r1, [r4, #0]
 8009084:	f7fe faef 	bl	8007666 <memchr>
 8009088:	b138      	cbz	r0, 800909a <_vfiprintf_r+0x176>
 800908a:	2240      	movs	r2, #64	@ 0x40
 800908c:	9b04      	ldr	r3, [sp, #16]
 800908e:	eba0 000a 	sub.w	r0, r0, sl
 8009092:	4082      	lsls	r2, r0
 8009094:	4313      	orrs	r3, r2
 8009096:	3401      	adds	r4, #1
 8009098:	9304      	str	r3, [sp, #16]
 800909a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800909e:	2206      	movs	r2, #6
 80090a0:	4829      	ldr	r0, [pc, #164]	@ (8009148 <_vfiprintf_r+0x224>)
 80090a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090a6:	f7fe fade 	bl	8007666 <memchr>
 80090aa:	2800      	cmp	r0, #0
 80090ac:	d03f      	beq.n	800912e <_vfiprintf_r+0x20a>
 80090ae:	4b27      	ldr	r3, [pc, #156]	@ (800914c <_vfiprintf_r+0x228>)
 80090b0:	bb1b      	cbnz	r3, 80090fa <_vfiprintf_r+0x1d6>
 80090b2:	9b03      	ldr	r3, [sp, #12]
 80090b4:	3307      	adds	r3, #7
 80090b6:	f023 0307 	bic.w	r3, r3, #7
 80090ba:	3308      	adds	r3, #8
 80090bc:	9303      	str	r3, [sp, #12]
 80090be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c0:	443b      	add	r3, r7
 80090c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090c4:	e76a      	b.n	8008f9c <_vfiprintf_r+0x78>
 80090c6:	460c      	mov	r4, r1
 80090c8:	2001      	movs	r0, #1
 80090ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80090ce:	e7a8      	b.n	8009022 <_vfiprintf_r+0xfe>
 80090d0:	2300      	movs	r3, #0
 80090d2:	f04f 0c0a 	mov.w	ip, #10
 80090d6:	4619      	mov	r1, r3
 80090d8:	3401      	adds	r4, #1
 80090da:	9305      	str	r3, [sp, #20]
 80090dc:	4620      	mov	r0, r4
 80090de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090e2:	3a30      	subs	r2, #48	@ 0x30
 80090e4:	2a09      	cmp	r2, #9
 80090e6:	d903      	bls.n	80090f0 <_vfiprintf_r+0x1cc>
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d0c6      	beq.n	800907a <_vfiprintf_r+0x156>
 80090ec:	9105      	str	r1, [sp, #20]
 80090ee:	e7c4      	b.n	800907a <_vfiprintf_r+0x156>
 80090f0:	4604      	mov	r4, r0
 80090f2:	2301      	movs	r3, #1
 80090f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80090f8:	e7f0      	b.n	80090dc <_vfiprintf_r+0x1b8>
 80090fa:	ab03      	add	r3, sp, #12
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	462a      	mov	r2, r5
 8009100:	4630      	mov	r0, r6
 8009102:	4b13      	ldr	r3, [pc, #76]	@ (8009150 <_vfiprintf_r+0x22c>)
 8009104:	a904      	add	r1, sp, #16
 8009106:	f7fd fb77 	bl	80067f8 <_printf_float>
 800910a:	4607      	mov	r7, r0
 800910c:	1c78      	adds	r0, r7, #1
 800910e:	d1d6      	bne.n	80090be <_vfiprintf_r+0x19a>
 8009110:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009112:	07d9      	lsls	r1, r3, #31
 8009114:	d405      	bmi.n	8009122 <_vfiprintf_r+0x1fe>
 8009116:	89ab      	ldrh	r3, [r5, #12]
 8009118:	059a      	lsls	r2, r3, #22
 800911a:	d402      	bmi.n	8009122 <_vfiprintf_r+0x1fe>
 800911c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800911e:	f7fe faa1 	bl	8007664 <__retarget_lock_release_recursive>
 8009122:	89ab      	ldrh	r3, [r5, #12]
 8009124:	065b      	lsls	r3, r3, #25
 8009126:	f53f af1f 	bmi.w	8008f68 <_vfiprintf_r+0x44>
 800912a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800912c:	e71e      	b.n	8008f6c <_vfiprintf_r+0x48>
 800912e:	ab03      	add	r3, sp, #12
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	462a      	mov	r2, r5
 8009134:	4630      	mov	r0, r6
 8009136:	4b06      	ldr	r3, [pc, #24]	@ (8009150 <_vfiprintf_r+0x22c>)
 8009138:	a904      	add	r1, sp, #16
 800913a:	f7fd fdfb 	bl	8006d34 <_printf_i>
 800913e:	e7e4      	b.n	800910a <_vfiprintf_r+0x1e6>
 8009140:	0800a018 	.word	0x0800a018
 8009144:	0800a01e 	.word	0x0800a01e
 8009148:	0800a022 	.word	0x0800a022
 800914c:	080067f9 	.word	0x080067f9
 8009150:	08008eff 	.word	0x08008eff

08009154 <__swhatbuf_r>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	460c      	mov	r4, r1
 8009158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800915c:	4615      	mov	r5, r2
 800915e:	2900      	cmp	r1, #0
 8009160:	461e      	mov	r6, r3
 8009162:	b096      	sub	sp, #88	@ 0x58
 8009164:	da0c      	bge.n	8009180 <__swhatbuf_r+0x2c>
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	2100      	movs	r1, #0
 800916a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800916e:	bf14      	ite	ne
 8009170:	2340      	movne	r3, #64	@ 0x40
 8009172:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009176:	2000      	movs	r0, #0
 8009178:	6031      	str	r1, [r6, #0]
 800917a:	602b      	str	r3, [r5, #0]
 800917c:	b016      	add	sp, #88	@ 0x58
 800917e:	bd70      	pop	{r4, r5, r6, pc}
 8009180:	466a      	mov	r2, sp
 8009182:	f000 f863 	bl	800924c <_fstat_r>
 8009186:	2800      	cmp	r0, #0
 8009188:	dbed      	blt.n	8009166 <__swhatbuf_r+0x12>
 800918a:	9901      	ldr	r1, [sp, #4]
 800918c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009190:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009194:	4259      	negs	r1, r3
 8009196:	4159      	adcs	r1, r3
 8009198:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800919c:	e7eb      	b.n	8009176 <__swhatbuf_r+0x22>

0800919e <__smakebuf_r>:
 800919e:	898b      	ldrh	r3, [r1, #12]
 80091a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091a2:	079d      	lsls	r5, r3, #30
 80091a4:	4606      	mov	r6, r0
 80091a6:	460c      	mov	r4, r1
 80091a8:	d507      	bpl.n	80091ba <__smakebuf_r+0x1c>
 80091aa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80091ae:	6023      	str	r3, [r4, #0]
 80091b0:	6123      	str	r3, [r4, #16]
 80091b2:	2301      	movs	r3, #1
 80091b4:	6163      	str	r3, [r4, #20]
 80091b6:	b003      	add	sp, #12
 80091b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091ba:	466a      	mov	r2, sp
 80091bc:	ab01      	add	r3, sp, #4
 80091be:	f7ff ffc9 	bl	8009154 <__swhatbuf_r>
 80091c2:	9f00      	ldr	r7, [sp, #0]
 80091c4:	4605      	mov	r5, r0
 80091c6:	4639      	mov	r1, r7
 80091c8:	4630      	mov	r0, r6
 80091ca:	f7ff f91f 	bl	800840c <_malloc_r>
 80091ce:	b948      	cbnz	r0, 80091e4 <__smakebuf_r+0x46>
 80091d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091d4:	059a      	lsls	r2, r3, #22
 80091d6:	d4ee      	bmi.n	80091b6 <__smakebuf_r+0x18>
 80091d8:	f023 0303 	bic.w	r3, r3, #3
 80091dc:	f043 0302 	orr.w	r3, r3, #2
 80091e0:	81a3      	strh	r3, [r4, #12]
 80091e2:	e7e2      	b.n	80091aa <__smakebuf_r+0xc>
 80091e4:	89a3      	ldrh	r3, [r4, #12]
 80091e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80091ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091ee:	81a3      	strh	r3, [r4, #12]
 80091f0:	9b01      	ldr	r3, [sp, #4]
 80091f2:	6020      	str	r0, [r4, #0]
 80091f4:	b15b      	cbz	r3, 800920e <__smakebuf_r+0x70>
 80091f6:	4630      	mov	r0, r6
 80091f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091fc:	f000 f838 	bl	8009270 <_isatty_r>
 8009200:	b128      	cbz	r0, 800920e <__smakebuf_r+0x70>
 8009202:	89a3      	ldrh	r3, [r4, #12]
 8009204:	f023 0303 	bic.w	r3, r3, #3
 8009208:	f043 0301 	orr.w	r3, r3, #1
 800920c:	81a3      	strh	r3, [r4, #12]
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	431d      	orrs	r5, r3
 8009212:	81a5      	strh	r5, [r4, #12]
 8009214:	e7cf      	b.n	80091b6 <__smakebuf_r+0x18>

08009216 <memmove>:
 8009216:	4288      	cmp	r0, r1
 8009218:	b510      	push	{r4, lr}
 800921a:	eb01 0402 	add.w	r4, r1, r2
 800921e:	d902      	bls.n	8009226 <memmove+0x10>
 8009220:	4284      	cmp	r4, r0
 8009222:	4623      	mov	r3, r4
 8009224:	d807      	bhi.n	8009236 <memmove+0x20>
 8009226:	1e43      	subs	r3, r0, #1
 8009228:	42a1      	cmp	r1, r4
 800922a:	d008      	beq.n	800923e <memmove+0x28>
 800922c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009230:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009234:	e7f8      	b.n	8009228 <memmove+0x12>
 8009236:	4601      	mov	r1, r0
 8009238:	4402      	add	r2, r0
 800923a:	428a      	cmp	r2, r1
 800923c:	d100      	bne.n	8009240 <memmove+0x2a>
 800923e:	bd10      	pop	{r4, pc}
 8009240:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009244:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009248:	e7f7      	b.n	800923a <memmove+0x24>
	...

0800924c <_fstat_r>:
 800924c:	b538      	push	{r3, r4, r5, lr}
 800924e:	2300      	movs	r3, #0
 8009250:	4d06      	ldr	r5, [pc, #24]	@ (800926c <_fstat_r+0x20>)
 8009252:	4604      	mov	r4, r0
 8009254:	4608      	mov	r0, r1
 8009256:	4611      	mov	r1, r2
 8009258:	602b      	str	r3, [r5, #0]
 800925a:	f7fd f8ae 	bl	80063ba <_fstat>
 800925e:	1c43      	adds	r3, r0, #1
 8009260:	d102      	bne.n	8009268 <_fstat_r+0x1c>
 8009262:	682b      	ldr	r3, [r5, #0]
 8009264:	b103      	cbz	r3, 8009268 <_fstat_r+0x1c>
 8009266:	6023      	str	r3, [r4, #0]
 8009268:	bd38      	pop	{r3, r4, r5, pc}
 800926a:	bf00      	nop
 800926c:	200005fc 	.word	0x200005fc

08009270 <_isatty_r>:
 8009270:	b538      	push	{r3, r4, r5, lr}
 8009272:	2300      	movs	r3, #0
 8009274:	4d05      	ldr	r5, [pc, #20]	@ (800928c <_isatty_r+0x1c>)
 8009276:	4604      	mov	r4, r0
 8009278:	4608      	mov	r0, r1
 800927a:	602b      	str	r3, [r5, #0]
 800927c:	f7fd fa00 	bl	8006680 <_isatty>
 8009280:	1c43      	adds	r3, r0, #1
 8009282:	d102      	bne.n	800928a <_isatty_r+0x1a>
 8009284:	682b      	ldr	r3, [r5, #0]
 8009286:	b103      	cbz	r3, 800928a <_isatty_r+0x1a>
 8009288:	6023      	str	r3, [r4, #0]
 800928a:	bd38      	pop	{r3, r4, r5, pc}
 800928c:	200005fc 	.word	0x200005fc

08009290 <_sbrk_r>:
 8009290:	b538      	push	{r3, r4, r5, lr}
 8009292:	2300      	movs	r3, #0
 8009294:	4d05      	ldr	r5, [pc, #20]	@ (80092ac <_sbrk_r+0x1c>)
 8009296:	4604      	mov	r4, r0
 8009298:	4608      	mov	r0, r1
 800929a:	602b      	str	r3, [r5, #0]
 800929c:	f7f8 fb00 	bl	80018a0 <_sbrk>
 80092a0:	1c43      	adds	r3, r0, #1
 80092a2:	d102      	bne.n	80092aa <_sbrk_r+0x1a>
 80092a4:	682b      	ldr	r3, [r5, #0]
 80092a6:	b103      	cbz	r3, 80092aa <_sbrk_r+0x1a>
 80092a8:	6023      	str	r3, [r4, #0]
 80092aa:	bd38      	pop	{r3, r4, r5, pc}
 80092ac:	200005fc 	.word	0x200005fc

080092b0 <memcpy>:
 80092b0:	440a      	add	r2, r1
 80092b2:	4291      	cmp	r1, r2
 80092b4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80092b8:	d100      	bne.n	80092bc <memcpy+0xc>
 80092ba:	4770      	bx	lr
 80092bc:	b510      	push	{r4, lr}
 80092be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092c2:	4291      	cmp	r1, r2
 80092c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092c8:	d1f9      	bne.n	80092be <memcpy+0xe>
 80092ca:	bd10      	pop	{r4, pc}

080092cc <__assert_func>:
 80092cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80092ce:	4614      	mov	r4, r2
 80092d0:	461a      	mov	r2, r3
 80092d2:	4b09      	ldr	r3, [pc, #36]	@ (80092f8 <__assert_func+0x2c>)
 80092d4:	4605      	mov	r5, r0
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	68d8      	ldr	r0, [r3, #12]
 80092da:	b954      	cbnz	r4, 80092f2 <__assert_func+0x26>
 80092dc:	4b07      	ldr	r3, [pc, #28]	@ (80092fc <__assert_func+0x30>)
 80092de:	461c      	mov	r4, r3
 80092e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80092e4:	9100      	str	r1, [sp, #0]
 80092e6:	462b      	mov	r3, r5
 80092e8:	4905      	ldr	r1, [pc, #20]	@ (8009300 <__assert_func+0x34>)
 80092ea:	f000 f86f 	bl	80093cc <fiprintf>
 80092ee:	f000 f87f 	bl	80093f0 <abort>
 80092f2:	4b04      	ldr	r3, [pc, #16]	@ (8009304 <__assert_func+0x38>)
 80092f4:	e7f4      	b.n	80092e0 <__assert_func+0x14>
 80092f6:	bf00      	nop
 80092f8:	20000044 	.word	0x20000044
 80092fc:	0800a06e 	.word	0x0800a06e
 8009300:	0800a040 	.word	0x0800a040
 8009304:	0800a033 	.word	0x0800a033

08009308 <_calloc_r>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	fba1 5402 	umull	r5, r4, r1, r2
 800930e:	b93c      	cbnz	r4, 8009320 <_calloc_r+0x18>
 8009310:	4629      	mov	r1, r5
 8009312:	f7ff f87b 	bl	800840c <_malloc_r>
 8009316:	4606      	mov	r6, r0
 8009318:	b928      	cbnz	r0, 8009326 <_calloc_r+0x1e>
 800931a:	2600      	movs	r6, #0
 800931c:	4630      	mov	r0, r6
 800931e:	bd70      	pop	{r4, r5, r6, pc}
 8009320:	220c      	movs	r2, #12
 8009322:	6002      	str	r2, [r0, #0]
 8009324:	e7f9      	b.n	800931a <_calloc_r+0x12>
 8009326:	462a      	mov	r2, r5
 8009328:	4621      	mov	r1, r4
 800932a:	f7fe f91d 	bl	8007568 <memset>
 800932e:	e7f5      	b.n	800931c <_calloc_r+0x14>

08009330 <__ascii_mbtowc>:
 8009330:	b082      	sub	sp, #8
 8009332:	b901      	cbnz	r1, 8009336 <__ascii_mbtowc+0x6>
 8009334:	a901      	add	r1, sp, #4
 8009336:	b142      	cbz	r2, 800934a <__ascii_mbtowc+0x1a>
 8009338:	b14b      	cbz	r3, 800934e <__ascii_mbtowc+0x1e>
 800933a:	7813      	ldrb	r3, [r2, #0]
 800933c:	600b      	str	r3, [r1, #0]
 800933e:	7812      	ldrb	r2, [r2, #0]
 8009340:	1e10      	subs	r0, r2, #0
 8009342:	bf18      	it	ne
 8009344:	2001      	movne	r0, #1
 8009346:	b002      	add	sp, #8
 8009348:	4770      	bx	lr
 800934a:	4610      	mov	r0, r2
 800934c:	e7fb      	b.n	8009346 <__ascii_mbtowc+0x16>
 800934e:	f06f 0001 	mvn.w	r0, #1
 8009352:	e7f8      	b.n	8009346 <__ascii_mbtowc+0x16>

08009354 <_realloc_r>:
 8009354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009358:	4680      	mov	r8, r0
 800935a:	4615      	mov	r5, r2
 800935c:	460c      	mov	r4, r1
 800935e:	b921      	cbnz	r1, 800936a <_realloc_r+0x16>
 8009360:	4611      	mov	r1, r2
 8009362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009366:	f7ff b851 	b.w	800840c <_malloc_r>
 800936a:	b92a      	cbnz	r2, 8009378 <_realloc_r+0x24>
 800936c:	f7fe ffdc 	bl	8008328 <_free_r>
 8009370:	2400      	movs	r4, #0
 8009372:	4620      	mov	r0, r4
 8009374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009378:	f000 f841 	bl	80093fe <_malloc_usable_size_r>
 800937c:	4285      	cmp	r5, r0
 800937e:	4606      	mov	r6, r0
 8009380:	d802      	bhi.n	8009388 <_realloc_r+0x34>
 8009382:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009386:	d8f4      	bhi.n	8009372 <_realloc_r+0x1e>
 8009388:	4629      	mov	r1, r5
 800938a:	4640      	mov	r0, r8
 800938c:	f7ff f83e 	bl	800840c <_malloc_r>
 8009390:	4607      	mov	r7, r0
 8009392:	2800      	cmp	r0, #0
 8009394:	d0ec      	beq.n	8009370 <_realloc_r+0x1c>
 8009396:	42b5      	cmp	r5, r6
 8009398:	462a      	mov	r2, r5
 800939a:	4621      	mov	r1, r4
 800939c:	bf28      	it	cs
 800939e:	4632      	movcs	r2, r6
 80093a0:	f7ff ff86 	bl	80092b0 <memcpy>
 80093a4:	4621      	mov	r1, r4
 80093a6:	4640      	mov	r0, r8
 80093a8:	f7fe ffbe 	bl	8008328 <_free_r>
 80093ac:	463c      	mov	r4, r7
 80093ae:	e7e0      	b.n	8009372 <_realloc_r+0x1e>

080093b0 <__ascii_wctomb>:
 80093b0:	4603      	mov	r3, r0
 80093b2:	4608      	mov	r0, r1
 80093b4:	b141      	cbz	r1, 80093c8 <__ascii_wctomb+0x18>
 80093b6:	2aff      	cmp	r2, #255	@ 0xff
 80093b8:	d904      	bls.n	80093c4 <__ascii_wctomb+0x14>
 80093ba:	228a      	movs	r2, #138	@ 0x8a
 80093bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093c0:	601a      	str	r2, [r3, #0]
 80093c2:	4770      	bx	lr
 80093c4:	2001      	movs	r0, #1
 80093c6:	700a      	strb	r2, [r1, #0]
 80093c8:	4770      	bx	lr
	...

080093cc <fiprintf>:
 80093cc:	b40e      	push	{r1, r2, r3}
 80093ce:	b503      	push	{r0, r1, lr}
 80093d0:	4601      	mov	r1, r0
 80093d2:	ab03      	add	r3, sp, #12
 80093d4:	4805      	ldr	r0, [pc, #20]	@ (80093ec <fiprintf+0x20>)
 80093d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093da:	6800      	ldr	r0, [r0, #0]
 80093dc:	9301      	str	r3, [sp, #4]
 80093de:	f7ff fda1 	bl	8008f24 <_vfiprintf_r>
 80093e2:	b002      	add	sp, #8
 80093e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80093e8:	b003      	add	sp, #12
 80093ea:	4770      	bx	lr
 80093ec:	20000044 	.word	0x20000044

080093f0 <abort>:
 80093f0:	2006      	movs	r0, #6
 80093f2:	b508      	push	{r3, lr}
 80093f4:	f000 f834 	bl	8009460 <raise>
 80093f8:	2001      	movs	r0, #1
 80093fa:	f000 fa79 	bl	80098f0 <_exit>

080093fe <_malloc_usable_size_r>:
 80093fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009402:	1f18      	subs	r0, r3, #4
 8009404:	2b00      	cmp	r3, #0
 8009406:	bfbc      	itt	lt
 8009408:	580b      	ldrlt	r3, [r1, r0]
 800940a:	18c0      	addlt	r0, r0, r3
 800940c:	4770      	bx	lr

0800940e <_raise_r>:
 800940e:	291f      	cmp	r1, #31
 8009410:	b538      	push	{r3, r4, r5, lr}
 8009412:	4605      	mov	r5, r0
 8009414:	460c      	mov	r4, r1
 8009416:	d904      	bls.n	8009422 <_raise_r+0x14>
 8009418:	2316      	movs	r3, #22
 800941a:	6003      	str	r3, [r0, #0]
 800941c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009420:	bd38      	pop	{r3, r4, r5, pc}
 8009422:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009424:	b112      	cbz	r2, 800942c <_raise_r+0x1e>
 8009426:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800942a:	b94b      	cbnz	r3, 8009440 <_raise_r+0x32>
 800942c:	4628      	mov	r0, r5
 800942e:	f000 f831 	bl	8009494 <_getpid_r>
 8009432:	4622      	mov	r2, r4
 8009434:	4601      	mov	r1, r0
 8009436:	4628      	mov	r0, r5
 8009438:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800943c:	f000 b818 	b.w	8009470 <_kill_r>
 8009440:	2b01      	cmp	r3, #1
 8009442:	d00a      	beq.n	800945a <_raise_r+0x4c>
 8009444:	1c59      	adds	r1, r3, #1
 8009446:	d103      	bne.n	8009450 <_raise_r+0x42>
 8009448:	2316      	movs	r3, #22
 800944a:	6003      	str	r3, [r0, #0]
 800944c:	2001      	movs	r0, #1
 800944e:	e7e7      	b.n	8009420 <_raise_r+0x12>
 8009450:	2100      	movs	r1, #0
 8009452:	4620      	mov	r0, r4
 8009454:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009458:	4798      	blx	r3
 800945a:	2000      	movs	r0, #0
 800945c:	e7e0      	b.n	8009420 <_raise_r+0x12>
	...

08009460 <raise>:
 8009460:	4b02      	ldr	r3, [pc, #8]	@ (800946c <raise+0xc>)
 8009462:	4601      	mov	r1, r0
 8009464:	6818      	ldr	r0, [r3, #0]
 8009466:	f7ff bfd2 	b.w	800940e <_raise_r>
 800946a:	bf00      	nop
 800946c:	20000044 	.word	0x20000044

08009470 <_kill_r>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	2300      	movs	r3, #0
 8009474:	4d06      	ldr	r5, [pc, #24]	@ (8009490 <_kill_r+0x20>)
 8009476:	4604      	mov	r4, r0
 8009478:	4608      	mov	r0, r1
 800947a:	4611      	mov	r1, r2
 800947c:	602b      	str	r3, [r5, #0]
 800947e:	f000 fa2f 	bl	80098e0 <_kill>
 8009482:	1c43      	adds	r3, r0, #1
 8009484:	d102      	bne.n	800948c <_kill_r+0x1c>
 8009486:	682b      	ldr	r3, [r5, #0]
 8009488:	b103      	cbz	r3, 800948c <_kill_r+0x1c>
 800948a:	6023      	str	r3, [r4, #0]
 800948c:	bd38      	pop	{r3, r4, r5, pc}
 800948e:	bf00      	nop
 8009490:	200005fc 	.word	0x200005fc

08009494 <_getpid_r>:
 8009494:	f7fc bf6e 	b.w	8006374 <_getpid>

08009498 <atan2f>:
 8009498:	f000 b88a 	b.w	80095b0 <__ieee754_atan2f>

0800949c <sqrtf>:
 800949c:	b538      	push	{r3, r4, r5, lr}
 800949e:	4605      	mov	r5, r0
 80094a0:	f000 f816 	bl	80094d0 <__ieee754_sqrtf>
 80094a4:	4629      	mov	r1, r5
 80094a6:	4604      	mov	r4, r0
 80094a8:	4628      	mov	r0, r5
 80094aa:	f7f7 fe11 	bl	80010d0 <__aeabi_fcmpun>
 80094ae:	b968      	cbnz	r0, 80094cc <sqrtf+0x30>
 80094b0:	2100      	movs	r1, #0
 80094b2:	4628      	mov	r0, r5
 80094b4:	f7f7 fde4 	bl	8001080 <__aeabi_fcmplt>
 80094b8:	b140      	cbz	r0, 80094cc <sqrtf+0x30>
 80094ba:	f7fe f8a7 	bl	800760c <__errno>
 80094be:	2321      	movs	r3, #33	@ 0x21
 80094c0:	2100      	movs	r1, #0
 80094c2:	6003      	str	r3, [r0, #0]
 80094c4:	4608      	mov	r0, r1
 80094c6:	f7f7 fcf1 	bl	8000eac <__aeabi_fdiv>
 80094ca:	4604      	mov	r4, r0
 80094cc:	4620      	mov	r0, r4
 80094ce:	bd38      	pop	{r3, r4, r5, pc}

080094d0 <__ieee754_sqrtf>:
 80094d0:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80094d4:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80094d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094dc:	4603      	mov	r3, r0
 80094de:	4604      	mov	r4, r0
 80094e0:	d30a      	bcc.n	80094f8 <__ieee754_sqrtf+0x28>
 80094e2:	4601      	mov	r1, r0
 80094e4:	f7f7 fc2e 	bl	8000d44 <__aeabi_fmul>
 80094e8:	4601      	mov	r1, r0
 80094ea:	4620      	mov	r0, r4
 80094ec:	f7f7 fb22 	bl	8000b34 <__addsf3>
 80094f0:	4604      	mov	r4, r0
 80094f2:	4620      	mov	r0, r4
 80094f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094f8:	2a00      	cmp	r2, #0
 80094fa:	d0fa      	beq.n	80094f2 <__ieee754_sqrtf+0x22>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	da06      	bge.n	800950e <__ieee754_sqrtf+0x3e>
 8009500:	4601      	mov	r1, r0
 8009502:	f7f7 fb15 	bl	8000b30 <__aeabi_fsub>
 8009506:	4601      	mov	r1, r0
 8009508:	f7f7 fcd0 	bl	8000eac <__aeabi_fdiv>
 800950c:	e7f0      	b.n	80094f0 <__ieee754_sqrtf+0x20>
 800950e:	f010 42ff 	ands.w	r2, r0, #2139095040	@ 0x7f800000
 8009512:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8009516:	d03e      	beq.n	8009596 <__ieee754_sqrtf+0xc6>
 8009518:	2400      	movs	r4, #0
 800951a:	f1a1 057f 	sub.w	r5, r1, #127	@ 0x7f
 800951e:	07ca      	lsls	r2, r1, #31
 8009520:	f04f 0019 	mov.w	r0, #25
 8009524:	4626      	mov	r6, r4
 8009526:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800952a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800952e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009532:	bf58      	it	pl
 8009534:	005b      	lslpl	r3, r3, #1
 8009536:	106d      	asrs	r5, r5, #1
 8009538:	005b      	lsls	r3, r3, #1
 800953a:	1872      	adds	r2, r6, r1
 800953c:	429a      	cmp	r2, r3
 800953e:	bfcf      	iteee	gt
 8009540:	461a      	movgt	r2, r3
 8009542:	1856      	addle	r6, r2, r1
 8009544:	1864      	addle	r4, r4, r1
 8009546:	1a9a      	suble	r2, r3, r2
 8009548:	3801      	subs	r0, #1
 800954a:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800954e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009552:	d1f2      	bne.n	800953a <__ieee754_sqrtf+0x6a>
 8009554:	b1ba      	cbz	r2, 8009586 <__ieee754_sqrtf+0xb6>
 8009556:	4e14      	ldr	r6, [pc, #80]	@ (80095a8 <__ieee754_sqrtf+0xd8>)
 8009558:	4f14      	ldr	r7, [pc, #80]	@ (80095ac <__ieee754_sqrtf+0xdc>)
 800955a:	6830      	ldr	r0, [r6, #0]
 800955c:	6839      	ldr	r1, [r7, #0]
 800955e:	f7f7 fae7 	bl	8000b30 <__aeabi_fsub>
 8009562:	f8d6 8000 	ldr.w	r8, [r6]
 8009566:	4601      	mov	r1, r0
 8009568:	4640      	mov	r0, r8
 800956a:	f7f7 fd93 	bl	8001094 <__aeabi_fcmple>
 800956e:	b150      	cbz	r0, 8009586 <__ieee754_sqrtf+0xb6>
 8009570:	6830      	ldr	r0, [r6, #0]
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	f7f7 fade 	bl	8000b34 <__addsf3>
 8009578:	6836      	ldr	r6, [r6, #0]
 800957a:	4601      	mov	r1, r0
 800957c:	4630      	mov	r0, r6
 800957e:	f7f7 fd7f 	bl	8001080 <__aeabi_fcmplt>
 8009582:	b168      	cbz	r0, 80095a0 <__ieee754_sqrtf+0xd0>
 8009584:	3402      	adds	r4, #2
 8009586:	1064      	asrs	r4, r4, #1
 8009588:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 800958c:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8009590:	e7af      	b.n	80094f2 <__ieee754_sqrtf+0x22>
 8009592:	005b      	lsls	r3, r3, #1
 8009594:	3201      	adds	r2, #1
 8009596:	0218      	lsls	r0, r3, #8
 8009598:	d5fb      	bpl.n	8009592 <__ieee754_sqrtf+0xc2>
 800959a:	3a01      	subs	r2, #1
 800959c:	1a89      	subs	r1, r1, r2
 800959e:	e7bb      	b.n	8009518 <__ieee754_sqrtf+0x48>
 80095a0:	3401      	adds	r4, #1
 80095a2:	f024 0401 	bic.w	r4, r4, #1
 80095a6:	e7ee      	b.n	8009586 <__ieee754_sqrtf+0xb6>
 80095a8:	20000204 	.word	0x20000204
 80095ac:	20000200 	.word	0x20000200

080095b0 <__ieee754_atan2f>:
 80095b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095b2:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80095b6:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80095ba:	4603      	mov	r3, r0
 80095bc:	d805      	bhi.n	80095ca <__ieee754_atan2f+0x1a>
 80095be:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80095c2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80095c6:	4607      	mov	r7, r0
 80095c8:	d904      	bls.n	80095d4 <__ieee754_atan2f+0x24>
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7f7 fab2 	bl	8000b34 <__addsf3>
 80095d0:	4603      	mov	r3, r0
 80095d2:	e010      	b.n	80095f6 <__ieee754_atan2f+0x46>
 80095d4:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 80095d8:	d103      	bne.n	80095e2 <__ieee754_atan2f+0x32>
 80095da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095de:	f000 b86f 	b.w	80096c0 <atanf>
 80095e2:	178c      	asrs	r4, r1, #30
 80095e4:	f004 0402 	and.w	r4, r4, #2
 80095e8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80095ec:	b92a      	cbnz	r2, 80095fa <__ieee754_atan2f+0x4a>
 80095ee:	2c02      	cmp	r4, #2
 80095f0:	d04b      	beq.n	800968a <__ieee754_atan2f+0xda>
 80095f2:	2c03      	cmp	r4, #3
 80095f4:	d04b      	beq.n	800968e <__ieee754_atan2f+0xde>
 80095f6:	4618      	mov	r0, r3
 80095f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095fa:	b91e      	cbnz	r6, 8009604 <__ieee754_atan2f+0x54>
 80095fc:	2f00      	cmp	r7, #0
 80095fe:	da4c      	bge.n	800969a <__ieee754_atan2f+0xea>
 8009600:	4b27      	ldr	r3, [pc, #156]	@ (80096a0 <__ieee754_atan2f+0xf0>)
 8009602:	e7f8      	b.n	80095f6 <__ieee754_atan2f+0x46>
 8009604:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8009608:	d10e      	bne.n	8009628 <__ieee754_atan2f+0x78>
 800960a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800960e:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8009612:	d105      	bne.n	8009620 <__ieee754_atan2f+0x70>
 8009614:	2c02      	cmp	r4, #2
 8009616:	d83c      	bhi.n	8009692 <__ieee754_atan2f+0xe2>
 8009618:	4b22      	ldr	r3, [pc, #136]	@ (80096a4 <__ieee754_atan2f+0xf4>)
 800961a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800961e:	e7ea      	b.n	80095f6 <__ieee754_atan2f+0x46>
 8009620:	2c02      	cmp	r4, #2
 8009622:	d838      	bhi.n	8009696 <__ieee754_atan2f+0xe6>
 8009624:	4b20      	ldr	r3, [pc, #128]	@ (80096a8 <__ieee754_atan2f+0xf8>)
 8009626:	e7f8      	b.n	800961a <__ieee754_atan2f+0x6a>
 8009628:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800962c:	d0e6      	beq.n	80095fc <__ieee754_atan2f+0x4c>
 800962e:	1b92      	subs	r2, r2, r6
 8009630:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8009634:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8009638:	da17      	bge.n	800966a <__ieee754_atan2f+0xba>
 800963a:	2900      	cmp	r1, #0
 800963c:	da01      	bge.n	8009642 <__ieee754_atan2f+0x92>
 800963e:	303c      	adds	r0, #60	@ 0x3c
 8009640:	db15      	blt.n	800966e <__ieee754_atan2f+0xbe>
 8009642:	4618      	mov	r0, r3
 8009644:	f7f7 fc32 	bl	8000eac <__aeabi_fdiv>
 8009648:	f000 f946 	bl	80098d8 <fabsf>
 800964c:	f000 f838 	bl	80096c0 <atanf>
 8009650:	4603      	mov	r3, r0
 8009652:	2c01      	cmp	r4, #1
 8009654:	d00d      	beq.n	8009672 <__ieee754_atan2f+0xc2>
 8009656:	2c02      	cmp	r4, #2
 8009658:	d00e      	beq.n	8009678 <__ieee754_atan2f+0xc8>
 800965a:	2c00      	cmp	r4, #0
 800965c:	d0cb      	beq.n	80095f6 <__ieee754_atan2f+0x46>
 800965e:	4913      	ldr	r1, [pc, #76]	@ (80096ac <__ieee754_atan2f+0xfc>)
 8009660:	4618      	mov	r0, r3
 8009662:	f7f7 fa67 	bl	8000b34 <__addsf3>
 8009666:	4912      	ldr	r1, [pc, #72]	@ (80096b0 <__ieee754_atan2f+0x100>)
 8009668:	e00c      	b.n	8009684 <__ieee754_atan2f+0xd4>
 800966a:	4b12      	ldr	r3, [pc, #72]	@ (80096b4 <__ieee754_atan2f+0x104>)
 800966c:	e7f1      	b.n	8009652 <__ieee754_atan2f+0xa2>
 800966e:	2300      	movs	r3, #0
 8009670:	e7ef      	b.n	8009652 <__ieee754_atan2f+0xa2>
 8009672:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009676:	e7be      	b.n	80095f6 <__ieee754_atan2f+0x46>
 8009678:	490c      	ldr	r1, [pc, #48]	@ (80096ac <__ieee754_atan2f+0xfc>)
 800967a:	4618      	mov	r0, r3
 800967c:	f7f7 fa5a 	bl	8000b34 <__addsf3>
 8009680:	4601      	mov	r1, r0
 8009682:	480b      	ldr	r0, [pc, #44]	@ (80096b0 <__ieee754_atan2f+0x100>)
 8009684:	f7f7 fa54 	bl	8000b30 <__aeabi_fsub>
 8009688:	e7a2      	b.n	80095d0 <__ieee754_atan2f+0x20>
 800968a:	4b09      	ldr	r3, [pc, #36]	@ (80096b0 <__ieee754_atan2f+0x100>)
 800968c:	e7b3      	b.n	80095f6 <__ieee754_atan2f+0x46>
 800968e:	4b0a      	ldr	r3, [pc, #40]	@ (80096b8 <__ieee754_atan2f+0x108>)
 8009690:	e7b1      	b.n	80095f6 <__ieee754_atan2f+0x46>
 8009692:	4b0a      	ldr	r3, [pc, #40]	@ (80096bc <__ieee754_atan2f+0x10c>)
 8009694:	e7af      	b.n	80095f6 <__ieee754_atan2f+0x46>
 8009696:	2300      	movs	r3, #0
 8009698:	e7ad      	b.n	80095f6 <__ieee754_atan2f+0x46>
 800969a:	4b06      	ldr	r3, [pc, #24]	@ (80096b4 <__ieee754_atan2f+0x104>)
 800969c:	e7ab      	b.n	80095f6 <__ieee754_atan2f+0x46>
 800969e:	bf00      	nop
 80096a0:	bfc90fdb 	.word	0xbfc90fdb
 80096a4:	0800a17c 	.word	0x0800a17c
 80096a8:	0800a170 	.word	0x0800a170
 80096ac:	33bbbd2e 	.word	0x33bbbd2e
 80096b0:	40490fdb 	.word	0x40490fdb
 80096b4:	3fc90fdb 	.word	0x3fc90fdb
 80096b8:	c0490fdb 	.word	0xc0490fdb
 80096bc:	3f490fdb 	.word	0x3f490fdb

080096c0 <atanf>:
 80096c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096c4:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80096c8:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 80096cc:	4604      	mov	r4, r0
 80096ce:	4680      	mov	r8, r0
 80096d0:	d30e      	bcc.n	80096f0 <atanf+0x30>
 80096d2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80096d6:	d904      	bls.n	80096e2 <atanf+0x22>
 80096d8:	4601      	mov	r1, r0
 80096da:	f7f7 fa2b 	bl	8000b34 <__addsf3>
 80096de:	4604      	mov	r4, r0
 80096e0:	e003      	b.n	80096ea <atanf+0x2a>
 80096e2:	2800      	cmp	r0, #0
 80096e4:	f340 80ce 	ble.w	8009884 <atanf+0x1c4>
 80096e8:	4c67      	ldr	r4, [pc, #412]	@ (8009888 <atanf+0x1c8>)
 80096ea:	4620      	mov	r0, r4
 80096ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096f0:	4b66      	ldr	r3, [pc, #408]	@ (800988c <atanf+0x1cc>)
 80096f2:	429d      	cmp	r5, r3
 80096f4:	d80e      	bhi.n	8009714 <atanf+0x54>
 80096f6:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 80096fa:	d208      	bcs.n	800970e <atanf+0x4e>
 80096fc:	4964      	ldr	r1, [pc, #400]	@ (8009890 <atanf+0x1d0>)
 80096fe:	f7f7 fa19 	bl	8000b34 <__addsf3>
 8009702:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8009706:	f7f7 fcd9 	bl	80010bc <__aeabi_fcmpgt>
 800970a:	2800      	cmp	r0, #0
 800970c:	d1ed      	bne.n	80096ea <atanf+0x2a>
 800970e:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8009712:	e01c      	b.n	800974e <atanf+0x8e>
 8009714:	f000 f8e0 	bl	80098d8 <fabsf>
 8009718:	4b5e      	ldr	r3, [pc, #376]	@ (8009894 <atanf+0x1d4>)
 800971a:	4604      	mov	r4, r0
 800971c:	429d      	cmp	r5, r3
 800971e:	d87c      	bhi.n	800981a <atanf+0x15a>
 8009720:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8009724:	429d      	cmp	r5, r3
 8009726:	d867      	bhi.n	80097f8 <atanf+0x138>
 8009728:	4601      	mov	r1, r0
 800972a:	f7f7 fa03 	bl	8000b34 <__addsf3>
 800972e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8009732:	f7f7 f9fd 	bl	8000b30 <__aeabi_fsub>
 8009736:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800973a:	4605      	mov	r5, r0
 800973c:	4620      	mov	r0, r4
 800973e:	f7f7 f9f9 	bl	8000b34 <__addsf3>
 8009742:	4601      	mov	r1, r0
 8009744:	4628      	mov	r0, r5
 8009746:	f7f7 fbb1 	bl	8000eac <__aeabi_fdiv>
 800974a:	2600      	movs	r6, #0
 800974c:	4604      	mov	r4, r0
 800974e:	4621      	mov	r1, r4
 8009750:	4620      	mov	r0, r4
 8009752:	f7f7 faf7 	bl	8000d44 <__aeabi_fmul>
 8009756:	4601      	mov	r1, r0
 8009758:	4607      	mov	r7, r0
 800975a:	f7f7 faf3 	bl	8000d44 <__aeabi_fmul>
 800975e:	4605      	mov	r5, r0
 8009760:	494d      	ldr	r1, [pc, #308]	@ (8009898 <atanf+0x1d8>)
 8009762:	f7f7 faef 	bl	8000d44 <__aeabi_fmul>
 8009766:	494d      	ldr	r1, [pc, #308]	@ (800989c <atanf+0x1dc>)
 8009768:	f7f7 f9e4 	bl	8000b34 <__addsf3>
 800976c:	4629      	mov	r1, r5
 800976e:	f7f7 fae9 	bl	8000d44 <__aeabi_fmul>
 8009772:	494b      	ldr	r1, [pc, #300]	@ (80098a0 <atanf+0x1e0>)
 8009774:	f7f7 f9de 	bl	8000b34 <__addsf3>
 8009778:	4629      	mov	r1, r5
 800977a:	f7f7 fae3 	bl	8000d44 <__aeabi_fmul>
 800977e:	4949      	ldr	r1, [pc, #292]	@ (80098a4 <atanf+0x1e4>)
 8009780:	f7f7 f9d8 	bl	8000b34 <__addsf3>
 8009784:	4629      	mov	r1, r5
 8009786:	f7f7 fadd 	bl	8000d44 <__aeabi_fmul>
 800978a:	4947      	ldr	r1, [pc, #284]	@ (80098a8 <atanf+0x1e8>)
 800978c:	f7f7 f9d2 	bl	8000b34 <__addsf3>
 8009790:	4629      	mov	r1, r5
 8009792:	f7f7 fad7 	bl	8000d44 <__aeabi_fmul>
 8009796:	4945      	ldr	r1, [pc, #276]	@ (80098ac <atanf+0x1ec>)
 8009798:	f7f7 f9cc 	bl	8000b34 <__addsf3>
 800979c:	4639      	mov	r1, r7
 800979e:	f7f7 fad1 	bl	8000d44 <__aeabi_fmul>
 80097a2:	4943      	ldr	r1, [pc, #268]	@ (80098b0 <atanf+0x1f0>)
 80097a4:	4607      	mov	r7, r0
 80097a6:	4628      	mov	r0, r5
 80097a8:	f7f7 facc 	bl	8000d44 <__aeabi_fmul>
 80097ac:	4941      	ldr	r1, [pc, #260]	@ (80098b4 <atanf+0x1f4>)
 80097ae:	f7f7 f9bf 	bl	8000b30 <__aeabi_fsub>
 80097b2:	4629      	mov	r1, r5
 80097b4:	f7f7 fac6 	bl	8000d44 <__aeabi_fmul>
 80097b8:	493f      	ldr	r1, [pc, #252]	@ (80098b8 <atanf+0x1f8>)
 80097ba:	f7f7 f9b9 	bl	8000b30 <__aeabi_fsub>
 80097be:	4629      	mov	r1, r5
 80097c0:	f7f7 fac0 	bl	8000d44 <__aeabi_fmul>
 80097c4:	493d      	ldr	r1, [pc, #244]	@ (80098bc <atanf+0x1fc>)
 80097c6:	f7f7 f9b3 	bl	8000b30 <__aeabi_fsub>
 80097ca:	4629      	mov	r1, r5
 80097cc:	f7f7 faba 	bl	8000d44 <__aeabi_fmul>
 80097d0:	493b      	ldr	r1, [pc, #236]	@ (80098c0 <atanf+0x200>)
 80097d2:	f7f7 f9ad 	bl	8000b30 <__aeabi_fsub>
 80097d6:	4629      	mov	r1, r5
 80097d8:	f7f7 fab4 	bl	8000d44 <__aeabi_fmul>
 80097dc:	4601      	mov	r1, r0
 80097de:	4638      	mov	r0, r7
 80097e0:	f7f7 f9a8 	bl	8000b34 <__addsf3>
 80097e4:	4621      	mov	r1, r4
 80097e6:	f7f7 faad 	bl	8000d44 <__aeabi_fmul>
 80097ea:	1c73      	adds	r3, r6, #1
 80097ec:	4601      	mov	r1, r0
 80097ee:	d133      	bne.n	8009858 <atanf+0x198>
 80097f0:	4620      	mov	r0, r4
 80097f2:	f7f7 f99d 	bl	8000b30 <__aeabi_fsub>
 80097f6:	e772      	b.n	80096de <atanf+0x1e>
 80097f8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80097fc:	f7f7 f998 	bl	8000b30 <__aeabi_fsub>
 8009800:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8009804:	4605      	mov	r5, r0
 8009806:	4620      	mov	r0, r4
 8009808:	f7f7 f994 	bl	8000b34 <__addsf3>
 800980c:	4601      	mov	r1, r0
 800980e:	4628      	mov	r0, r5
 8009810:	f7f7 fb4c 	bl	8000eac <__aeabi_fdiv>
 8009814:	2601      	movs	r6, #1
 8009816:	4604      	mov	r4, r0
 8009818:	e799      	b.n	800974e <atanf+0x8e>
 800981a:	4b2a      	ldr	r3, [pc, #168]	@ (80098c4 <atanf+0x204>)
 800981c:	429d      	cmp	r5, r3
 800981e:	d814      	bhi.n	800984a <atanf+0x18a>
 8009820:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8009824:	f7f7 f984 	bl	8000b30 <__aeabi_fsub>
 8009828:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800982c:	4605      	mov	r5, r0
 800982e:	4620      	mov	r0, r4
 8009830:	f7f7 fa88 	bl	8000d44 <__aeabi_fmul>
 8009834:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8009838:	f7f7 f97c 	bl	8000b34 <__addsf3>
 800983c:	4601      	mov	r1, r0
 800983e:	4628      	mov	r0, r5
 8009840:	f7f7 fb34 	bl	8000eac <__aeabi_fdiv>
 8009844:	2602      	movs	r6, #2
 8009846:	4604      	mov	r4, r0
 8009848:	e781      	b.n	800974e <atanf+0x8e>
 800984a:	4601      	mov	r1, r0
 800984c:	481e      	ldr	r0, [pc, #120]	@ (80098c8 <atanf+0x208>)
 800984e:	f7f7 fb2d 	bl	8000eac <__aeabi_fdiv>
 8009852:	2603      	movs	r6, #3
 8009854:	4604      	mov	r4, r0
 8009856:	e77a      	b.n	800974e <atanf+0x8e>
 8009858:	4b1c      	ldr	r3, [pc, #112]	@ (80098cc <atanf+0x20c>)
 800985a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800985e:	f7f7 f967 	bl	8000b30 <__aeabi_fsub>
 8009862:	4621      	mov	r1, r4
 8009864:	f7f7 f964 	bl	8000b30 <__aeabi_fsub>
 8009868:	4b19      	ldr	r3, [pc, #100]	@ (80098d0 <atanf+0x210>)
 800986a:	4601      	mov	r1, r0
 800986c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009870:	f7f7 f95e 	bl	8000b30 <__aeabi_fsub>
 8009874:	f1b8 0f00 	cmp.w	r8, #0
 8009878:	4604      	mov	r4, r0
 800987a:	f6bf af36 	bge.w	80096ea <atanf+0x2a>
 800987e:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8009882:	e732      	b.n	80096ea <atanf+0x2a>
 8009884:	4c13      	ldr	r4, [pc, #76]	@ (80098d4 <atanf+0x214>)
 8009886:	e730      	b.n	80096ea <atanf+0x2a>
 8009888:	3fc90fdb 	.word	0x3fc90fdb
 800988c:	3edfffff 	.word	0x3edfffff
 8009890:	7149f2ca 	.word	0x7149f2ca
 8009894:	3f97ffff 	.word	0x3f97ffff
 8009898:	3c8569d7 	.word	0x3c8569d7
 800989c:	3d4bda59 	.word	0x3d4bda59
 80098a0:	3d886b35 	.word	0x3d886b35
 80098a4:	3dba2e6e 	.word	0x3dba2e6e
 80098a8:	3e124925 	.word	0x3e124925
 80098ac:	3eaaaaab 	.word	0x3eaaaaab
 80098b0:	bd15a221 	.word	0xbd15a221
 80098b4:	3d6ef16b 	.word	0x3d6ef16b
 80098b8:	3d9d8795 	.word	0x3d9d8795
 80098bc:	3de38e38 	.word	0x3de38e38
 80098c0:	3e4ccccd 	.word	0x3e4ccccd
 80098c4:	401bffff 	.word	0x401bffff
 80098c8:	bf800000 	.word	0xbf800000
 80098cc:	0800a188 	.word	0x0800a188
 80098d0:	0800a198 	.word	0x0800a198
 80098d4:	bfc90fdb 	.word	0xbfc90fdb

080098d8 <fabsf>:
 80098d8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80098dc:	4770      	bx	lr
	...

080098e0 <_kill>:
 80098e0:	2258      	movs	r2, #88	@ 0x58
 80098e2:	4b02      	ldr	r3, [pc, #8]	@ (80098ec <_kill+0xc>)
 80098e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80098e8:	601a      	str	r2, [r3, #0]
 80098ea:	4770      	bx	lr
 80098ec:	200005fc 	.word	0x200005fc

080098f0 <_exit>:
 80098f0:	e7fe      	b.n	80098f0 <_exit>
	...

080098f4 <_init>:
 80098f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f6:	bf00      	nop
 80098f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098fa:	bc08      	pop	{r3}
 80098fc:	469e      	mov	lr, r3
 80098fe:	4770      	bx	lr

08009900 <_fini>:
 8009900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009902:	bf00      	nop
 8009904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009906:	bc08      	pop	{r3}
 8009908:	469e      	mov	lr, r3
 800990a:	4770      	bx	lr
