<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BCD_check_register.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BCD_check.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_check.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="BCD_check_register.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD_check_register.vf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="busConnector4.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="busConnector4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="regAdd4.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regAdd4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1528461338" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1528461338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528461338" xil_pn:in_ck="-6859891860975682678" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1528461338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../VHDLBauteile_Datenpfad/busConnector4.vhd"/>
      <outfile xil_pn:name="../VHDLBauteile_Datenpfad/regAdd4.vhd"/>
      <outfile xil_pn:name="../ex6_BCD_Check_Moore.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1528461338" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3064464303946520486" xil_pn:start_ts="1528461338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528461795" xil_pn:in_ck="-8495828983818800202" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2621484182938763356" xil_pn:start_ts="1528461793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_check_register.vf"/>
    </transform>
    <transform xil_pn:end_ts="1528461340" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3697063984362337605" xil_pn:start_ts="1528461340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528461795" xil_pn:in_ck="7011420547660748734" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1528461795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../VHDLBauteile_Datenpfad/busConnector4.vhd"/>
      <outfile xil_pn:name="../VHDLBauteile_Datenpfad/regAdd4.vhd"/>
      <outfile xil_pn:name="../ex6_BCD_Check_Moore.vhd"/>
      <outfile xil_pn:name="BCD_check_register.vf"/>
    </transform>
    <transform xil_pn:end_ts="1528461796" xil_pn:in_ck="7011420547660748734" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-9217842166928089438" xil_pn:start_ts="1528461795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_check_register.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
