#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560e605b54a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560e606a9640 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x560e606cfec0_0 .net "bflag", 0 0, v0x560e606cecc0_0;  1 drivers
v0x560e606cff80_0 .var "funct", 5 0;
v0x560e606d0040_0 .net "hi", 31 0, v0x560e606cee60_0;  1 drivers
v0x560e606d00e0_0 .var "imm", 15 0;
v0x560e606d01a0_0 .var "imm_instr", 31 0;
v0x560e606d0280_0 .var "instword", 31 0;
v0x560e606d0340_0 .net "lo", 31 0, v0x560e606cf020_0;  1 drivers
v0x560e606d0410_0 .var "opA", 31 0;
v0x560e606d04b0_0 .var "opB", 31 0;
v0x560e606d0570_0 .var "opcode", 5 0;
v0x560e606d0650_0 .net "result", 31 0, v0x560e606cf560_0;  1 drivers
v0x560e606d0740_0 .var "rs", 4 0;
v0x560e606d0800_0 .var "rt", 4 0;
v0x560e606d08e0_0 .var "word", 31 6;
S_0x560e60696e20 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x560e606a9640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560e606af8b0_0 .net *"_ivl_10", 15 0, L_0x560e606e08a0;  1 drivers
L_0x7f2ec21a6018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606b1120_0 .net/2u *"_ivl_14", 15 0, L_0x7f2ec21a6018;  1 drivers
v0x560e606b2720_0 .net *"_ivl_17", 15 0, L_0x560e606f0b50;  1 drivers
v0x560e606b4a50_0 .net *"_ivl_5", 0 0, L_0x560e606e04b0;  1 drivers
v0x560e606b7130_0 .net *"_ivl_6", 15 0, L_0x560e606e05e0;  1 drivers
v0x560e606b9430_0 .net *"_ivl_9", 15 0, L_0x560e606e0800;  1 drivers
v0x560e606cebe0_0 .net "addr_rt", 4 0, L_0x560e606f0e80;  1 drivers
v0x560e606cecc0_0 .var "b_flag", 0 0;
v0x560e606ced80_0 .net "funct", 5 0, L_0x560e606e0410;  1 drivers
v0x560e606cee60_0 .var "hi", 31 0;
v0x560e606cef40_0 .net "instructionword", 31 0, v0x560e606d0280_0;  1 drivers
v0x560e606cf020_0 .var "lo", 31 0;
v0x560e606cf100_0 .var "memaddroffset", 31 0;
v0x560e606cf1e0_0 .var "multresult", 63 0;
v0x560e606cf2c0_0 .net "op1", 31 0, v0x560e606d0410_0;  1 drivers
v0x560e606cf3a0_0 .net "op2", 31 0, v0x560e606d04b0_0;  1 drivers
v0x560e606cf480_0 .net "opcode", 5 0, L_0x560e606e0320;  1 drivers
v0x560e606cf560_0 .var "result", 31 0;
v0x560e606cf640_0 .net "shamt", 4 0, L_0x560e606f0d80;  1 drivers
v0x560e606cf720_0 .net/s "sign_op1", 31 0, v0x560e606d0410_0;  alias, 1 drivers
v0x560e606cf7e0_0 .net/s "sign_op2", 31 0, v0x560e606d04b0_0;  alias, 1 drivers
v0x560e606cf880_0 .net "simmediatedata", 31 0, L_0x560e606e09b0;  1 drivers
v0x560e606cf940_0 .net "simmediatedatas", 31 0, L_0x560e606e09b0;  alias, 1 drivers
v0x560e606cfa00_0 .net "uimmediatedata", 31 0, L_0x560e606f0c40;  1 drivers
v0x560e606cfac0_0 .net "unsign_op1", 31 0, v0x560e606d0410_0;  alias, 1 drivers
v0x560e606cfb80_0 .net "unsign_op2", 31 0, v0x560e606d04b0_0;  alias, 1 drivers
v0x560e606cfc90_0 .var "unsigned_result", 31 0;
E_0x560e606098f0/0 .event anyedge, v0x560e606cf480_0, v0x560e606ced80_0, v0x560e606cf3a0_0, v0x560e606cf640_0;
E_0x560e606098f0/1 .event anyedge, v0x560e606cf2c0_0, v0x560e606cf1e0_0, v0x560e606cebe0_0, v0x560e606cf880_0;
E_0x560e606098f0/2 .event anyedge, v0x560e606cfa00_0, v0x560e606cfc90_0;
E_0x560e606098f0 .event/or E_0x560e606098f0/0, E_0x560e606098f0/1, E_0x560e606098f0/2;
L_0x560e606e0320 .part v0x560e606d0280_0, 26, 6;
L_0x560e606e0410 .part v0x560e606d0280_0, 0, 6;
L_0x560e606e04b0 .part v0x560e606d0280_0, 15, 1;
LS_0x560e606e05e0_0_0 .concat [ 1 1 1 1], L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0;
LS_0x560e606e05e0_0_4 .concat [ 1 1 1 1], L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0;
LS_0x560e606e05e0_0_8 .concat [ 1 1 1 1], L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0;
LS_0x560e606e05e0_0_12 .concat [ 1 1 1 1], L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0, L_0x560e606e04b0;
L_0x560e606e05e0 .concat [ 4 4 4 4], LS_0x560e606e05e0_0_0, LS_0x560e606e05e0_0_4, LS_0x560e606e05e0_0_8, LS_0x560e606e05e0_0_12;
L_0x560e606e0800 .part v0x560e606d0280_0, 0, 16;
L_0x560e606e08a0 .concat [ 16 0 0 0], L_0x560e606e0800;
L_0x560e606e09b0 .concat [ 16 16 0 0], L_0x560e606e08a0, L_0x560e606e05e0;
L_0x560e606f0b50 .part v0x560e606d0280_0, 0, 16;
L_0x560e606f0c40 .concat [ 16 16 0 0], L_0x560e606f0b50, L_0x7f2ec21a6018;
L_0x560e606f0d80 .part v0x560e606d0280_0, 6, 5;
L_0x560e606f0e80 .part v0x560e606d0280_0, 16, 5;
S_0x560e60683cd0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f2ec21ef708 .functor BUFZ 1, C4<z>; HiZ drive
v0x560e606d09c0_0 .net "clk", 0 0, o0x7f2ec21ef708;  0 drivers
o0x7f2ec21ef738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560e606d0aa0_0 .net "data_address", 31 0, o0x7f2ec21ef738;  0 drivers
o0x7f2ec21ef768 .functor BUFZ 1, C4<z>; HiZ drive
v0x560e606d0b80_0 .net "data_read", 0 0, o0x7f2ec21ef768;  0 drivers
v0x560e606d0c50_0 .var "data_readdata", 31 0;
o0x7f2ec21ef7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560e606d0d30_0 .net "data_write", 0 0, o0x7f2ec21ef7c8;  0 drivers
o0x7f2ec21ef7f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560e606d0df0_0 .net "data_writedata", 31 0, o0x7f2ec21ef7f8;  0 drivers
S_0x560e60696620 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f2ec21ef948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560e606d0f90_0 .net "instr_address", 31 0, o0x7f2ec21ef948;  0 drivers
v0x560e606d1090_0 .var "instr_readdata", 31 0;
S_0x560e606969f0 .scope module, "jal_tb" "jal_tb" 7 1;
 .timescale 0 0;
v0x560e606df940_0 .net "active", 0 0, L_0x560e606faa40;  1 drivers
v0x560e606dfa00_0 .var "clk", 0 0;
v0x560e606dfaa0_0 .var "clk_enable", 0 0;
v0x560e606dfb90_0 .net "data_address", 31 0, L_0x560e606f8610;  1 drivers
v0x560e606dfc30_0 .net "data_read", 0 0, L_0x560e606f6190;  1 drivers
v0x560e606dfd20_0 .var "data_readdata", 31 0;
v0x560e606dfdf0_0 .net "data_write", 0 0, L_0x560e606f5fb0;  1 drivers
v0x560e606dfec0_0 .net "data_writedata", 31 0, L_0x560e606f8300;  1 drivers
v0x560e606dff90_0 .net "instr_address", 31 0, L_0x560e606f9970;  1 drivers
v0x560e606e00f0_0 .var "instr_readdata", 31 0;
v0x560e606e0190_0 .net "register_v0", 31 0, L_0x560e606f8290;  1 drivers
v0x560e606e0280_0 .var "reset", 0 0;
S_0x560e606a9270 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x560e606969f0;
 .timescale 0 0;
v0x560e606d1260_0 .var "b_imm", 17 0;
v0x560e606d1360_0 .var "b_offset", 31 0;
v0x560e606d1440_0 .var "curr_addr", 31 0;
v0x560e606d1500_0 .var "i", 4 0;
v0x560e606d15e0_0 .var "imm", 15 0;
v0x560e606d1710_0 .var "imm_instr", 31 0;
v0x560e606d17f0_0 .var "opcode", 5 0;
v0x560e606d18d0_0 .var "rs", 4 0;
v0x560e606d19b0_0 .var "rt", 4 0;
v0x560e606d1b20_0 .var "test", 31 0;
E_0x560e60606c00 .event posedge, v0x560e606d3d00_0;
S_0x560e606d1c00 .scope module, "dut" "mips_cpu_harvard" 7 208, 8 1 0, S_0x560e606969f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560e606af790 .functor OR 1, L_0x560e606f1640, L_0x560e606f1980, C4<0>, C4<0>;
L_0x560e606b2600 .functor BUFZ 1, L_0x560e606f1190, C4<0>, C4<0>, C4<0>;
L_0x560e606b4930 .functor BUFZ 1, L_0x560e606f1330, C4<0>, C4<0>, C4<0>;
L_0x560e606b7010 .functor BUFZ 1, L_0x560e606f1330, C4<0>, C4<0>, C4<0>;
L_0x560e606f1e30 .functor AND 1, L_0x560e606f1190, L_0x560e606f2240, C4<1>, C4<1>;
L_0x560e606b9310 .functor OR 1, L_0x560e606f1e30, L_0x560e606f1cc0, C4<0>, C4<0>;
L_0x560e6063ea40 .functor OR 1, L_0x560e606b9310, L_0x560e606f2050, C4<0>, C4<0>;
L_0x560e606f24e0 .functor OR 1, L_0x560e6063ea40, L_0x560e606f3b40, C4<0>, C4<0>;
L_0x560e606f25f0 .functor OR 1, L_0x560e606f24e0, L_0x560e606f33b0, C4<0>, C4<0>;
L_0x560e606f26b0 .functor BUFZ 1, L_0x560e606f1470, C4<0>, C4<0>, C4<0>;
L_0x560e606f32a0 .functor AND 1, L_0x560e606f2c00, L_0x560e606f3070, C4<1>, C4<1>;
L_0x560e606f33b0 .functor OR 1, L_0x560e606f2900, L_0x560e606f32a0, C4<0>, C4<0>;
L_0x560e606f3b40 .functor AND 1, L_0x560e606f3670, L_0x560e606f3920, C4<1>, C4<1>;
L_0x560e606f42f0 .functor OR 1, L_0x560e606f3d90, L_0x560e606f40b0, C4<0>, C4<0>;
L_0x560e606f3510 .functor OR 1, L_0x560e606f4860, L_0x560e606f4b60, C4<0>, C4<0>;
L_0x560e606f4a40 .functor AND 1, L_0x560e606f4570, L_0x560e606f3510, C4<1>, C4<1>;
L_0x560e606f5360 .functor OR 1, L_0x560e606f4ff0, L_0x560e606f5270, C4<0>, C4<0>;
L_0x560e606f5660 .functor OR 1, L_0x560e606f5360, L_0x560e606f5470, C4<0>, C4<0>;
L_0x560e606f5810 .functor AND 1, L_0x560e606f1190, L_0x560e606f5660, C4<1>, C4<1>;
L_0x560e606f59c0 .functor AND 1, L_0x560e606f1190, L_0x560e606f58d0, C4<1>, C4<1>;
L_0x560e606f5ef0 .functor AND 1, L_0x560e606f1190, L_0x560e606f5770, C4<1>, C4<1>;
L_0x560e606f6190 .functor BUFZ 1, L_0x560e606b4930, C4<0>, C4<0>, C4<0>;
L_0x560e606f6e20 .functor AND 1, L_0x560e606faa40, L_0x560e606f25f0, C4<1>, C4<1>;
L_0x560e606f6f30 .functor OR 1, L_0x560e606f33b0, L_0x560e606f3b40, C4<0>, C4<0>;
L_0x560e606f8300 .functor BUFZ 32, L_0x560e606f8180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560e606f83c0 .functor BUFZ 32, L_0x560e606f7110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560e606f8510 .functor BUFZ 32, L_0x560e606f8180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560e606f8610 .functor BUFZ 32, v0x560e606d2d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560e606f9610 .functor AND 1, v0x560e606dfaa0_0, L_0x560e606f5810, C4<1>, C4<1>;
L_0x560e606f9680 .functor AND 1, L_0x560e606f9610, v0x560e606dcad0_0, C4<1>, C4<1>;
L_0x560e606f9970 .functor BUFZ 32, v0x560e606d3dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560e606faa40 .functor BUFZ 1, v0x560e606dcad0_0, C4<0>, C4<0>, C4<0>;
L_0x560e606fabc0 .functor AND 1, v0x560e606dfaa0_0, v0x560e606dcad0_0, C4<1>, C4<1>;
v0x560e606d6bc0_0 .net *"_ivl_100", 31 0, L_0x560e606f3580;  1 drivers
L_0x7f2ec21a64e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d6cc0_0 .net *"_ivl_103", 25 0, L_0x7f2ec21a64e0;  1 drivers
L_0x7f2ec21a6528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d6da0_0 .net/2u *"_ivl_104", 31 0, L_0x7f2ec21a6528;  1 drivers
v0x560e606d6e60_0 .net *"_ivl_106", 0 0, L_0x560e606f3670;  1 drivers
v0x560e606d6f20_0 .net *"_ivl_109", 5 0, L_0x560e606f3880;  1 drivers
L_0x7f2ec21a6570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560e606d7000_0 .net/2u *"_ivl_110", 5 0, L_0x7f2ec21a6570;  1 drivers
v0x560e606d70e0_0 .net *"_ivl_112", 0 0, L_0x560e606f3920;  1 drivers
v0x560e606d71a0_0 .net *"_ivl_116", 31 0, L_0x560e606f3ca0;  1 drivers
L_0x7f2ec21a65b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d7280_0 .net *"_ivl_119", 25 0, L_0x7f2ec21a65b8;  1 drivers
L_0x7f2ec21a60f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560e606d7360_0 .net/2u *"_ivl_12", 5 0, L_0x7f2ec21a60f0;  1 drivers
L_0x7f2ec21a6600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560e606d7440_0 .net/2u *"_ivl_120", 31 0, L_0x7f2ec21a6600;  1 drivers
v0x560e606d7520_0 .net *"_ivl_122", 0 0, L_0x560e606f3d90;  1 drivers
v0x560e606d75e0_0 .net *"_ivl_124", 31 0, L_0x560e606f3fc0;  1 drivers
L_0x7f2ec21a6648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d76c0_0 .net *"_ivl_127", 25 0, L_0x7f2ec21a6648;  1 drivers
L_0x7f2ec21a6690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560e606d77a0_0 .net/2u *"_ivl_128", 31 0, L_0x7f2ec21a6690;  1 drivers
v0x560e606d7880_0 .net *"_ivl_130", 0 0, L_0x560e606f40b0;  1 drivers
v0x560e606d7940_0 .net *"_ivl_134", 31 0, L_0x560e606f4480;  1 drivers
L_0x7f2ec21a66d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d7b30_0 .net *"_ivl_137", 25 0, L_0x7f2ec21a66d8;  1 drivers
L_0x7f2ec21a6720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d7c10_0 .net/2u *"_ivl_138", 31 0, L_0x7f2ec21a6720;  1 drivers
v0x560e606d7cf0_0 .net *"_ivl_140", 0 0, L_0x560e606f4570;  1 drivers
v0x560e606d7db0_0 .net *"_ivl_143", 5 0, L_0x560e606f47c0;  1 drivers
L_0x7f2ec21a6768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560e606d7e90_0 .net/2u *"_ivl_144", 5 0, L_0x7f2ec21a6768;  1 drivers
v0x560e606d7f70_0 .net *"_ivl_146", 0 0, L_0x560e606f4860;  1 drivers
v0x560e606d8030_0 .net *"_ivl_149", 5 0, L_0x560e606f4ac0;  1 drivers
L_0x7f2ec21a67b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560e606d8110_0 .net/2u *"_ivl_150", 5 0, L_0x7f2ec21a67b0;  1 drivers
v0x560e606d81f0_0 .net *"_ivl_152", 0 0, L_0x560e606f4b60;  1 drivers
v0x560e606d82b0_0 .net *"_ivl_155", 0 0, L_0x560e606f3510;  1 drivers
v0x560e606d8370_0 .net *"_ivl_159", 1 0, L_0x560e606f4f00;  1 drivers
L_0x7f2ec21a6138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560e606d8450_0 .net/2u *"_ivl_16", 5 0, L_0x7f2ec21a6138;  1 drivers
L_0x7f2ec21a67f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560e606d8530_0 .net/2u *"_ivl_160", 1 0, L_0x7f2ec21a67f8;  1 drivers
v0x560e606d8610_0 .net *"_ivl_162", 0 0, L_0x560e606f4ff0;  1 drivers
L_0x7f2ec21a6840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560e606d86d0_0 .net/2u *"_ivl_164", 5 0, L_0x7f2ec21a6840;  1 drivers
v0x560e606d87b0_0 .net *"_ivl_166", 0 0, L_0x560e606f5270;  1 drivers
v0x560e606d8a80_0 .net *"_ivl_169", 0 0, L_0x560e606f5360;  1 drivers
L_0x7f2ec21a6888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560e606d8b40_0 .net/2u *"_ivl_170", 5 0, L_0x7f2ec21a6888;  1 drivers
v0x560e606d8c20_0 .net *"_ivl_172", 0 0, L_0x560e606f5470;  1 drivers
v0x560e606d8ce0_0 .net *"_ivl_175", 0 0, L_0x560e606f5660;  1 drivers
L_0x7f2ec21a68d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560e606d8da0_0 .net/2u *"_ivl_178", 5 0, L_0x7f2ec21a68d0;  1 drivers
v0x560e606d8e80_0 .net *"_ivl_180", 0 0, L_0x560e606f58d0;  1 drivers
L_0x7f2ec21a6918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560e606d8f40_0 .net/2u *"_ivl_184", 5 0, L_0x7f2ec21a6918;  1 drivers
v0x560e606d9020_0 .net *"_ivl_186", 0 0, L_0x560e606f5770;  1 drivers
L_0x7f2ec21a6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560e606d90e0_0 .net/2u *"_ivl_190", 0 0, L_0x7f2ec21a6960;  1 drivers
v0x560e606d91c0_0 .net *"_ivl_20", 31 0, L_0x560e606f1550;  1 drivers
L_0x7f2ec21a69a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560e606d92a0_0 .net/2u *"_ivl_200", 4 0, L_0x7f2ec21a69a8;  1 drivers
v0x560e606d9380_0 .net *"_ivl_203", 4 0, L_0x560e606f66b0;  1 drivers
v0x560e606d9460_0 .net *"_ivl_205", 4 0, L_0x560e606f68d0;  1 drivers
v0x560e606d9540_0 .net *"_ivl_206", 4 0, L_0x560e606f6970;  1 drivers
v0x560e606d9620_0 .net *"_ivl_213", 0 0, L_0x560e606f6f30;  1 drivers
L_0x7f2ec21a69f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560e606d96e0_0 .net/2u *"_ivl_214", 31 0, L_0x7f2ec21a69f0;  1 drivers
v0x560e606d97c0_0 .net *"_ivl_216", 31 0, L_0x560e606f7070;  1 drivers
v0x560e606d98a0_0 .net *"_ivl_218", 31 0, L_0x560e606f7320;  1 drivers
v0x560e606d9980_0 .net *"_ivl_220", 31 0, L_0x560e606f74b0;  1 drivers
v0x560e606d9a60_0 .net *"_ivl_222", 31 0, L_0x560e606f77f0;  1 drivers
L_0x7f2ec21a6180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d9b40_0 .net *"_ivl_23", 25 0, L_0x7f2ec21a6180;  1 drivers
v0x560e606d9c20_0 .net *"_ivl_235", 0 0, L_0x560e606f9610;  1 drivers
L_0x7f2ec21a6b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560e606d9ce0_0 .net/2u *"_ivl_238", 31 0, L_0x7f2ec21a6b10;  1 drivers
L_0x7f2ec21a61c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560e606d9dc0_0 .net/2u *"_ivl_24", 31 0, L_0x7f2ec21a61c8;  1 drivers
v0x560e606d9ea0_0 .net *"_ivl_243", 15 0, L_0x560e606f9ad0;  1 drivers
v0x560e606d9f80_0 .net *"_ivl_244", 17 0, L_0x560e606f9d40;  1 drivers
L_0x7f2ec21a6b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560e606da060_0 .net *"_ivl_247", 1 0, L_0x7f2ec21a6b58;  1 drivers
v0x560e606da140_0 .net *"_ivl_250", 15 0, L_0x560e606f9e80;  1 drivers
L_0x7f2ec21a6ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560e606da220_0 .net *"_ivl_252", 1 0, L_0x7f2ec21a6ba0;  1 drivers
v0x560e606da300_0 .net *"_ivl_255", 0 0, L_0x560e606fa290;  1 drivers
L_0x7f2ec21a6be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560e606da3e0_0 .net/2u *"_ivl_256", 13 0, L_0x7f2ec21a6be8;  1 drivers
L_0x7f2ec21a6c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606da4c0_0 .net/2u *"_ivl_258", 13 0, L_0x7f2ec21a6c30;  1 drivers
v0x560e606da9b0_0 .net *"_ivl_26", 0 0, L_0x560e606f1640;  1 drivers
v0x560e606daa70_0 .net *"_ivl_260", 13 0, L_0x560e606fa570;  1 drivers
v0x560e606dab50_0 .net *"_ivl_28", 31 0, L_0x560e606f1800;  1 drivers
L_0x7f2ec21a6210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606dac30_0 .net *"_ivl_31", 25 0, L_0x7f2ec21a6210;  1 drivers
L_0x7f2ec21a6258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560e606dad10_0 .net/2u *"_ivl_32", 31 0, L_0x7f2ec21a6258;  1 drivers
v0x560e606dadf0_0 .net *"_ivl_34", 0 0, L_0x560e606f1980;  1 drivers
v0x560e606daeb0_0 .net *"_ivl_4", 31 0, L_0x560e606f1060;  1 drivers
v0x560e606daf90_0 .net *"_ivl_45", 2 0, L_0x560e606f1c20;  1 drivers
L_0x7f2ec21a62a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560e606db070_0 .net/2u *"_ivl_46", 2 0, L_0x7f2ec21a62a0;  1 drivers
v0x560e606db150_0 .net *"_ivl_51", 2 0, L_0x560e606f1ea0;  1 drivers
L_0x7f2ec21a62e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560e606db230_0 .net/2u *"_ivl_52", 2 0, L_0x7f2ec21a62e8;  1 drivers
v0x560e606db310_0 .net *"_ivl_57", 0 0, L_0x560e606f2240;  1 drivers
v0x560e606db3d0_0 .net *"_ivl_59", 0 0, L_0x560e606f1e30;  1 drivers
v0x560e606db490_0 .net *"_ivl_61", 0 0, L_0x560e606b9310;  1 drivers
v0x560e606db550_0 .net *"_ivl_63", 0 0, L_0x560e6063ea40;  1 drivers
v0x560e606db610_0 .net *"_ivl_65", 0 0, L_0x560e606f24e0;  1 drivers
L_0x7f2ec21a6060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606db6d0_0 .net *"_ivl_7", 25 0, L_0x7f2ec21a6060;  1 drivers
v0x560e606db7b0_0 .net *"_ivl_70", 31 0, L_0x560e606f27d0;  1 drivers
L_0x7f2ec21a6330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606db890_0 .net *"_ivl_73", 25 0, L_0x7f2ec21a6330;  1 drivers
L_0x7f2ec21a6378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560e606db970_0 .net/2u *"_ivl_74", 31 0, L_0x7f2ec21a6378;  1 drivers
v0x560e606dba50_0 .net *"_ivl_76", 0 0, L_0x560e606f2900;  1 drivers
v0x560e606dbb10_0 .net *"_ivl_78", 31 0, L_0x560e606f2a70;  1 drivers
L_0x7f2ec21a60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606dbbf0_0 .net/2u *"_ivl_8", 31 0, L_0x7f2ec21a60a8;  1 drivers
L_0x7f2ec21a63c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606dbcd0_0 .net *"_ivl_81", 25 0, L_0x7f2ec21a63c0;  1 drivers
L_0x7f2ec21a6408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560e606dbdb0_0 .net/2u *"_ivl_82", 31 0, L_0x7f2ec21a6408;  1 drivers
v0x560e606dbe90_0 .net *"_ivl_84", 0 0, L_0x560e606f2c00;  1 drivers
v0x560e606dbf50_0 .net *"_ivl_87", 0 0, L_0x560e606f2d70;  1 drivers
v0x560e606dc030_0 .net *"_ivl_88", 31 0, L_0x560e606f2b10;  1 drivers
L_0x7f2ec21a6450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606dc110_0 .net *"_ivl_91", 30 0, L_0x7f2ec21a6450;  1 drivers
L_0x7f2ec21a6498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560e606dc1f0_0 .net/2u *"_ivl_92", 31 0, L_0x7f2ec21a6498;  1 drivers
v0x560e606dc2d0_0 .net *"_ivl_94", 0 0, L_0x560e606f3070;  1 drivers
v0x560e606dc390_0 .net *"_ivl_97", 0 0, L_0x560e606f32a0;  1 drivers
v0x560e606dc450_0 .net "active", 0 0, L_0x560e606faa40;  alias, 1 drivers
v0x560e606dc510_0 .net "alu_op1", 31 0, L_0x560e606f83c0;  1 drivers
v0x560e606dc5d0_0 .net "alu_op2", 31 0, L_0x560e606f8510;  1 drivers
v0x560e606dc690_0 .net "alui_instr", 0 0, L_0x560e606f1cc0;  1 drivers
v0x560e606dc750_0 .net "b_flag", 0 0, v0x560e606d2860_0;  1 drivers
v0x560e606dc7f0_0 .net "b_imm", 17 0, L_0x560e606fa150;  1 drivers
v0x560e606dc8b0_0 .net "b_offset", 31 0, L_0x560e606fa700;  1 drivers
v0x560e606dc990_0 .net "clk", 0 0, v0x560e606dfa00_0;  1 drivers
v0x560e606dca30_0 .net "clk_enable", 0 0, v0x560e606dfaa0_0;  1 drivers
v0x560e606dcad0_0 .var "cpu_active", 0 0;
v0x560e606dcb70_0 .net "curr_addr", 31 0, v0x560e606d3dc0_0;  1 drivers
v0x560e606dcc60_0 .net "curr_addr_p4", 31 0, L_0x560e606f98d0;  1 drivers
v0x560e606dcd20_0 .net "data_address", 31 0, L_0x560e606f8610;  alias, 1 drivers
v0x560e606dce00_0 .net "data_read", 0 0, L_0x560e606f6190;  alias, 1 drivers
v0x560e606dcec0_0 .net "data_readdata", 31 0, v0x560e606dfd20_0;  1 drivers
v0x560e606dcfa0_0 .net "data_write", 0 0, L_0x560e606f5fb0;  alias, 1 drivers
v0x560e606dd060_0 .net "data_writedata", 31 0, L_0x560e606f8300;  alias, 1 drivers
v0x560e606dd140_0 .net "funct_code", 5 0, L_0x560e606f0fc0;  1 drivers
v0x560e606dd220_0 .net "hi_out", 31 0, v0x560e606d44b0_0;  1 drivers
v0x560e606dd310_0 .net "hl_reg_enable", 0 0, L_0x560e606f9680;  1 drivers
v0x560e606dd3b0_0 .net "instr_address", 31 0, L_0x560e606f9970;  alias, 1 drivers
v0x560e606dd470_0 .net "instr_opcode", 5 0, L_0x560e606f0f20;  1 drivers
v0x560e606dd550_0 .net "instr_readdata", 31 0, v0x560e606e00f0_0;  1 drivers
v0x560e606dd610_0 .net "j_imm", 0 0, L_0x560e606f42f0;  1 drivers
v0x560e606dd6b0_0 .net "j_reg", 0 0, L_0x560e606f4a40;  1 drivers
v0x560e606dd770_0 .net "l_type", 0 0, L_0x560e606f2050;  1 drivers
v0x560e606dd830_0 .net "link_const", 0 0, L_0x560e606f33b0;  1 drivers
v0x560e606dd8f0_0 .net "link_reg", 0 0, L_0x560e606f3b40;  1 drivers
v0x560e606dd9b0_0 .net "lo_out", 31 0, v0x560e606d4d00_0;  1 drivers
v0x560e606ddaa0_0 .net "lw", 0 0, L_0x560e606f1330;  1 drivers
v0x560e606ddb40_0 .net "mem_read", 0 0, L_0x560e606b4930;  1 drivers
v0x560e606ddc00_0 .net "mem_to_reg", 0 0, L_0x560e606b7010;  1 drivers
v0x560e606de4d0_0 .net "mem_write", 0 0, L_0x560e606f26b0;  1 drivers
v0x560e606de590_0 .net "memaddroffset", 31 0, v0x560e606d2d30_0;  1 drivers
v0x560e606de680_0 .net "mfhi", 0 0, L_0x560e606f59c0;  1 drivers
v0x560e606de720_0 .net "mflo", 0 0, L_0x560e606f5ef0;  1 drivers
v0x560e606de7e0_0 .net "movefrom", 0 0, L_0x560e606af790;  1 drivers
v0x560e606de8a0_0 .net "muldiv", 0 0, L_0x560e606f5810;  1 drivers
v0x560e606de960_0 .var "next_instr_addr", 31 0;
v0x560e606dea50_0 .net "pc_enable", 0 0, L_0x560e606fabc0;  1 drivers
v0x560e606deb20_0 .net "r_format", 0 0, L_0x560e606f1190;  1 drivers
v0x560e606debc0_0 .net "reg_a_read_data", 31 0, L_0x560e606f7110;  1 drivers
v0x560e606dec90_0 .net "reg_a_read_index", 4 0, L_0x560e606f6360;  1 drivers
v0x560e606ded60_0 .net "reg_b_read_data", 31 0, L_0x560e606f8180;  1 drivers
v0x560e606dee30_0 .net "reg_b_read_index", 4 0, L_0x560e606f65c0;  1 drivers
v0x560e606def00_0 .net "reg_dst", 0 0, L_0x560e606b2600;  1 drivers
v0x560e606defa0_0 .net "reg_write", 0 0, L_0x560e606f25f0;  1 drivers
v0x560e606df060_0 .net "reg_write_data", 31 0, L_0x560e606f7980;  1 drivers
v0x560e606df150_0 .net "reg_write_enable", 0 0, L_0x560e606f6e20;  1 drivers
v0x560e606df220_0 .net "reg_write_index", 4 0, L_0x560e606f6c90;  1 drivers
v0x560e606df2f0_0 .net "register_v0", 31 0, L_0x560e606f8290;  alias, 1 drivers
v0x560e606df3c0_0 .net "reset", 0 0, v0x560e606e0280_0;  1 drivers
v0x560e606df4f0_0 .net "result", 31 0, v0x560e606d3190_0;  1 drivers
v0x560e606df5c0_0 .net "result_hi", 31 0, v0x560e606d2a90_0;  1 drivers
v0x560e606df660_0 .net "result_lo", 31 0, v0x560e606d2c50_0;  1 drivers
v0x560e606df700_0 .net "sw", 0 0, L_0x560e606f1470;  1 drivers
E_0x560e60608840/0 .event anyedge, v0x560e606d2860_0, v0x560e606dcc60_0, v0x560e606dc8b0_0, v0x560e606dd610_0;
E_0x560e60608840/1 .event anyedge, v0x560e606d2b70_0, v0x560e606dd6b0_0, v0x560e606d5c00_0;
E_0x560e60608840 .event/or E_0x560e60608840/0, E_0x560e60608840/1;
L_0x560e606f0f20 .part v0x560e606e00f0_0, 26, 6;
L_0x560e606f0fc0 .part v0x560e606e00f0_0, 0, 6;
L_0x560e606f1060 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a6060;
L_0x560e606f1190 .cmp/eq 32, L_0x560e606f1060, L_0x7f2ec21a60a8;
L_0x560e606f1330 .cmp/eq 6, L_0x560e606f0f20, L_0x7f2ec21a60f0;
L_0x560e606f1470 .cmp/eq 6, L_0x560e606f0f20, L_0x7f2ec21a6138;
L_0x560e606f1550 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a6180;
L_0x560e606f1640 .cmp/eq 32, L_0x560e606f1550, L_0x7f2ec21a61c8;
L_0x560e606f1800 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a6210;
L_0x560e606f1980 .cmp/eq 32, L_0x560e606f1800, L_0x7f2ec21a6258;
L_0x560e606f1c20 .part L_0x560e606f0f20, 3, 3;
L_0x560e606f1cc0 .cmp/eq 3, L_0x560e606f1c20, L_0x7f2ec21a62a0;
L_0x560e606f1ea0 .part L_0x560e606f0f20, 3, 3;
L_0x560e606f2050 .cmp/eq 3, L_0x560e606f1ea0, L_0x7f2ec21a62e8;
L_0x560e606f2240 .reduce/nor L_0x560e606f5810;
L_0x560e606f27d0 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a6330;
L_0x560e606f2900 .cmp/eq 32, L_0x560e606f27d0, L_0x7f2ec21a6378;
L_0x560e606f2a70 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a63c0;
L_0x560e606f2c00 .cmp/eq 32, L_0x560e606f2a70, L_0x7f2ec21a6408;
L_0x560e606f2d70 .part v0x560e606e00f0_0, 20, 1;
L_0x560e606f2b10 .concat [ 1 31 0 0], L_0x560e606f2d70, L_0x7f2ec21a6450;
L_0x560e606f3070 .cmp/eq 32, L_0x560e606f2b10, L_0x7f2ec21a6498;
L_0x560e606f3580 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a64e0;
L_0x560e606f3670 .cmp/eq 32, L_0x560e606f3580, L_0x7f2ec21a6528;
L_0x560e606f3880 .part v0x560e606e00f0_0, 0, 6;
L_0x560e606f3920 .cmp/eq 6, L_0x560e606f3880, L_0x7f2ec21a6570;
L_0x560e606f3ca0 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a65b8;
L_0x560e606f3d90 .cmp/eq 32, L_0x560e606f3ca0, L_0x7f2ec21a6600;
L_0x560e606f3fc0 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a6648;
L_0x560e606f40b0 .cmp/eq 32, L_0x560e606f3fc0, L_0x7f2ec21a6690;
L_0x560e606f4480 .concat [ 6 26 0 0], L_0x560e606f0f20, L_0x7f2ec21a66d8;
L_0x560e606f4570 .cmp/eq 32, L_0x560e606f4480, L_0x7f2ec21a6720;
L_0x560e606f47c0 .part v0x560e606e00f0_0, 0, 6;
L_0x560e606f4860 .cmp/eq 6, L_0x560e606f47c0, L_0x7f2ec21a6768;
L_0x560e606f4ac0 .part v0x560e606e00f0_0, 0, 6;
L_0x560e606f4b60 .cmp/eq 6, L_0x560e606f4ac0, L_0x7f2ec21a67b0;
L_0x560e606f4f00 .part L_0x560e606f0fc0, 3, 2;
L_0x560e606f4ff0 .cmp/eq 2, L_0x560e606f4f00, L_0x7f2ec21a67f8;
L_0x560e606f5270 .cmp/eq 6, L_0x560e606f0fc0, L_0x7f2ec21a6840;
L_0x560e606f5470 .cmp/eq 6, L_0x560e606f0fc0, L_0x7f2ec21a6888;
L_0x560e606f58d0 .cmp/eq 6, L_0x560e606f0fc0, L_0x7f2ec21a68d0;
L_0x560e606f5770 .cmp/eq 6, L_0x560e606f0fc0, L_0x7f2ec21a6918;
L_0x560e606f5fb0 .functor MUXZ 1, L_0x7f2ec21a6960, L_0x560e606f26b0, L_0x560e606faa40, C4<>;
L_0x560e606f6360 .part v0x560e606e00f0_0, 21, 5;
L_0x560e606f65c0 .part v0x560e606e00f0_0, 16, 5;
L_0x560e606f66b0 .part v0x560e606e00f0_0, 11, 5;
L_0x560e606f68d0 .part v0x560e606e00f0_0, 16, 5;
L_0x560e606f6970 .functor MUXZ 5, L_0x560e606f68d0, L_0x560e606f66b0, L_0x560e606b2600, C4<>;
L_0x560e606f6c90 .functor MUXZ 5, L_0x560e606f6970, L_0x7f2ec21a69a8, L_0x560e606f33b0, C4<>;
L_0x560e606f7070 .arith/sum 32, L_0x560e606f98d0, L_0x7f2ec21a69f0;
L_0x560e606f7320 .functor MUXZ 32, v0x560e606d3190_0, v0x560e606dfd20_0, L_0x560e606b7010, C4<>;
L_0x560e606f74b0 .functor MUXZ 32, L_0x560e606f7320, v0x560e606d4d00_0, L_0x560e606f5ef0, C4<>;
L_0x560e606f77f0 .functor MUXZ 32, L_0x560e606f74b0, v0x560e606d44b0_0, L_0x560e606f59c0, C4<>;
L_0x560e606f7980 .functor MUXZ 32, L_0x560e606f77f0, L_0x560e606f7070, L_0x560e606f6f30, C4<>;
L_0x560e606f98d0 .arith/sum 32, v0x560e606d3dc0_0, L_0x7f2ec21a6b10;
L_0x560e606f9ad0 .part v0x560e606e00f0_0, 0, 16;
L_0x560e606f9d40 .concat [ 16 2 0 0], L_0x560e606f9ad0, L_0x7f2ec21a6b58;
L_0x560e606f9e80 .part L_0x560e606f9d40, 0, 16;
L_0x560e606fa150 .concat [ 2 16 0 0], L_0x7f2ec21a6ba0, L_0x560e606f9e80;
L_0x560e606fa290 .part L_0x560e606fa150, 17, 1;
L_0x560e606fa570 .functor MUXZ 14, L_0x7f2ec21a6c30, L_0x7f2ec21a6be8, L_0x560e606fa290, C4<>;
L_0x560e606fa700 .concat [ 18 14 0 0], L_0x560e606fa150, L_0x560e606fa570;
S_0x560e606d1f20 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x560e606d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560e606d21f0_0 .net *"_ivl_10", 15 0, L_0x560e606f8fd0;  1 drivers
L_0x7f2ec21a6ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560e606d22f0_0 .net/2u *"_ivl_14", 15 0, L_0x7f2ec21a6ac8;  1 drivers
v0x560e606d23d0_0 .net *"_ivl_17", 15 0, L_0x560e606f9240;  1 drivers
v0x560e606d2490_0 .net *"_ivl_5", 0 0, L_0x560e606f88b0;  1 drivers
v0x560e606d2570_0 .net *"_ivl_6", 15 0, L_0x560e606f8950;  1 drivers
v0x560e606d26a0_0 .net *"_ivl_9", 15 0, L_0x560e606f8d20;  1 drivers
v0x560e606d2780_0 .net "addr_rt", 4 0, L_0x560e606f9570;  1 drivers
v0x560e606d2860_0 .var "b_flag", 0 0;
v0x560e606d2920_0 .net "funct", 5 0, L_0x560e606f8810;  1 drivers
v0x560e606d2a90_0 .var "hi", 31 0;
v0x560e606d2b70_0 .net "instructionword", 31 0, v0x560e606e00f0_0;  alias, 1 drivers
v0x560e606d2c50_0 .var "lo", 31 0;
v0x560e606d2d30_0 .var "memaddroffset", 31 0;
v0x560e606d2e10_0 .var "multresult", 63 0;
v0x560e606d2ef0_0 .net "op1", 31 0, L_0x560e606f83c0;  alias, 1 drivers
v0x560e606d2fd0_0 .net "op2", 31 0, L_0x560e606f8510;  alias, 1 drivers
v0x560e606d30b0_0 .net "opcode", 5 0, L_0x560e606f8770;  1 drivers
v0x560e606d3190_0 .var "result", 31 0;
v0x560e606d3270_0 .net "shamt", 4 0, L_0x560e606f9470;  1 drivers
v0x560e606d3350_0 .net/s "sign_op1", 31 0, L_0x560e606f83c0;  alias, 1 drivers
v0x560e606d3410_0 .net/s "sign_op2", 31 0, L_0x560e606f8510;  alias, 1 drivers
v0x560e606d34e0_0 .net "simmediatedata", 31 0, L_0x560e606f90b0;  1 drivers
v0x560e606d35a0_0 .net "simmediatedatas", 31 0, L_0x560e606f90b0;  alias, 1 drivers
v0x560e606d3690_0 .net "uimmediatedata", 31 0, L_0x560e606f9330;  1 drivers
v0x560e606d3750_0 .net "unsign_op1", 31 0, L_0x560e606f83c0;  alias, 1 drivers
v0x560e606d3810_0 .net "unsign_op2", 31 0, L_0x560e606f8510;  alias, 1 drivers
v0x560e606d3920_0 .var "unsigned_result", 31 0;
E_0x560e605d7730/0 .event anyedge, v0x560e606d30b0_0, v0x560e606d2920_0, v0x560e606d2fd0_0, v0x560e606d3270_0;
E_0x560e605d7730/1 .event anyedge, v0x560e606d2ef0_0, v0x560e606d2e10_0, v0x560e606d2780_0, v0x560e606d34e0_0;
E_0x560e605d7730/2 .event anyedge, v0x560e606d3690_0, v0x560e606d3920_0;
E_0x560e605d7730 .event/or E_0x560e605d7730/0, E_0x560e605d7730/1, E_0x560e605d7730/2;
L_0x560e606f8770 .part v0x560e606e00f0_0, 26, 6;
L_0x560e606f8810 .part v0x560e606e00f0_0, 0, 6;
L_0x560e606f88b0 .part v0x560e606e00f0_0, 15, 1;
LS_0x560e606f8950_0_0 .concat [ 1 1 1 1], L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0;
LS_0x560e606f8950_0_4 .concat [ 1 1 1 1], L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0;
LS_0x560e606f8950_0_8 .concat [ 1 1 1 1], L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0;
LS_0x560e606f8950_0_12 .concat [ 1 1 1 1], L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0, L_0x560e606f88b0;
L_0x560e606f8950 .concat [ 4 4 4 4], LS_0x560e606f8950_0_0, LS_0x560e606f8950_0_4, LS_0x560e606f8950_0_8, LS_0x560e606f8950_0_12;
L_0x560e606f8d20 .part v0x560e606e00f0_0, 0, 16;
L_0x560e606f8fd0 .concat [ 16 0 0 0], L_0x560e606f8d20;
L_0x560e606f90b0 .concat [ 16 16 0 0], L_0x560e606f8fd0, L_0x560e606f8950;
L_0x560e606f9240 .part v0x560e606e00f0_0, 0, 16;
L_0x560e606f9330 .concat [ 16 16 0 0], L_0x560e606f9240, L_0x7f2ec21a6ac8;
L_0x560e606f9470 .part v0x560e606e00f0_0, 6, 5;
L_0x560e606f9570 .part v0x560e606e00f0_0, 16, 5;
S_0x560e606d3b50 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x560e606d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560e606d3d00_0 .net "clk", 0 0, v0x560e606dfa00_0;  alias, 1 drivers
v0x560e606d3dc0_0 .var "curr_addr", 31 0;
v0x560e606d3ea0_0 .net "enable", 0 0, L_0x560e606fabc0;  alias, 1 drivers
v0x560e606d3f40_0 .net "next_addr", 31 0, v0x560e606de960_0;  1 drivers
v0x560e606d4020_0 .net "reset", 0 0, v0x560e606e0280_0;  alias, 1 drivers
S_0x560e606d41d0 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x560e606d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560e606d43e0_0 .net "clk", 0 0, v0x560e606dfa00_0;  alias, 1 drivers
v0x560e606d44b0_0 .var "data", 31 0;
v0x560e606d4570_0 .net "data_in", 31 0, v0x560e606d2a90_0;  alias, 1 drivers
v0x560e606d4670_0 .net "data_out", 31 0, v0x560e606d44b0_0;  alias, 1 drivers
v0x560e606d4730_0 .net "enable", 0 0, L_0x560e606f9680;  alias, 1 drivers
v0x560e606d4840_0 .net "reset", 0 0, v0x560e606e0280_0;  alias, 1 drivers
S_0x560e606d4990 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x560e606d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560e606d4bf0_0 .net "clk", 0 0, v0x560e606dfa00_0;  alias, 1 drivers
v0x560e606d4d00_0 .var "data", 31 0;
v0x560e606d4de0_0 .net "data_in", 31 0, v0x560e606d2c50_0;  alias, 1 drivers
v0x560e606d4eb0_0 .net "data_out", 31 0, v0x560e606d4d00_0;  alias, 1 drivers
v0x560e606d4f70_0 .net "enable", 0 0, L_0x560e606f9680;  alias, 1 drivers
v0x560e606d5060_0 .net "reset", 0 0, v0x560e606e0280_0;  alias, 1 drivers
S_0x560e606d51d0 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x560e606d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560e606f7110 .functor BUFZ 32, L_0x560e606f7d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560e606f8180 .functor BUFZ 32, L_0x560e606f7fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560e606d6060_2 .array/port v0x560e606d6060, 2;
L_0x560e606f8290 .functor BUFZ 32, v0x560e606d6060_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560e606d5510_0 .net *"_ivl_0", 31 0, L_0x560e606f7d20;  1 drivers
v0x560e606d5610_0 .net *"_ivl_10", 6 0, L_0x560e606f8040;  1 drivers
L_0x7f2ec21a6a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560e606d56f0_0 .net *"_ivl_13", 1 0, L_0x7f2ec21a6a80;  1 drivers
v0x560e606d57b0_0 .net *"_ivl_2", 6 0, L_0x560e606f7dc0;  1 drivers
L_0x7f2ec21a6a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560e606d5890_0 .net *"_ivl_5", 1 0, L_0x7f2ec21a6a38;  1 drivers
v0x560e606d59c0_0 .net *"_ivl_8", 31 0, L_0x560e606f7fa0;  1 drivers
v0x560e606d5aa0_0 .net "r_clk", 0 0, v0x560e606dfa00_0;  alias, 1 drivers
v0x560e606d5b40_0 .net "r_clk_enable", 0 0, v0x560e606dfaa0_0;  alias, 1 drivers
v0x560e606d5c00_0 .net "read_data1", 31 0, L_0x560e606f7110;  alias, 1 drivers
v0x560e606d5ce0_0 .net "read_data2", 31 0, L_0x560e606f8180;  alias, 1 drivers
v0x560e606d5dc0_0 .net "read_reg1", 4 0, L_0x560e606f6360;  alias, 1 drivers
v0x560e606d5ea0_0 .net "read_reg2", 4 0, L_0x560e606f65c0;  alias, 1 drivers
v0x560e606d5f80_0 .net "register_v0", 31 0, L_0x560e606f8290;  alias, 1 drivers
v0x560e606d6060 .array "registers", 0 31, 31 0;
v0x560e606d6630_0 .net "reset", 0 0, v0x560e606e0280_0;  alias, 1 drivers
v0x560e606d66d0_0 .net "write_control", 0 0, L_0x560e606f6e20;  alias, 1 drivers
v0x560e606d6790_0 .net "write_data", 31 0, L_0x560e606f7980;  alias, 1 drivers
v0x560e606d6980_0 .net "write_reg", 4 0, L_0x560e606f6c90;  alias, 1 drivers
L_0x560e606f7d20 .array/port v0x560e606d6060, L_0x560e606f7dc0;
L_0x560e606f7dc0 .concat [ 5 2 0 0], L_0x560e606f6360, L_0x7f2ec21a6a38;
L_0x560e606f7fa0 .array/port v0x560e606d6060, L_0x560e606f8040;
L_0x560e606f8040 .concat [ 5 2 0 0], L_0x560e606f65c0, L_0x7f2ec21a6a80;
    .scope S_0x560e60696e20;
T_0 ;
    %wait E_0x560e606098f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %load/vec4 v0x560e606cf480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x560e606ced80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x560e606cf7e0_0;
    %ix/getv 4, v0x560e606cf640_0;
    %shiftl 4;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x560e606cf7e0_0;
    %ix/getv 4, v0x560e606cf640_0;
    %shiftr 4;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x560e606cf7e0_0;
    %ix/getv 4, v0x560e606cf640_0;
    %shiftr/s 4;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x560e606cf7e0_0;
    %load/vec4 v0x560e606cfac0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x560e606cf7e0_0;
    %load/vec4 v0x560e606cfac0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x560e606cf7e0_0;
    %load/vec4 v0x560e606cfac0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x560e606cf720_0;
    %pad/s 64;
    %load/vec4 v0x560e606cf7e0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560e606cf1e0_0, 0, 64;
    %load/vec4 v0x560e606cf1e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e606cee60_0, 0, 32;
    %load/vec4 v0x560e606cf1e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e606cf020_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x560e606cfac0_0;
    %pad/u 64;
    %load/vec4 v0x560e606cfb80_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560e606cf1e0_0, 0, 64;
    %load/vec4 v0x560e606cf1e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e606cee60_0, 0, 32;
    %load/vec4 v0x560e606cf1e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e606cf020_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf7e0_0;
    %mod/s;
    %store/vec4 v0x560e606cee60_0, 0, 32;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf7e0_0;
    %div/s;
    %store/vec4 v0x560e606cf020_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %mod;
    %store/vec4 v0x560e606cee60_0, 0, 32;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %div;
    %store/vec4 v0x560e606cf020_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x560e606cf2c0_0;
    %store/vec4 v0x560e606cee60_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x560e606cf2c0_0;
    %store/vec4 v0x560e606cf020_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf7e0_0;
    %add;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %add;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %sub;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %and;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %or;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %xor;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %or;
    %inv;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf7e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfb80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x560e606cebe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x560e606cf720_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x560e606cf720_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x560e606cf720_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x560e606cf720_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf7e0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf3a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x560e606cf720_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x560e606cf720_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606cecc0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cf940_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfa00_0;
    %and;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfa00_0;
    %or;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x560e606cfac0_0;
    %load/vec4 v0x560e606cfa00_0;
    %xor;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x560e606cfa00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560e606cfc90_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x560e606cf720_0;
    %load/vec4 v0x560e606cf880_0;
    %add;
    %store/vec4 v0x560e606cf100_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560e606cfc90_0;
    %store/vec4 v0x560e606cf560_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560e606a9640;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x560e606d0570_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560e606d0740_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560e606d0800_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x560e606d00e0_0, 0, 16;
    %load/vec4 v0x560e606d0570_0;
    %load/vec4 v0x560e606d0740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d0800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d00e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d01a0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x560e606d01a0_0 {0 0 0};
    %load/vec4 v0x560e606d01a0_0;
    %store/vec4 v0x560e606d0280_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x560e606d0410_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x560e606d04b0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x560e606d0650_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x560e606d08e0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x560e606cff80_0, 0, 6;
    %load/vec4 v0x560e606d08e0_0;
    %load/vec4 v0x560e606cff80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d0280_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560e606d0740_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x560e606d0800_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x560e606d0650_0 {0 0 0};
    %load/vec4 v0x560e606d0650_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x560e606d0040_0;
    %load/vec4 v0x560e606d0340_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x560e606cfec0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x560e606d51d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560e606d6060, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x560e606d51d0;
T_3 ;
    %wait E_0x560e60606c00;
    %load/vec4 v0x560e606d6630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560e606d5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560e606d66d0_0;
    %load/vec4 v0x560e606d6980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x560e606d6790_0;
    %load/vec4 v0x560e606d6980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560e606d6060, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560e606d1f20;
T_4 ;
    %wait E_0x560e605d7730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %load/vec4 v0x560e606d30b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x560e606d2920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x560e606d3410_0;
    %ix/getv 4, v0x560e606d3270_0;
    %shiftl 4;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x560e606d3410_0;
    %ix/getv 4, v0x560e606d3270_0;
    %shiftr 4;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x560e606d3410_0;
    %ix/getv 4, v0x560e606d3270_0;
    %shiftr/s 4;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x560e606d3410_0;
    %load/vec4 v0x560e606d3750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x560e606d3410_0;
    %load/vec4 v0x560e606d3750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x560e606d3410_0;
    %load/vec4 v0x560e606d3750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x560e606d3350_0;
    %pad/s 64;
    %load/vec4 v0x560e606d3410_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560e606d2e10_0, 0, 64;
    %load/vec4 v0x560e606d2e10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e606d2a90_0, 0, 32;
    %load/vec4 v0x560e606d2e10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e606d2c50_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x560e606d3750_0;
    %pad/u 64;
    %load/vec4 v0x560e606d3810_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560e606d2e10_0, 0, 64;
    %load/vec4 v0x560e606d2e10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e606d2a90_0, 0, 32;
    %load/vec4 v0x560e606d2e10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e606d2c50_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d3410_0;
    %mod/s;
    %store/vec4 v0x560e606d2a90_0, 0, 32;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d3410_0;
    %div/s;
    %store/vec4 v0x560e606d2c50_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %mod;
    %store/vec4 v0x560e606d2a90_0, 0, 32;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %div;
    %store/vec4 v0x560e606d2c50_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x560e606d2ef0_0;
    %store/vec4 v0x560e606d2a90_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x560e606d2ef0_0;
    %store/vec4 v0x560e606d2c50_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d3410_0;
    %add;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %add;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %sub;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %and;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %or;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %xor;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %or;
    %inv;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d3410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3810_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x560e606d2780_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x560e606d3350_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x560e606d3350_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x560e606d3350_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x560e606d3350_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d3410_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d2fd0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x560e606d3350_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x560e606d3350_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606d2860_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d35a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3690_0;
    %and;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3690_0;
    %or;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x560e606d3750_0;
    %load/vec4 v0x560e606d3690_0;
    %xor;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x560e606d3690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560e606d3920_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x560e606d3350_0;
    %load/vec4 v0x560e606d34e0_0;
    %add;
    %store/vec4 v0x560e606d2d30_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560e606d3920_0;
    %store/vec4 v0x560e606d3190_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560e606d4990;
T_5 ;
    %wait E_0x560e60606c00;
    %load/vec4 v0x560e606d5060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e606d4d00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560e606d4f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560e606d4de0_0;
    %assign/vec4 v0x560e606d4d00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560e606d41d0;
T_6 ;
    %wait E_0x560e60606c00;
    %load/vec4 v0x560e606d4840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e606d44b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560e606d4730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x560e606d4570_0;
    %assign/vec4 v0x560e606d44b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560e606d3b50;
T_7 ;
    %wait E_0x560e60606c00;
    %load/vec4 v0x560e606d4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560e606d3dc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560e606d3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560e606d3f40_0;
    %assign/vec4 v0x560e606d3dc0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560e606d1c00;
T_8 ;
    %wait E_0x560e60606c00;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x560e606df3c0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560e606dd550_0, v0x560e606dc450_0, v0x560e606defa0_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560e606dec90_0, v0x560e606dee30_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560e606debc0_0, v0x560e606ded60_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560e606df060_0, v0x560e606df4f0_0, v0x560e606df220_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560e606de8a0_0, v0x560e606df660_0, v0x560e606df5c0_0, v0x560e606dd9b0_0, v0x560e606dd220_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x560e606dcb70_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x560e606d1c00;
T_9 ;
    %wait E_0x560e60608840;
    %load/vec4 v0x560e606dc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x560e606dcc60_0;
    %load/vec4 v0x560e606dc8b0_0;
    %add;
    %store/vec4 v0x560e606de960_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560e606dd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x560e606dcc60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560e606dd550_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560e606de960_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x560e606dd6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x560e606debc0_0;
    %store/vec4 v0x560e606de960_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x560e606dcc60_0;
    %store/vec4 v0x560e606de960_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560e606d1c00;
T_10 ;
    %wait E_0x560e60606c00;
    %load/vec4 v0x560e606df3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606dcad0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560e606dcb70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560e606dcad0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560e606969f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606dfa00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560e606dfa00_0;
    %inv;
    %store/vec4 v0x560e606dfa00_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x560e606969f0;
T_12 ;
    %fork t_1, S_0x560e606a9270;
    %jmp t_0;
    .scope S_0x560e606a9270;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606e0280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e606dfaa0_0, 0, 1;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e606e0280_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560e606d17f0_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560e606d18d0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560e606d19b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560e606d15e0_0, 0, 16;
    %load/vec4 v0x560e606d17f0_0;
    %load/vec4 v0x560e606d18d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d19b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d15e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1710_0, 0, 32;
    %load/vec4 v0x560e606d1710_0;
    %store/vec4 v0x560e606e00f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e606dfd20_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x560e606d1440_0, 0, 32;
    %load/vec4 v0x560e606dff90_0;
    %load/vec4 v0x560e606d1440_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 7 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x560e606d1440_0, v0x560e606dff90_0 {0 0 0};
T_12.1 ;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %load/vec4 v0x560e606d1440_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560e606d1440_0, 0, 32;
    %load/vec4 v0x560e606dff90_0;
    %load/vec4 v0x560e606d1440_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x560e606d1440_0, v0x560e606dff90_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560e606d17f0_0, 0, 6;
    %load/vec4 v0x560e606d1500_0;
    %store/vec4 v0x560e606d18d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560e606d19b0_0, 0, 5;
    %load/vec4 v0x560e606d1500_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x560e606d15e0_0, 0, 16;
    %load/vec4 v0x560e606d17f0_0;
    %load/vec4 v0x560e606d18d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d19b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d15e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1710_0, 0, 32;
    %load/vec4 v0x560e606d1710_0;
    %store/vec4 v0x560e606e00f0_0, 0, 32;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %load/vec4 v0x560e606d15e0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560e606d1260_0, 0, 18;
    %load/vec4 v0x560e606d1260_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %load/vec4 v0x560e606d1260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1360_0, 0, 32;
    %load/vec4 v0x560e606d1440_0;
    %addi 4, 0, 32;
    %load/vec4 v0x560e606d1360_0;
    %add;
    %store/vec4 v0x560e606d1440_0, 0, 32;
    %load/vec4 v0x560e606dff90_0;
    %load/vec4 v0x560e606d1440_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 112 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x560e606d1440_0, v0x560e606dff90_0 {0 0 0};
T_12.9 ;
    %load/vec4 v0x560e606d1500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560e606d1b20_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.11, 5;
    %jmp/1 T_12.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560e606d17f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560e606d18d0_0, 0, 5;
    %load/vec4 v0x560e606d1500_0;
    %store/vec4 v0x560e606d19b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560e606d15e0_0, 0, 16;
    %load/vec4 v0x560e606d17f0_0;
    %load/vec4 v0x560e606d18d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d19b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d15e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1710_0, 0, 32;
    %load/vec4 v0x560e606d1710_0;
    %store/vec4 v0x560e606e00f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560e606d1b20_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606dfd20_0, 0, 32;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %load/vec4 v0x560e606dfdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 134 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.13 ;
    %load/vec4 v0x560e606dfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 135 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.15 ;
    %load/vec4 v0x560e606d1440_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560e606d1440_0, 0, 32;
    %load/vec4 v0x560e606dff90_0;
    %load/vec4 v0x560e606d1440_0;
    %cmp/e;
    %jmp/0xz  T_12.16, 4;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 7 137 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x560e606d1440_0, v0x560e606dff90_0 {0 0 0};
T_12.17 ;
    %load/vec4 v0x560e606d1b20_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x560e606d1b20_0, 0, 32;
    %load/vec4 v0x560e606d1500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %jmp T_12.10;
T_12.11 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.19, 5;
    %jmp/1 T_12.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560e606d17f0_0, 0, 6;
    %load/vec4 v0x560e606d1500_0;
    %store/vec4 v0x560e606d18d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560e606d19b0_0, 0, 5;
    %load/vec4 v0x560e606d1500_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x560e606d15e0_0, 0, 16;
    %load/vec4 v0x560e606d17f0_0;
    %load/vec4 v0x560e606d18d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d19b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d15e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1710_0, 0, 32;
    %load/vec4 v0x560e606d1710_0;
    %store/vec4 v0x560e606e00f0_0, 0, 32;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %load/vec4 v0x560e606d15e0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560e606d1260_0, 0, 18;
    %load/vec4 v0x560e606d1260_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.20, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.21, 8;
T_12.20 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.21, 8;
 ; End of false expr.
    %blend;
T_12.21;
    %load/vec4 v0x560e606d1260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1360_0, 0, 32;
    %load/vec4 v0x560e606d1440_0;
    %addi 4, 0, 32;
    %load/vec4 v0x560e606d1360_0;
    %add;
    %store/vec4 v0x560e606d1440_0, 0, 32;
    %load/vec4 v0x560e606dff90_0;
    %load/vec4 v0x560e606d1440_0;
    %cmp/e;
    %jmp/0xz  T_12.22, 4;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 7 159 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x560e606d1440_0, v0x560e606dff90_0 {0 0 0};
T_12.23 ;
    %load/vec4 v0x560e606d1500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %jmp T_12.18;
T_12.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560e606d1b20_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.25, 5;
    %jmp/1 T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560e606d17f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560e606d18d0_0, 0, 5;
    %load/vec4 v0x560e606d1500_0;
    %store/vec4 v0x560e606d19b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560e606d15e0_0, 0, 16;
    %load/vec4 v0x560e606d17f0_0;
    %load/vec4 v0x560e606d18d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d19b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d15e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1710_0, 0, 32;
    %load/vec4 v0x560e606d1710_0;
    %store/vec4 v0x560e606e00f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560e606d1b20_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606dfd20_0, 0, 32;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %load/vec4 v0x560e606dfdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.26, 8;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 7 181 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.27 ;
    %load/vec4 v0x560e606dfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.28, 8;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 7 182 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.29 ;
    %load/vec4 v0x560e606d1440_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560e606d1440_0, 0, 32;
    %load/vec4 v0x560e606dff90_0;
    %load/vec4 v0x560e606d1440_0;
    %cmp/e;
    %jmp/0xz  T_12.30, 4;
    %jmp T_12.31;
T_12.30 ;
    %vpi_call/w 7 184 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x560e606d1440_0, v0x560e606dff90_0 {0 0 0};
T_12.31 ;
    %load/vec4 v0x560e606d1500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %jmp T_12.24;
T_12.25 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.33, 5;
    %jmp/1 T_12.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560e606d17f0_0, 0, 6;
    %load/vec4 v0x560e606d1500_0;
    %store/vec4 v0x560e606d18d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560e606d19b0_0, 0, 5;
    %load/vec4 v0x560e606d1500_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x560e606d15e0_0, 0, 16;
    %load/vec4 v0x560e606d17f0_0;
    %load/vec4 v0x560e606d18d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d19b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560e606d15e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560e606d1710_0, 0, 32;
    %load/vec4 v0x560e606d1710_0;
    %store/vec4 v0x560e606e00f0_0, 0, 32;
    %wait E_0x560e60606c00;
    %delay 2, 0;
    %load/vec4 v0x560e606d1440_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560e606d1440_0, 0, 32;
    %load/vec4 v0x560e606dff90_0;
    %load/vec4 v0x560e606d1440_0;
    %cmp/e;
    %jmp/0xz  T_12.34, 4;
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 7 203 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x560e606d1440_0, v0x560e606dff90_0 {0 0 0};
T_12.35 ;
    %load/vec4 v0x560e606d1500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560e606d1500_0, 0, 5;
    %jmp T_12.32;
T_12.33 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560e606969f0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/bgez_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
