Requirements: Design a pipeline CPU of MIPS architecture

Language: Verilog HDL

Textbook: Computer Organization and Design: The Hardware/Software Interface. D. A. Patterson, J. L. Hennessy

Instructions including:
R-format
ADD
ADDU
AND
XOR
OR
NOR
SUB
SUBU
SLT
SLTU
SLL
SLLV
SRL
SRLV
SRA
SRAV
JR

I-format
ADDI
ADDIU
ANDI
XORI
ORI
SLTI
SLTIU
BEQ
BNE
BGEZ
BGTZ
BLEZ
BLTZ
LW
SW

J-format
J