Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 7581af59283f485b876c7991be3ce273 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port a [D:/code/courses/lab2/project/project.srcs/sources_1/imports/rtl/multiplier.v:107]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/code/courses/lab2/project/project.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/code/courses/lab2/project/project.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lut
Compiling module xil_defaultlib.unsigned_unit_first_line
Compiling module xil_defaultlib.basic_unit_ha_and
Compiling module xil_defaultlib.unsigned_unit_second_line_defaul...
Compiling module xil_defaultlib.basic_unit_fa_and
Compiling module xil_defaultlib.unsigned_unit_line_default
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.adder_16bit_default
Compiling module xil_defaultlib.multiply_and_add_default
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
