#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 21:46:22 2024
# Process ID: 9494
# Current directory: /home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/vivado.log
# Journal file: /home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/vivado.jou
# Running On        :eecs-digital-42
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :19966 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 2
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.922 ; gain = 0.027 ; free physical = 12945 ; free virtual = 18663
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9516
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2149.637 ; gain = 404.742 ; free physical = 11885 ; free virtual = 17603
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'HALF_COUNTER' becomes localparam in 'spi_con' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/spi_con.sv:18]
WARNING: [Synth 8-11065] parameter 'NEW_TOTAL_COUNTER' becomes localparam in 'spi_con' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/spi_con.sv:19]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'spi_con' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/spi_con.sv:20]
WARNING: [Synth 8-11065] parameter 'INDEX_COUNTER_SIZE' becomes localparam in 'spi_con' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/spi_con.sv:21]
WARNING: [Synth 8-6901] identifier 'phi_output_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:57]
WARNING: [Synth 8-6901] identifier 'phi_input_start' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:59]
WARNING: [Synth 8-6901] identifier 'phi_input_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:60]
WARNING: [Synth 8-6901] identifier 'emin_input_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:225]
WARNING: [Synth 8-6901] identifier 'f_begin_iter' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:226]
WARNING: [Synth 8-6901] identifier 'emin_input_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:235]
WARNING: [Synth 8-6901] identifier 'f_begin_iter' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:236]
WARNING: [Synth 8-6901] identifier 'emin_input_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:250]
WARNING: [Synth 8-6901] identifier 'emin_input_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:254]
WARNING: [Synth 8-6901] identifier 'E_iter_done' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:257]
WARNING: [Synth 8-6901] identifier 'f_begin_iter' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:260]
WARNING: [Synth 8-6901] identifier 'f_begin_iter' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:265]
WARNING: [Synth 8-6901] identifier 'f_iter_done' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:266]
WARNING: [Synth 8-6901] identifier 'emin_input_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:270]
WARNING: [Synth 8-11065] parameter 'NUM_STAGES' becomes localparam in 'f' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/F.sv:39]
WARNING: [Synth 8-6901] identifier 'uart_data_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:467]
WARNING: [Synth 8-11065] parameter 'HALF_PERIOD' becomes localparam in 'uart_receive' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/uart_receive.sv:18]
WARNING: [Synth 8-11065] parameter 'PERIOD' becomes localparam in 'uart_receive' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/uart_receive.sv:19]
WARNING: [Synth 8-11065] parameter 'COUNTER_WIDTH' becomes localparam in 'uart_receive' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/uart_receive.sv:20]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/video_sig_gen.sv:14]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-11065] parameter 'PERIOD' becomes localparam in 'uart_transmit' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/uart_transmit.sv:18]
WARNING: [Synth 8-11065] parameter 'COUNTER_WIDTH' becomes localparam in 'uart_transmit' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/uart_transmit.sv:19]
WARNING: [Synth 8-11065] parameter 'NUM_STAGES' becomes localparam in 'emin' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:43]
WARNING: [Synth 8-11065] parameter 'NUM_MULTS' becomes localparam in 'emin' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:99]
WARNING: [Synth 8-6901] identifier 'alpha_k_pipeline' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:155]
WARNING: [Synth 8-6901] identifier 'beta_k_pipeline' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:156]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:59]
WARNING: [Synth 8-6901] identifier 'cycle_count' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:69]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:71]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:72]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:75]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:76]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:76]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:77]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:78]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:79]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:81]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:81]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:82]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:82]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:82]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:83]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:83]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:83]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:84]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:84]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:84]
WARNING: [Synth 8-6901] identifier 'r_shift1' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:89]
WARNING: [Synth 8-6901] identifier 'can_shift' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:89]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:89]
WARNING: [Synth 8-6901] identifier 'r_small' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:89]
WARNING: [Synth 8-6901] identifier 'r_shift2' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:91]
WARNING: [Synth 8-6901] identifier 'can_shift' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:91]
WARNING: [Synth 8-6901] identifier 'r_shift1' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:91]
WARNING: [Synth 8-6901] identifier 'r_shift1' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:91]
WARNING: [Synth 8-6901] identifier 'r_shift3' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:93]
WARNING: [Synth 8-6901] identifier 'can_shift' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:93]
WARNING: [Synth 8-6901] identifier 'r_shift2' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:93]
WARNING: [Synth 8-6901] identifier 'r_shift2' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:93]
WARNING: [Synth 8-6901] identifier 'r_shift4' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:95]
WARNING: [Synth 8-6901] identifier 'can_shift' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:95]
WARNING: [Synth 8-6901] identifier 'r_shift3' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:95]
WARNING: [Synth 8-6901] identifier 'r_shift3' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:95]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:97]
WARNING: [Synth 8-6901] identifier 'can_shift' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:97]
WARNING: [Synth 8-6901] identifier 'r_shift4' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:97]
WARNING: [Synth 8-6901] identifier 'r_shift4' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:97]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:99]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:99]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:100]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:100]
WARNING: [Synth 8-6901] identifier 'm00' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:103]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:103]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:104]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:104]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:105]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:105]
WARNING: [Synth 8-6901] identifier 'm11' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:108]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:108]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:109]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:109]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:110]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:110]
WARNING: [Synth 8-6901] identifier 'abdenom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:113]
WARNING: [Synth 8-6901] identifier 'm00' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:113]
WARNING: [Synth 8-6901] identifier 'm11' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:113]
WARNING: [Synth 8-6901] identifier 'm01' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:114]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:114]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:115]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:115]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:116]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:116]
WARNING: [Synth 8-6901] identifier 'm12' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:119]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:119]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:120]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:120]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:121]
WARNING: [Synth 8-6901] identifier 'r' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:121]
WARNING: [Synth 8-6901] identifier 'anum' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:124]
WARNING: [Synth 8-6901] identifier 'm01' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:124]
WARNING: [Synth 8-6901] identifier 'm12' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:124]
WARNING: [Synth 8-6901] identifier 'm02' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:125]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:125]
WARNING: [Synth 8-6901] identifier 'bnum' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:128]
WARNING: [Synth 8-6901] identifier 'm11' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:128]
WARNING: [Synth 8-6901] identifier 'm02' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:128]
WARNING: [Synth 8-6901] identifier 'oneminusb' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:129]
WARNING: [Synth 8-6901] identifier 'm00' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:129]
WARNING: [Synth 8-6901] identifier 'm02' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:129]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:132]
WARNING: [Synth 8-6901] identifier 'anum' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:132]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:133]
WARNING: [Synth 8-6901] identifier 'oneminusb' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:133]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:136]
WARNING: [Synth 8-6901] identifier 'bnum' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:136]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:137]
WARNING: [Synth 8-6901] identifier 'abdenom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:137]
WARNING: [Synth 8-6901] identifier 'full_num' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:138]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:138]
WARNING: [Synth 8-6901] identifier 'full_denom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:141]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:141]
WARNING: [Synth 8-6901] identifier 'division_sign' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:144]
WARNING: [Synth 8-6901] identifier 'full_num' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:144]
WARNING: [Synth 8-6901] identifier 'full_denom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:144]
WARNING: [Synth 8-6901] identifier 'div_data_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:145]
WARNING: [Synth 8-6901] identifier 'div_denom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:146]
WARNING: [Synth 8-6901] identifier 'full_denom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:146]
WARNING: [Synth 8-6901] identifier 'full_denom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:147]
WARNING: [Synth 8-6901] identifier 'full_denom' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:147]
WARNING: [Synth 8-6901] identifier 'div_num' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:148]
WARNING: [Synth 8-6901] identifier 'full_num' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:148]
WARNING: [Synth 8-6901] identifier 'full_num' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:149]
WARNING: [Synth 8-6901] identifier 'full_num' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:149]
WARNING: [Synth 8-6901] identifier 'div_data_valid' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:152]
WARNING: [Synth 8-6901] identifier 'to_acos' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:155]
WARNING: [Synth 8-6901] identifier 'division_sign' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:155]
WARNING: [Synth 8-6901] identifier 'quotient' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:156]
WARNING: [Synth 8-6901] identifier 'quotient' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:157]
WARNING: [Synth 8-6901] identifier 'to_acos' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:162]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:163]
WARNING: [Synth 8-6901] identifier 'acos_data' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:163]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:164]
WARNING: [Synth 8-6901] identifier 'acos_data' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:164]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:165]
WARNING: [Synth 8-6901] identifier 'acos_data' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:165]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:166]
WARNING: [Synth 8-6901] identifier 'acos_data' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:166]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:167]
WARNING: [Synth 8-6901] identifier 'acos_data' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:167]
WARNING: [Synth 8-6901] identifier 'formant_index' is used before its declaration [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:171]
WARNING: [Synth 8-11065] parameter 'CYCLES_PER_PHI' becomes localparam in 'phi' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:192]
WARNING: [Synth 8-11065] parameter 'LEFT_SHIFT' becomes localparam in 'phi' with formal parameter declaration list [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:286]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:6]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'spi_con' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/spi_con.sv:1]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter DATA_CLK_PERIOD bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_con' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/spi_con.sv:1]
INFO: [Synth 8-6157] synthesizing module 'windowed_fft' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/windowed_fft.sv:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Hamming' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/HammingWindow.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Hamming' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/HammingWindow.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Multiply_re' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply_Real.v:5]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiply_re' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply_Real.v:5]
INFO: [Synth 8-6157] synthesizing module 'FFT' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/FFT512_32B.v:4]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
	Parameter N bound to: 512 - type: integer 
	Parameter M bound to: 512 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TwiddleConvert8' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/TwiddleConvert8.v:4]
	Parameter LOG_N bound to: 9 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter TW_FF bound to: 1 - type: integer 
	Parameter TC_FF bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TwiddleConvert8' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/TwiddleConvert8.v:4]
INFO: [Synth 8-6157] synthesizing module 'Butterfly' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Butterfly.v:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Butterfly' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Butterfly.v:4]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'Butterfly__parameterized0' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Butterfly.v:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Butterfly__parameterized0' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Butterfly.v:4]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized0' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized0' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'Twiddle' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Twiddle512_32B.v:4]
	Parameter TW_FF bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Twiddle' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Twiddle512_32B.v:4]
INFO: [Synth 8-6157] synthesizing module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply.v:4]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiply' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'm_re' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:326]
WARNING: [Synth 8-689] width (32) of port connection 'm_im' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:327]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized0' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
	Parameter N bound to: 512 - type: integer 
	Parameter M bound to: 128 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized1' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized1' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized2' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized2' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'm_re' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:326]
WARNING: [Synth 8-689] width (32) of port connection 'm_im' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:327]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized0' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized1' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
	Parameter N bound to: 512 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized3' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized3' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized4' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized4' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'm_re' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:326]
WARNING: [Synth 8-689] width (32) of port connection 'm_im' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:327]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized1' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized2' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
	Parameter N bound to: 512 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized5' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized5' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized6' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized6' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'm_re' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:326]
WARNING: [Synth 8-689] width (32) of port connection 'm_im' does not match port width (24) of module 'Multiply' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:327]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized2' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:4]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit2.v:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized7' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized7' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/DelayBuffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FFT' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/FFT512_32B.v:4]
INFO: [Synth 8-6157] synthesizing module 'Multiply_re__parameterized0' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply_Real.v:5]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiply_re__parameterized0' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply_Real.v:5]
INFO: [Synth 8-6155] done synthesizing module 'windowed_fft' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/windowed_fft.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'log2bad' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/log2bad.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'log2bad' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/log2bad.sv:1]
INFO: [Synth 8-6157] synthesizing module 'formant' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:1]
	Parameter FORMANTS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 160 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:231]
INFO: [Synth 8-6157] synthesizing module 'T' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/T.sv:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter I bound to: 160 - type: integer 
	Parameter NU_VALUES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CosineLookup' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/CosineLookup.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'CosineLookup' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/CosineLookup.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'T' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/T.sv:1]
INFO: [Synth 8-6157] synthesizing module 'emin' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter I bound to: 160 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Multiply_re_extra_shift' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply_Real_extrashift.v:5]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiply_re_extra_shift' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply_Real_extrashift.v:5]
INFO: [Synth 8-6157] synthesizing module 'divider3' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider3' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:4]
WARNING: [Synth 8-324] index 4 out of range [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:255]
WARNING: [Synth 8-324] index 5 out of range [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'emin' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:1]
INFO: [Synth 8-6157] synthesizing module 'f' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/F.sv:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter I bound to: 160 - type: integer 
	Parameter FORMANTS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/F.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'f' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/F.sv:1]
INFO: [Synth 8-6157] synthesizing module 'phi' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter I bound to: 160 - type: integer 
	Parameter FORMANTS bound to: 5 - type: integer 
	Parameter NU_VALUES bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:69]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:48]
INFO: [Synth 8-6157] synthesizing module 'divider2' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider2.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'divider2' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider2.sv:4]
WARNING: [Synth 8-7071] port 'data_valid_out' of module 'divider2' is unconnected for instance 'thanks_joe' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:274]
WARNING: [Synth 8-7071] port 'error_out' of module 'divider2' is unconnected for instance 'thanks_joe' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:274]
WARNING: [Synth 8-7071] port 'busy_out' of module 'divider2' is unconnected for instance 'thanks_joe' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:274]
WARNING: [Synth 8-7023] instance 'thanks_joe' of module 'divider2' has 10 connections declared, but only 7 given [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:274]
INFO: [Synth 8-6157] synthesizing module 'acos' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/acos.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'acos' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/acos.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'phi' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'formant' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/uart_transmit.sv:4]
	Parameter BAUD_RATE bound to: 460800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/uart_transmit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:6]
WARNING: [Synth 8-6014] Unused sequential element bf2_start_1t_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:237]
WARNING: [Synth 8-6014] Unused sequential element bf2_start_1t_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:237]
WARNING: [Synth 8-6014] Unused sequential element bf2_start_1t_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:237]
WARNING: [Synth 8-6014] Unused sequential element bf2_start_1t_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/SdfUnit_TC.v:237]
WARNING: [Synth 8-3936] Found unconnected internal register 'counter_indx_buffer_reg[1]' and it is trimmed from '9' to '8' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/T.sv:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'counter_indx_buffer_reg[0]' and it is trimmed from '9' to '8' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/T.sv:90]
WARNING: [Synth 8-6014] Unused sequential element running_sums_reg[0] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/T.sv:94]
WARNING: [Synth 8-6014] Unused sequential element running_sums_reg[1] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/T.sv:94]
WARNING: [Synth 8-6014] Unused sequential element running_sums_reg[2] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/T.sv:94]
WARNING: [Synth 8-6014] Unused sequential element divisor_reg[63] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[62]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[61]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[60]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[59]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[58]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[57]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[56]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[55]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[54]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[53]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[52]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[51]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[50]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[49]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[48]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[47]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[46]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[45]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[44]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[43]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[42]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[41]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[40]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[39]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[38]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[37]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[36]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[35]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[34]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[33]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[32]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[31]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[30]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[29]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[28]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[27]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[26]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[25]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[24]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[23]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[22]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[21]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[20]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[19]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[18]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[17]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[16]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[15]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[14]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[13]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[12]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[11]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[10]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[9]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[8]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[7]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[6]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[5]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[4]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
WARNING: [Synth 8-3848] Net error_out in module/entity divider3 does not have driver. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:12]
WARNING: [Synth 8-3848] Net busy_out in module/entity divider3 does not have driver. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:13]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pipeline_reg with 8960 registers
WARNING: [Synth 8-6014] Unused sequential element i_reg_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:228]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[0][1] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:59]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[0][2] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:59]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[0][3] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:59]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[1][1] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:59]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[1][2] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:59]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[1][3] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:59]
WARNING: [Synth 8-6014] Unused sequential element sign_pipeline_reg[1][0] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:202]
WARNING: [Synth 8-6014] Unused sequential element sign_pipeline_reg[1][1] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:202]
WARNING: [Synth 8-6014] Unused sequential element sign_pipeline_reg[2][0] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:202]
WARNING: [Synth 8-6014] Unused sequential element sign_pipeline_reg[2][1] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:202]
WARNING: [Synth 8-6014] Unused sequential element sign_pipeline_reg[69][0] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:202]
WARNING: [Synth 8-6014] Unused sequential element sign_pipeline_reg[69][1] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Emin.sv:202]
WARNING: [Synth 8-6014] Unused sequential element i_reg_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/F.sv:64]
WARNING: [Synth 8-6014] Unused sequential element k_pipeline_reg[3] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/F.sv:75]
WARNING: [Synth 8-6014] Unused sequential element quotient_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider2.sv:21]
WARNING: [Synth 8-6014] Unused sequential element flare_seen_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/phi.sv:45]
WARNING: [Synth 8-6014] Unused sequential element state_tracker_reg was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:239]
WARNING: [Synth 8-3848] Net segment_T_read_address in module/entity formant does not have driver. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/formant.sv:205]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[160] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[161] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[162] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[163] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[164] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[165] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[166] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[167] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[168] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[169] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[170] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[171] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[172] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[173] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[174] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[175] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[176] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[177] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[178] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[179] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[180] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[181] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[182] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[183] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[184] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[185] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[186] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[187] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[188] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[189] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[190] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[191] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[192] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[193] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[194] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[195] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[196] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[197] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[198] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[199] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[200] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[201] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[202] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[203] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[204] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[205] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[206] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[207] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[208] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[209] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[210] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[211] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[212] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[213] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[214] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[215] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[216] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[217] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[218] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[219] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[220] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[221] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[222] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[223] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[224] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[225] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[226] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[227] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[228] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[229] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[230] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[231] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[232] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[233] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[234] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[235] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[236] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[237] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[238] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[239] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[240] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[241] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[242] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[243] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[244] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[245] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[246] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[247] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[248] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[249] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[250] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[251] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[252] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[253] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[254] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-6014] Unused sequential element reordered_flipflops_reg[255] was removed.  [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:279]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:11]
WARNING: [Synth 8-3848] Net spkl in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:14]
WARNING: [Synth 8-3848] Net spkr in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/top_level.sv:14]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port acos_in[0] in module acos is either unconnected or has no load
WARNING: [Synth 8-7129] Port error_out in module divider3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port busy_out in module divider3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_in in module divider3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_in in module T is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_rxd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2441.176 ; gain = 696.281 ; free physical = 11540 ; free virtual = 17262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2441.176 ; gain = 696.281 ; free physical = 11540 ; free virtual = 17262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2441.176 ; gain = 696.281 ; free physical = 11540 ; free virtual = 17262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2441.176 ; gain = 0.000 ; free physical = 11549 ; free virtual = 17271
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2580.980 ; gain = 0.000 ; free physical = 11486 ; free virtual = 17208
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2584.898 ; gain = 0.000 ; free physical = 11485 ; free virtual = 17208
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2584.898 ; gain = 840.004 ; free physical = 10411 ; free virtual = 16133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2584.898 ; gain = 840.004 ; free physical = 10411 ; free virtual = 16133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2584.898 ; gain = 840.004 ; free physical = 10403 ; free virtual = 16125
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[0]' and it is trimmed from '64' to '63' bits. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/divider3.sv:22]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'emin'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'f'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'phi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'formant'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                              001 | 00000000000000000000000000000000
                   REQ_I |                              010 | 00000000000000000000000000000001
                    CALC |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'emin'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                              001 | 00000000000000000000000000000000
                   REQ_F |                              010 | 00000000000000000000000000000001
                    CALC |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'f'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTING |                                0 | 00000000000000000000000000000000
                DIVIDING |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divider2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              001 | 00000000000000000000000000000000
               INPUTTING |                              010 | 00000000000000000000000000000001
              ARITHMETIC |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'phi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                           000001 | 00000000000000000000000000000000
                  T_CALC |                           000010 | 00000000000000000000000000000001
               EMIN_CALC |                           000100 | 00000000000000000000000000000010
                  F_CALC |                           001000 | 00000000000000000000000000000011
            SEGMENT_CALC |                           010000 | 00000000000000000000000000000100
                PHI_CALC |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'formant'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2584.898 ; gain = 840.004 ; free physical = 9871 ; free virtual = 15598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   63 Bit       Adders := 124   
	   2 Input   33 Bit       Adders := 10    
	   3 Input   33 Bit       Adders := 26    
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 13    
	   4 Input   32 Bit       Adders := 2     
	   5 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 4     
	   2 Input   24 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 20    
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 160   
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 265   
	               63 Bit    Registers := 126   
	               32 Bit    Registers := 1814  
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 26    
	                8 Bit    Registers := 674   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 410   
+---Multipliers : 
	              32x32  Multipliers := 2     
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               5K Bit	(160 X 32 bit)          RAMs := 14    
+---ROMs : 
	                    ROMs := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 6     
	   2 Input   63 Bit        Muxes := 124   
	   2 Input   32 Bit        Muxes := 92    
	   4 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 13    
	   3 Input    9 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 345   
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 205   
	   3 Input    1 Bit        Muxes := 60    
	   6 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP im_square/arbr, operation Mode is: A*B.
DSP Report: operator im_square/arbr is absorbed into DSP im_square/arbr.
DSP Report: operator im_square/arbr is absorbed into DSP im_square/arbr.
DSP Report: Generating DSP im_square/arbr, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator im_square/arbr is absorbed into DSP im_square/arbr.
DSP Report: operator im_square/arbr is absorbed into DSP im_square/arbr.
DSP Report: Generating DSP re_square/arbr, operation Mode is: A*B.
DSP Report: operator re_square/arbr is absorbed into DSP re_square/arbr.
DSP Report: operator re_square/arbr is absorbed into DSP re_square/arbr.
DSP Report: Generating DSP re_square/arbr, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator re_square/arbr is absorbed into DSP re_square/arbr.
DSP Report: operator re_square/arbr is absorbed into DSP re_square/arbr.
DSP Report: Generating DSP window_multiply/arbr, operation Mode is: A2*B2.
DSP Report: register fft_input_reg is absorbed into DSP window_multiply/arbr.
DSP Report: register window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: Generating DSP window_multiply/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register making_windows/ham_register_reg is absorbed into DSP window_multiply/arbr.
DSP Report: register fft_input_reg is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: Generating DSP window_multiply/arbr, operation Mode is: A2*B2.
DSP Report: register window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: register window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: Generating DSP window_multiply/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register making_windows/ham_register_reg is absorbed into DSP window_multiply/arbr.
DSP Report: register window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: operator window_multiply/arbr is absorbed into DSP window_multiply/arbr.
DSP Report: Generating DSP genblk1[1].multiplier/arbr, operation Mode is: A2*B2.
DSP Report: register genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: register genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: operator genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: operator genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: Generating DSP genblk1[1].multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: register genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: operator genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: operator genblk1[1].multiplier/arbr is absorbed into DSP genblk1[1].multiplier/arbr.
DSP Report: Generating DSP genblk1[0].multiplier/arbr, operation Mode is: A2*B2.
DSP Report: register genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: register genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: operator genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: operator genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: Generating DSP genblk1[0].multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: register genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: operator genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: operator genblk1[0].multiplier/arbr is absorbed into DSP genblk1[0].multiplier/arbr.
DSP Report: Generating DSP genblk1[5].multiplier/arbr, operation Mode is: A2*B''.
DSP Report: register genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: register genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: register genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: operator genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: operator genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: Generating DSP genblk1[5].multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: register genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: register genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: operator genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: operator genblk1[5].multiplier/arbr is absorbed into DSP genblk1[5].multiplier/arbr.
DSP Report: Generating DSP genblk1[3].multiplier/arbr, operation Mode is: A2*B2.
DSP Report: register genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: register genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: operator genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: operator genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: Generating DSP genblk1[3].multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: register genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: operator genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: operator genblk1[3].multiplier/arbr is absorbed into DSP genblk1[3].multiplier/arbr.
DSP Report: Generating DSP genblk1[4].multiplier/arbr, operation Mode is: A2*B2.
DSP Report: register genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: register genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: operator genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: operator genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: Generating DSP genblk1[4].multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: register genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: operator genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: operator genblk1[4].multiplier/arbr is absorbed into DSP genblk1[4].multiplier/arbr.
DSP Report: Generating DSP genblk1[6].multiplier/arbr, operation Mode is: A2*B''.
DSP Report: register genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: register genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: register genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: operator genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: operator genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: Generating DSP genblk1[6].multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: register genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: register genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: operator genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: operator genblk1[6].multiplier/arbr is absorbed into DSP genblk1[6].multiplier/arbr.
DSP Report: Generating DSP genblk1[2].multiplier/arbr, operation Mode is: A2*B2.
DSP Report: register genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
DSP Report: register genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
DSP Report: operator genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
DSP Report: operator genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
DSP Report: Generating DSP genblk1[2].multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
DSP Report: register genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
DSP Report: operator genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
DSP Report: operator genblk1[2].multiplier/arbr is absorbed into DSP genblk1[2].multiplier/arbr.
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_rxd in module top_level is either unconnected or has no load
INFO: [Synth 8-5544] ROM "TC/mx_re" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC/mx_im" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP MU/aibi, operation Mode is: A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/aibi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/arbr, operation Mode is: A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/aibr, operation Mode is: A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/aibr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/arbi, operation Mode is: A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: Generating DSP MU/arbi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
INFO: [Synth 8-5544] ROM "TC/mx_re" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC/mx_im" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP MU/aibi, operation Mode is: A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/aibi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/arbr, operation Mode is: A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/aibr, operation Mode is: A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/aibr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/arbi, operation Mode is: A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: Generating DSP MU/arbi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
INFO: [Synth 8-5544] ROM "TC/mx_re" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC/mx_im" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP MU/aibi, operation Mode is: A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/aibi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/arbr, operation Mode is: A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/aibr, operation Mode is: A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/aibr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/arbi, operation Mode is: A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: Generating DSP MU/arbi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
INFO: [Synth 8-5544] ROM "TC/mx_re" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC/mx_im" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP MU/aibi, operation Mode is: A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/aibi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: register MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/arbr, operation Mode is: A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: register MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/aibr, operation Mode is: A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/aibr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: register MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP MU/arbi, operation Mode is: A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: Generating DSP MU/arbi, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: register MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SU2/\TC/ff_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SU2/\TC/ff_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'SU3/TC/ff_addr_reg[3]' (FD) to 'SU3/TC/ff_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'SU3/TC/ff_addr_reg[2]' (FD) to 'SU3/TC/ff_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'SU3/TC/ff_addr_reg[1]' (FD) to 'SU3/TC/ff_addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SU3/\TC/ff_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'SU4/TC/ff_addr_reg[8]' (FD) to 'SU4/TC/ff_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'SU4/TC/ff_addr_reg[4]' (FD) to 'SU4/TC/ff_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'SU4/TC/ff_addr_reg[5]' (FD) to 'SU4/TC/ff_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'SU4/TC/ff_addr_reg[3]' (FD) to 'SU4/TC/ff_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'SU4/TC/ff_addr_reg[2]' (FD) to 'SU4/TC/ff_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'SU4/TC/ff_addr_reg[1]' (FD) to 'SU4/TC/ff_addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SU4/\TC/ff_addr_reg[0] )
DSP Report: Generating DSP mult_max/arbr, operation Mode is: A*B.
DSP Report: operator mult_max/arbr is absorbed into DSP mult_max/arbr.
DSP Report: operator mult_max/arbr is absorbed into DSP mult_max/arbr.
DSP Report: Generating DSP mult_max/arbr, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_max/arbr is absorbed into DSP mult_max/arbr.
DSP Report: operator mult_max/arbr is absorbed into DSP mult_max/arbr.
DSP Report: Generating DSP mult_min/arbr, operation Mode is: A*B.
DSP Report: operator mult_min/arbr is absorbed into DSP mult_min/arbr.
DSP Report: operator mult_min/arbr is absorbed into DSP mult_min/arbr.
DSP Report: Generating DSP mult_min/arbr, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_min/arbr is absorbed into DSP mult_min/arbr.
DSP Report: operator mult_min/arbr is absorbed into DSP mult_min/arbr.
INFO: [Synth 8-5546] ROM "r_shift1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_shift2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_shift3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_shift4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "formant_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "a_in" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "m00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "abdenom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "anum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bnum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full_denom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "division_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "to_acos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debug_to_acos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/hdl/Multiply_Real.v:17]
INFO: [Synth 8-5546] ROM "r_shift1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_shift2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_shift3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_shift4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "formant_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "a_in" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "m00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "abdenom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "anum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bnum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full_denom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "division_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "to_acos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debug_to_acos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_valid" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP phi_multiplier/arbr, operation Mode is: A2*B2.
DSP Report: register a_in_reg is absorbed into DSP phi_multiplier/arbr.
DSP Report: register phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: Generating DSP phi_multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register b_in_reg is absorbed into DSP phi_multiplier/arbr.
DSP Report: register a_in_reg is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: Generating DSP phi_multiplier/arbr, operation Mode is: A2*B2.
DSP Report: register phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: register phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: Generating DSP phi_multiplier/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register b_in_reg is absorbed into DSP phi_multiplier/arbr.
DSP Report: register phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: operator phi_multiplier/arbr is absorbed into DSP phi_multiplier/arbr.
DSP Report: Generating DSP t_func/cos_mult_0/arbr, operation Mode is: A2*B2.
DSP Report: register t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: register t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: operator t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: operator t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: Generating DSP t_func/cos_mult_0/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: register t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: operator t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: operator t_func/cos_mult_0/arbr is absorbed into DSP t_func/cos_mult_0/arbr.
DSP Report: Generating DSP t_func/cos_mult_1/arbr, operation Mode is: A2*B2.
DSP Report: register t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: register t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: operator t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: operator t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: Generating DSP t_func/cos_mult_1/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: register t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: operator t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: operator t_func/cos_mult_1/arbr is absorbed into DSP t_func/cos_mult_1/arbr.
DSP Report: Generating DSP t_func/cos_mult_2/arbr, operation Mode is: A2*B2.
DSP Report: register t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
DSP Report: register t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
DSP Report: operator t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
DSP Report: operator t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
DSP Report: Generating DSP t_func/cos_mult_2/arbr, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
DSP Report: register t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
DSP Report: operator t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
DSP Report: operator t_func/cos_mult_2/arbr is absorbed into DSP t_func/cos_mult_2/arbr.
WARNING: [Synth 8-7129] Port acos_in[0] in module acos is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].T_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].T_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].T_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[0].F_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[0].B_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[1].F_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[1].B_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[2].F_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[2].B_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[3].F_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[3].B_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[4].F_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[4].B_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element Emin_bram/BRAM_reg was removed. 
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[31]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[30]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[62]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[61]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[60]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[59]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[58]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[57]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[56]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[55]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[54]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[53]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[52]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[51]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[50]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[49]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[48]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[47]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[46]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[45]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[44]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[43]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[42]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[41]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[40]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[39]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[38]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[37]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[36]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[35]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[34]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[33]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[32]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[29]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_num_reg[31]' (FDE) to 'phi_func/full_num_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[62]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[61]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[60]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[59]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[58]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[57]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[56]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[55]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[54]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[53]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[52]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[51]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[50]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[49]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[48]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[47]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[46]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[45]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[44]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[43]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[42]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[41]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[40]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[39]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[38]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[37]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[36]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[35]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[34]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[33]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[32]' (FDE) to 'phi_func/full_denom_reg[31]'
INFO: [Synth 8-3886] merging instance 'phi_func/full_denom_reg[31]' (FDE) to 'phi_func/full_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[30]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[29]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[28]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[27]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[26]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[25]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[24]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[23]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[22]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[21]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[20]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[19]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[18]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[17]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[16]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[15]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[14]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[13]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[12]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[11]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[10]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[9]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[8]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[7]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[6]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[5]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[4]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[3]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[2]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[1]' (FDE) to 'phi_func/div_num_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (phi_func/\thanks_joe/divisor_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\div_num_reg[0] )
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[16]' (FDE) to 'f_func/b_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[17]' (FDE) to 'f_func/b_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[18]' (FDE) to 'f_func/b_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[19]' (FDE) to 'f_func/b_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[20]' (FDE) to 'f_func/b_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[21]' (FDE) to 'f_func/b_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[22]' (FDE) to 'f_func/b_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[23]' (FDE) to 'f_func/b_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[24]' (FDE) to 'f_func/b_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[25]' (FDE) to 'f_func/b_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[26]' (FDE) to 'f_func/b_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[27]' (FDE) to 'f_func/b_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[28]' (FDE) to 'f_func/b_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[29]' (FDE) to 'f_func/b_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[30]' (FDE) to 'f_func/b_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[31]' (FDE) to 'f_func/b_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[8]' (FDE) to 'f_func/b_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[9]' (FDE) to 'f_func/b_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[10]' (FDE) to 'f_func/b_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[11]' (FDE) to 'f_func/b_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[12]' (FDE) to 'f_func/b_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[13]' (FDE) to 'f_func/b_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'f_func/b_data_reg[14]' (FDE) to 'f_func/b_data_reg[15]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][0]' (FD) to 't_func/partial_sums_reg[2][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][1]' (FD) to 't_func/partial_sums_reg[2][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][2]' (FD) to 't_func/partial_sums_reg[2][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][3]' (FD) to 't_func/partial_sums_reg[2][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][4]' (FD) to 't_func/partial_sums_reg[2][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][5]' (FD) to 't_func/partial_sums_reg[2][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][6]' (FD) to 't_func/partial_sums_reg[2][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[2][7]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][0]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][1]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][2]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][3]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][4]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][5]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][6]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[1][7]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[0][0]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[0][1]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[0][2]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[0][3]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[0][4]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[0][5]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3886] merging instance 't_func/partial_sums_reg[0][6]' (FD) to 't_func/partial_sums_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t_func/partial_sums_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[31]' (FDSE) to 'debug_formant_F_reg[30]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[30]' (FDSE) to 'debug_formant_F_reg[29]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[29]' (FDSE) to 'debug_formant_F_reg[28]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[28]' (FDSE) to 'debug_formant_F_reg[27]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[27]' (FDSE) to 'debug_formant_F_reg[26]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[26]' (FDSE) to 'debug_formant_F_reg[25]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[25]' (FDSE) to 'debug_formant_F_reg[24]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[24]' (FDSE) to 'debug_formant_F_reg[23]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[23]' (FDSE) to 'debug_formant_F_reg[22]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[22]' (FDSE) to 'debug_formant_F_reg[21]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[21]' (FDSE) to 'debug_formant_F_reg[20]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[20]' (FDSE) to 'debug_formant_F_reg[19]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[19]' (FDSE) to 'debug_formant_F_reg[18]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[18]' (FDSE) to 'debug_formant_F_reg[17]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[17]' (FDSE) to 'debug_formant_F_reg[16]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[16]' (FDSE) to 'debug_formant_F_reg[15]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[15]' (FDSE) to 'debug_formant_F_reg[14]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[14]' (FDSE) to 'debug_formant_F_reg[13]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[13]' (FDSE) to 'debug_formant_F_reg[12]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[12]' (FDSE) to 'debug_formant_F_reg[11]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[11]' (FDSE) to 'debug_formant_F_reg[10]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[10]' (FDSE) to 'debug_formant_F_reg[9]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[9]' (FDSE) to 'debug_formant_F_reg[8]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[8]' (FDSE) to 'debug_formant_F_reg[7]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[7]' (FDSE) to 'debug_formant_F_reg[6]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[6]' (FDSE) to 'debug_formant_F_reg[5]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[5]' (FDSE) to 'debug_formant_F_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[4]' (FDSE) to 'debug_formant_F_reg[3]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[3]' (FDSE) to 'debug_formant_F_reg[2]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[2]' (FDSE) to 'debug_formant_F_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_formant_F_reg[1]' (FDSE) to 'debug_formant_F_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_formant_F_reg[0] )
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_5_reg[0]' (FDE) to 'phi_func/output_data_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_5_reg[1]' (FDE) to 'phi_func/output_data_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_5_reg[2]' (FDE) to 'phi_func/output_data_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_5_reg[3]' (FDE) to 'phi_func/output_data_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_5_reg[4]' (FDE) to 'phi_func/output_data_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_5_reg[5]' (FDE) to 'phi_func/output_data_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_5_reg[6]' (FDE) to 'phi_func/output_data_5_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\output_data_5_reg[7] )
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_4_reg[0]' (FDE) to 'phi_func/output_data_4_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_4_reg[1]' (FDE) to 'phi_func/output_data_4_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_4_reg[2]' (FDE) to 'phi_func/output_data_4_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_4_reg[3]' (FDE) to 'phi_func/output_data_4_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_4_reg[4]' (FDE) to 'phi_func/output_data_4_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_4_reg[5]' (FDE) to 'phi_func/output_data_4_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_4_reg[6]' (FDE) to 'phi_func/output_data_4_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\output_data_4_reg[7] )
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_3_reg[0]' (FDE) to 'phi_func/output_data_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_3_reg[1]' (FDE) to 'phi_func/output_data_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_3_reg[2]' (FDE) to 'phi_func/output_data_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_3_reg[3]' (FDE) to 'phi_func/output_data_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_3_reg[4]' (FDE) to 'phi_func/output_data_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_3_reg[5]' (FDE) to 'phi_func/output_data_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_3_reg[6]' (FDE) to 'phi_func/output_data_3_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\output_data_3_reg[7] )
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_2_reg[0]' (FDE) to 'phi_func/output_data_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_2_reg[1]' (FDE) to 'phi_func/output_data_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_2_reg[2]' (FDE) to 'phi_func/output_data_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_2_reg[3]' (FDE) to 'phi_func/output_data_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_2_reg[4]' (FDE) to 'phi_func/output_data_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_2_reg[5]' (FDE) to 'phi_func/output_data_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_2_reg[6]' (FDE) to 'phi_func/output_data_2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\output_data_2_reg[7] )
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_1_reg[0]' (FDE) to 'phi_func/output_data_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_1_reg[1]' (FDE) to 'phi_func/output_data_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_1_reg[2]' (FDE) to 'phi_func/output_data_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_1_reg[3]' (FDE) to 'phi_func/output_data_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_1_reg[4]' (FDE) to 'phi_func/output_data_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_1_reg[5]' (FDE) to 'phi_func/output_data_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_func/output_data_1_reg[6]' (FDE) to 'phi_func/output_data_1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\output_data_1_reg[7] )
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[31]' (FDSE) to 'debug_formant_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[30]' (FDSE) to 'debug_formant_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[29]' (FDSE) to 'debug_formant_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[28]' (FDSE) to 'debug_formant_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[27]' (FDSE) to 'debug_formant_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[26]' (FDSE) to 'debug_formant_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[25]' (FDSE) to 'debug_formant_B_reg[24]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[24]' (FDSE) to 'debug_formant_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[23]' (FDSE) to 'debug_formant_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[22]' (FDSE) to 'debug_formant_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[21]' (FDSE) to 'debug_formant_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[20]' (FDSE) to 'debug_formant_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[19]' (FDSE) to 'debug_formant_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[18]' (FDSE) to 'debug_formant_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[17]' (FDSE) to 'debug_formant_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[16]' (FDSE) to 'debug_formant_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[15]' (FDSE) to 'debug_formant_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[14]' (FDSE) to 'debug_formant_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[13]' (FDSE) to 'debug_formant_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[12]' (FDSE) to 'debug_formant_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[11]' (FDSE) to 'debug_formant_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[10]' (FDSE) to 'debug_formant_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[9]' (FDSE) to 'debug_formant_B_reg[8]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[8]' (FDSE) to 'debug_formant_B_reg[7]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[7]' (FDSE) to 'debug_formant_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[6]' (FDSE) to 'debug_formant_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[5]' (FDSE) to 'debug_formant_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[4]' (FDSE) to 'debug_formant_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[3]' (FDSE) to 'debug_formant_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[2]' (FDSE) to 'debug_formant_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_formant_B_reg[1]' (FDSE) to 'debug_formant_B_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_formant_B_reg[0] )
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[0]' (FDSE) to 'debug_formant_E_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[1]' (FDSE) to 'debug_formant_E_reg[2]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[2]' (FDSE) to 'debug_formant_E_reg[3]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[3]' (FDSE) to 'debug_formant_E_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[4]' (FDSE) to 'debug_formant_E_reg[5]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[5]' (FDSE) to 'debug_formant_E_reg[6]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[6]' (FDSE) to 'debug_formant_E_reg[7]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[7]' (FDSE) to 'debug_formant_E_reg[8]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[8]' (FDSE) to 'debug_formant_E_reg[9]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[9]' (FDSE) to 'debug_formant_E_reg[10]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[10]' (FDSE) to 'debug_formant_E_reg[11]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[11]' (FDSE) to 'debug_formant_E_reg[12]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[12]' (FDSE) to 'debug_formant_E_reg[13]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[13]' (FDSE) to 'debug_formant_E_reg[14]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[14]' (FDSE) to 'debug_formant_E_reg[15]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[15]' (FDSE) to 'debug_formant_E_reg[16]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[16]' (FDSE) to 'debug_formant_E_reg[17]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[17]' (FDSE) to 'debug_formant_E_reg[18]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[18]' (FDSE) to 'debug_formant_E_reg[19]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[19]' (FDSE) to 'debug_formant_E_reg[20]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[20]' (FDSE) to 'debug_formant_E_reg[21]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[21]' (FDSE) to 'debug_formant_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[22]' (FDSE) to 'debug_formant_E_reg[23]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[23]' (FDSE) to 'debug_formant_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[24]' (FDSE) to 'debug_formant_E_reg[25]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[25]' (FDSE) to 'debug_formant_E_reg[26]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[26]' (FDSE) to 'debug_formant_E_reg[27]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[27]' (FDSE) to 'debug_formant_E_reg[28]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[28]' (FDSE) to 'debug_formant_E_reg[29]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[29]' (FDSE) to 'debug_formant_E_reg[30]'
INFO: [Synth 8-3886] merging instance 'debug_formant_E_reg[30]' (FDSE) to 'debug_formant_E_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_formant_E_reg[31] )
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[0]' (FDSE) to 'debug_formant_T_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[1]' (FDSE) to 'debug_formant_T_reg[2]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[2]' (FDSE) to 'debug_formant_T_reg[3]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[3]' (FDSE) to 'debug_formant_T_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[4]' (FDSE) to 'debug_formant_T_reg[5]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[5]' (FDSE) to 'debug_formant_T_reg[6]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[6]' (FDSE) to 'debug_formant_T_reg[7]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[7]' (FDSE) to 'debug_formant_T_reg[8]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[8]' (FDSE) to 'debug_formant_T_reg[9]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[9]' (FDSE) to 'debug_formant_T_reg[10]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[10]' (FDSE) to 'debug_formant_T_reg[11]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[11]' (FDSE) to 'debug_formant_T_reg[12]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[12]' (FDSE) to 'debug_formant_T_reg[13]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[13]' (FDSE) to 'debug_formant_T_reg[14]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[14]' (FDSE) to 'debug_formant_T_reg[15]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[15]' (FDSE) to 'debug_formant_T_reg[16]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[16]' (FDSE) to 'debug_formant_T_reg[17]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[17]' (FDSE) to 'debug_formant_T_reg[18]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[18]' (FDSE) to 'debug_formant_T_reg[19]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[19]' (FDSE) to 'debug_formant_T_reg[20]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[20]' (FDSE) to 'debug_formant_T_reg[21]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[21]' (FDSE) to 'debug_formant_T_reg[22]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[22]' (FDSE) to 'debug_formant_T_reg[23]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[23]' (FDSE) to 'debug_formant_T_reg[24]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[24]' (FDSE) to 'debug_formant_T_reg[25]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[25]' (FDSE) to 'debug_formant_T_reg[26]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[26]' (FDSE) to 'debug_formant_T_reg[27]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[27]' (FDSE) to 'debug_formant_T_reg[28]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[28]' (FDSE) to 'debug_formant_T_reg[29]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[29]' (FDSE) to 'debug_formant_T_reg[30]'
INFO: [Synth 8-3886] merging instance 'debug_formant_T_reg[30]' (FDSE) to 'debug_formant_T_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_formant_T_reg[31] )
INFO: [Synth 8-3886] merging instance 'phi_func/div_num_reg[0]' (FDE) to 'phi_func/div_denom_reg[32]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[32]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[32]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[33]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[33]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[34]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[34]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[35]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[35]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[36]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[36]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[37]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[37]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[38]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[38]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[39]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[39]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[40]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[40]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[41]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[41]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[42]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[42]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[43]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[43]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[44]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[44]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[45]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[45]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[46]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[46]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[47]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[47]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[48]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[48]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[49]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[49]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[50]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[50]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[51]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[51]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[52]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[52]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[53]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[53]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[54]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[54]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[55]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[55]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[56]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[56]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[57]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[57]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[58]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[58]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[59]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[59]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[60]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[60]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[61]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[61]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/div_denom_reg[62]' (FDE) to 'phi_func/div_denom_reg[63]'
INFO: [Synth 8-3886] merging instance 'phi_func/thanks_joe/divisor_reg[62]' (FDRE) to 'phi_func/thanks_joe/divisor_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\div_denom_reg[63] )
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][0]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][1]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][2]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][3]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][4]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][5]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][6]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[4][7]' (FDE) to 'formant_freq_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][0]' (FDE) to 'formant_freq_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][1]' (FDE) to 'formant_freq_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][2]' (FDE) to 'formant_freq_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][3]' (FDE) to 'formant_freq_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][4]' (FDE) to 'formant_freq_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][5]' (FDE) to 'formant_freq_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][6]' (FDE) to 'formant_freq_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[3][7]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][0]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][1]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][2]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][3]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][4]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][5]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][6]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[2][7]' (FDE) to 'formant_freq_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][0]' (FDE) to 'formant_freq_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][1]' (FDE) to 'formant_freq_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][2]' (FDE) to 'formant_freq_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][3]' (FDE) to 'formant_freq_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][4]' (FDE) to 'formant_freq_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][5]' (FDE) to 'formant_freq_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][6]' (FDE) to 'formant_freq_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[1][7]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[0][0]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[0][1]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[0][2]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[0][3]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[0][4]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[0][5]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'formant_freq_reg[0][6]' (FDE) to 'formant_freq_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\formant_freq_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_131/\t_func/output_written_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_128/\t_func/output_written_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_125/\t_func/output_written_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phi_func/\thanks_joe/divisor_reg[63] )
WARNING: [Synth 8-6014] Unused sequential element fft_bram/BRAM_reg was removed. 
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[0]' (FDE) to 'audio_sample_reg[1]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[0]' (FDE) to 'prev_audio_sample_reg[1]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[1]' (FDE) to 'audio_sample_reg[2]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[1]' (FDE) to 'prev_audio_sample_reg[2]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[2]' (FDE) to 'audio_sample_reg[3]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[2]' (FDE) to 'prev_audio_sample_reg[3]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[3]' (FDE) to 'audio_sample_reg[4]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[3]' (FDE) to 'prev_audio_sample_reg[4]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[4]' (FDE) to 'audio_sample_reg[5]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[4]' (FDE) to 'prev_audio_sample_reg[5]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[5]' (FDE) to 'audio_sample_reg[6]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[5]' (FDE) to 'prev_audio_sample_reg[6]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[6]' (FDE) to 'audio_sample_reg[7]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[6]' (FDE) to 'prev_audio_sample_reg[7]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[7]' (FDE) to 'audio_sample_reg[8]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[7]' (FDE) to 'prev_audio_sample_reg[8]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[8]' (FDE) to 'audio_sample_reg[9]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[8]' (FDE) to 'prev_audio_sample_reg[9]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[9]' (FDE) to 'audio_sample_reg[10]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[9]' (FDE) to 'prev_audio_sample_reg[10]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[10]' (FDE) to 'audio_sample_reg[11]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[10]' (FDE) to 'prev_audio_sample_reg[11]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[11]' (FDE) to 'audio_sample_reg[12]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[11]' (FDE) to 'prev_audio_sample_reg[12]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[12]' (FDE) to 'audio_sample_reg[13]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[12]' (FDE) to 'prev_audio_sample_reg[13]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[13]' (FDE) to 'audio_sample_reg[14]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[13]' (FDE) to 'prev_audio_sample_reg[14]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[14]' (FDE) to 'audio_sample_reg[15]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[14]' (FDE) to 'prev_audio_sample_reg[15]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[15]' (FDE) to 'audio_sample_reg[16]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[15]' (FDE) to 'prev_audio_sample_reg[16]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[16]' (FDE) to 'audio_sample_reg[17]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[16]' (FDE) to 'prev_audio_sample_reg[17]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[17]' (FDE) to 'audio_sample_reg[18]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[17]' (FDE) to 'prev_audio_sample_reg[18]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[18]' (FDE) to 'audio_sample_reg[19]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[18]' (FDE) to 'prev_audio_sample_reg[19]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[19]' (FDE) to 'audio_sample_reg[20]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[19]' (FDE) to 'prev_audio_sample_reg[20]'
INFO: [Synth 8-3886] merging instance 'audio_sample_reg[20]' (FDE) to 'audio_sample_reg[21]'
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[20]' (FDE) to 'prev_audio_sample_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_sample_reg[21] )
INFO: [Synth 8-3886] merging instance 'prev_audio_sample_reg[21]' (FDE) to 'audio_sample_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audio_sample_reg[21] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[0]' (FDRE) to 'my_spi_con/data_to_go_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[1] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[1]' (FDRE) to 'my_spi_con/data_to_go_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[2] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[2]' (FDRE) to 'my_spi_con/data_to_go_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[3] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[3]' (FDRE) to 'my_spi_con/data_to_go_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[4] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[4]' (FDRE) to 'my_spi_con/data_to_go_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[5] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[5]' (FDRE) to 'my_spi_con/data_to_go_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[6] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[6]' (FDRE) to 'my_spi_con/data_to_go_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[7] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[7]' (FDRE) to 'my_spi_con/data_to_go_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[8] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[8]' (FDRE) to 'my_spi_con/data_to_go_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[9] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[9]' (FDRE) to 'my_spi_con/data_to_go_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[10] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[10]' (FDRE) to 'my_spi_con/data_to_go_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[11] )
INFO: [Synth 8-3886] merging instance 'my_spi_con/data_to_go_reg[11]' (FDRE) to 'my_spi_con/data_to_go_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_spi_con/\data_to_go_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2584.902 ; gain = 840.008 ; free physical = 8826 ; free virtual = 14603
---------------------------------------------------------------------------------
 Sort Area is windowed_fft__GC0 window_multiply/arbr_4 : 0 0 : 3137 5823 : Used 1 time 0
 Sort Area is windowed_fft__GC0 window_multiply/arbr_4 : 0 1 : 2686 5823 : Used 1 time 0
 Sort Area is windowed_fft__GC0 window_multiply/arbr_7 : 0 0 : 2667 5182 : Used 1 time 0
 Sort Area is windowed_fft__GC0 window_multiply/arbr_7 : 0 1 : 2515 5182 : Used 1 time 0
 Sort Area is formant__GC0 phi_multiplier/arbr_4 : 0 0 : 2737 4933 : Used 1 time 0
 Sort Area is formant__GC0 phi_multiplier/arbr_4 : 0 1 : 2196 4933 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[5].multiplier/arbr_13 : 0 0 : 3360 4430 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[5].multiplier/arbr_13 : 0 1 : 1070 4430 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[6].multiplier/arbr_e : 0 0 : 3360 4430 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[6].multiplier/arbr_e : 0 1 : 1070 4430 : Used 1 time 0
 Sort Area is SdfUnit MU/aibi_3 : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibi_3 : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is SdfUnit MU/aibi_3 : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibi_3 : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibi_8 : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibi_8 : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibi_c : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibi_c : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[0].multiplier/arbr_11 : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[0].multiplier/arbr_11 : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[1].multiplier/arbr_12 : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[1].multiplier/arbr_12 : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[2].multiplier/arbr_14 : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[2].multiplier/arbr_14 : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[3].multiplier/arbr_d : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[3].multiplier/arbr_d : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[4].multiplier/arbr_a : 0 0 : 3342 4405 : Used 1 time 0
 Sort Area is emin__GC0 genblk1[4].multiplier/arbr_a : 0 1 : 1063 4405 : Used 1 time 0
 Sort Area is SdfUnit MU/aibr_6 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibr_6 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is SdfUnit MU/aibr_6 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibr_6 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibr_a : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibr_a : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibr_e : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/aibr_e : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is SdfUnit MU/arbi_5 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbi_5 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is SdfUnit MU/arbi_5 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbi_5 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbi_9 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbi_9 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbi_d : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbi_d : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is SdfUnit MU/arbr_0 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbr_0 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is SdfUnit MU/arbr_0 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbr_0 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbr_7 : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbr_7 : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbr_b : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is FFT__GB1 MU/arbr_b : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is formant__GC0 t_func/cos_mult_0/arbr_a : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is formant__GC0 t_func/cos_mult_0/arbr_a : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is formant__GC0 t_func/cos_mult_1/arbr_d : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is formant__GC0 t_func/cos_mult_1/arbr_d : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is formant__GC0 t_func/cos_mult_2/arbr_e : 0 0 : 3342 4402 : Used 1 time 0
 Sort Area is formant__GC0 t_func/cos_mult_2/arbr_e : 0 1 : 1060 4402 : Used 1 time 0
 Sort Area is windowed_fft__GC0 im_square/arbr_3 : 0 0 : 3300 4329 : Used 1 time 0
 Sort Area is windowed_fft__GC0 im_square/arbr_3 : 0 1 : 1029 4329 : Used 1 time 0
 Sort Area is formant__GC0 mult_max/arbr_3 : 0 0 : 3300 4329 : Used 1 time 0
 Sort Area is formant__GC0 mult_max/arbr_3 : 0 1 : 1029 4329 : Used 1 time 0
 Sort Area is formant__GC0 mult_min/arbr_0 : 0 0 : 3300 4329 : Used 1 time 0
 Sort Area is formant__GC0 mult_min/arbr_0 : 0 1 : 1029 4329 : Used 1 time 0
 Sort Area is windowed_fft__GC0 re_square/arbr_0 : 0 0 : 3300 4329 : Used 1 time 0
 Sort Area is windowed_fft__GC0 re_square/arbr_0 : 0 1 : 1029 4329 : Used 1 time 0
 Sort Area is formant__GC0 phi_multiplier/arbr_7 : 0 0 : 2191 4077 : Used 1 time 0
 Sort Area is formant__GC0 phi_multiplier/arbr_7 : 0 1 : 1886 4077 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|top_level   | making_windows/ham | 512x31        | LUT            | 
+------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|formant__GC0   | genblk1[0].T_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk1[1].T_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk1[2].T_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[0].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[0].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[1].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[1].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[2].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[2].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[3].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[3].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[4].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[4].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | Emin_bram/BRAM_reg         | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_level__GC0 | fft_bram/BRAM_reg          | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiply_re  | A*B               | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | (PCIN>>17)+A*B    | 24     | 7      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | A*B               | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | (PCIN>>17)+A*B    | 24     | 7      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B''            | 24     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B'' | 24     | 7      | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B''            | 24     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B'' | 24     | 7      | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_level    | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | A*B               | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | (PCIN>>17)+A*B    | 24     | 7      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | A*B               | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | (PCIN>>17)+A*B    | 24     | 7      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phi          | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phi          | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phi          | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phi          | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | A2*B2             | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | (PCIN>>17)+A2*B2  | 24     | 7      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 2584.902 ; gain = 840.008 ; free physical = 8787 ; free virtual = 14599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 2584.902 ; gain = 840.008 ; free physical = 8790 ; free virtual = 14603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|formant__GC0   | genblk1[0].T_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk1[1].T_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk1[2].T_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[0].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[0].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[1].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[1].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[2].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[2].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[3].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[3].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[4].F_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | genblk2[4].B_bram/BRAM_reg | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|formant__GC0   | Emin_bram/BRAM_reg         | 160 x 32(READ_FIRST)   | W |   | 160 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_level__GC0 | fft_bram/BRAM_reg          | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU1/TW/ff_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU1/TW/ff_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FFT_512i_1/my_windowed_fft/FFT_512/SU2/TW/ff_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FFT_512i_1/my_windowed_fft/FFT_512/SU2/TW/ff_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FFT_512i_1/my_windowed_fft/FFT_512/SU2/TW/ff_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FFT_512i_1/my_windowed_fft/FFT_512/SU2/TW/ff_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formanti_10/my_dp_formant/t_func/counter_indx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formanti_10/my_dp_formant/t_func/counter_indx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formanti_10/i_1693 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formanti_10/i_1693 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8483 ; free virtual = 14300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU1/TW/ff_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU1/TW/ff_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU2/TW/ff_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU2/TW/ff_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU2/TW/ff_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_windowed_fft/FFT_512/SU2/TW/ff_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formant/t_func/counter_indx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formant/t_func/counter_indx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formanti_24469 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_dp_formanti_24469 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8437 ; free virtual = 14291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8437 ; free virtual = 14291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:08 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8443 ; free virtual = 14297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:08 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8443 ; free virtual = 14297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:08 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8444 ; free virtual = 14298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:08 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8445 ; free virtual = 14299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | my_windowed_fft/FFT_512/SU1/DB1/buf_im_reg[255][31]    | 255    | 32    | NO           | NO                 | YES               | 0      | 256     | 
|top_level   | my_windowed_fft/FFT_512/SU1/DB1/buf_re_reg[255][31]    | 256    | 32    | NO           | NO                 | YES               | 0      | 256     | 
|top_level   | my_windowed_fft/FFT_512/SU1/DB2/buf_im_reg[127][31]    | 128    | 32    | NO           | NO                 | YES               | 0      | 128     | 
|top_level   | my_windowed_fft/FFT_512/SU1/DB2/buf_re_reg[127][31]    | 128    | 32    | NO           | NO                 | YES               | 0      | 128     | 
|top_level   | my_windowed_fft/FFT_512/SU2/DB1/buf_im_reg[63][31]     | 64     | 32    | NO           | NO                 | YES               | 0      | 64      | 
|top_level   | my_windowed_fft/FFT_512/SU2/DB1/buf_re_reg[63][31]     | 64     | 32    | NO           | NO                 | YES               | 0      | 64      | 
|top_level   | my_windowed_fft/FFT_512/SU2/DB2/buf_im_reg[31][31]     | 32     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|top_level   | my_windowed_fft/FFT_512/SU2/DB2/buf_re_reg[31][31]     | 32     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|top_level   | my_windowed_fft/FFT_512/SU3/DB1/buf_im_reg[15][31]     | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top_level   | my_windowed_fft/FFT_512/SU3/DB1/buf_re_reg[15][31]     | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top_level   | my_windowed_fft/FFT_512/SU3/DB2/buf_im_reg[7][31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top_level   | my_windowed_fft/FFT_512/SU3/DB2/buf_re_reg[7][31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top_level   | my_windowed_fft/FFT_512/SU4/DB1/buf_im_reg[3][31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top_level   | my_windowed_fft/FFT_512/SU4/DB1/buf_re_reg[3][31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][32] | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][29] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][28] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][27] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][26] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][25] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][24] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][23] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][22] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][21] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][20] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][19] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[63][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_a/dividend_reg[2][63]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][32] | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][29] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][28] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][27] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][26] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][25] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][24] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][23] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][22] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][21] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][20] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][19] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[63][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | my_dp_formant/emin_func/divider_b/dividend_reg[2][63]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | my_dp_formant/emin_func/pipeline_reg[69][0][7]         | 68     | 30    | NO           | NO                 | YES               | 0      | 90      | 
|top_level   | my_dp_formant/emin_func/sign_pipeline_reg[68][0]       | 66     | 2     | NO           | NO                 | YES               | 0      | 6       | 
|top_level   | my_dp_formant/emin_func/pipeline_reg[67][2][31]        | 66     | 48    | NO           | NO                 | YES               | 0      | 144     | 
|top_level   | my_dp_formant/emin_func/pipeline_reg[69][1][9]         | 68     | 2     | NO           | NO                 | NO                | 0      | 6       | 
|top_level   | my_dp_formant/emin_func/pipeline_reg[69][1][7]         | 68     | 6     | NO           | YES                | NO                | 0      | 18      | 
|top_level   | my_dp_formant/t_func/output_address_reg[7]             | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top_level   | reordering_counter_buffer_reg[0][7]                    | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top_level   | audio_pc_buffer_reg[240][31]                           | 240    | 8     | NO           | NO                 | YES               | 0      | 64      | 
|top_level   | audio_pc_buffer_reg[399][23]                           | 399    | 24    | NO           | NO                 | YES               | 0      | 312     | 
|top_level   | fft_bram_all_ready_reg[0]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | uart_420_packets_reg[388][7]                           | 69     | 8     | YES          | NO                 | YES               | 0      | 24      | 
|top_level   | uart_420_packets_reg[419][7]                           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top_level   | uart_420_packets_reg[405][7]                           | 16     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level    | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B''             | 30     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B''    | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B''             | 30     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B''    | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | A'*B'              | 23     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | PCIN>>17+A'*B'     | 23     | 4      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | A*B'               | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | PCIN>>17+A*B'      | 0      | 4      | -      | -      | 30     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|phi          | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phi          | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phi          | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phi          | PCIN>>17+(A*B)'    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|formant__GC0 | A'*B''             | 20     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|formant__GC0 | A'*B''             | 30     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|formant__GC0 | A'*B''             | 30     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|formant__GC0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | A'*B'              | 30     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit      | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiply_re  | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A'*B'     | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level    | PCIN>>17+A*B'      | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  3692|
|3     |DSP48E1  |    68|
|10    |LUT1     |   528|
|11    |LUT2     | 11506|
|12    |LUT3     |  7586|
|13    |LUT4     |  3611|
|14    |LUT5     |   531|
|15    |LUT6     |  1705|
|16    |MUXF7    |   157|
|17    |MUXF8    |    62|
|18    |RAMB18E1 |    17|
|20    |RAMB36E1 |     4|
|24    |SRL16E   |   283|
|25    |SRLC32E  |  1668|
|26    |FDCE     |   127|
|27    |FDRE     | 19170|
|28    |FDSE     |    70|
|29    |IBUF     |     4|
|30    |OBUF     |    10|
|31    |OBUFT    |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:08 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 8445 ; free virtual = 14299
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:02 . Memory (MB): peak = 2592.906 ; gain = 704.289 ; free physical = 11709 ; free virtual = 17563
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 2592.906 ; gain = 848.012 ; free physical = 11722 ; free virtual = 17566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2592.906 ; gain = 0.000 ; free physical = 11722 ; free virtual = 17566
INFO: [Netlist 29-17] Analyzing 4000 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.906 ; gain = 0.000 ; free physical = 11724 ; free virtual = 17568
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a5c59c61
INFO: [Common 17-83] Releasing license: Synthesis
711 Infos, 516 Warnings, 44 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:25 . Memory (MB): peak = 2592.906 ; gain = 1181.984 ; free physical = 11724 ; free virtual = 17568
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 5327.706; main = 2084.485; forked = 3594.103
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 8566.980; main = 2588.992; forked = 5977.992
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2620.984 ; gain = 28.078 ; free physical = 11694 ; free virtual = 17539
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2647.898 ; gain = 26.914 ; free physical = 11687 ; free virtual = 17531

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1f4273789

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2647.898 ; gain = 0.000 ; free physical = 11687 ; free virtual = 17531

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f4273789

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17318

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f4273789

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17318
Phase 1 Initialization | Checksum: 1f4273789

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17318

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f4273789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17319

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f4273789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17319
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f4273789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17319

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2ff87b50f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17319
Retarget | Checksum: 2ff87b50f
INFO: [Opt 31-389] Phase Retarget created 129 cells and removed 130 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2b647760e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17319
Constant propagation | Checksum: 2b647760e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2b632fea1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.867 ; gain = 0.000 ; free physical = 11474 ; free virtual = 17319
Sweep | Checksum: 2b632fea1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2b632fea1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2854.875 ; gain = 16.008 ; free physical = 11474 ; free virtual = 17318
BUFG optimization | Checksum: 2b632fea1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 288e88156

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2854.875 ; gain = 16.008 ; free physical = 11474 ; free virtual = 17318
Shift Register Optimization | Checksum: 288e88156
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2171739c8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2854.875 ; gain = 16.008 ; free physical = 11474 ; free virtual = 17319
Post Processing Netlist | Checksum: 2171739c8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2ac62d08d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2854.875 ; gain = 16.008 ; free physical = 11475 ; free virtual = 17320

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2854.875 ; gain = 0.000 ; free physical = 11476 ; free virtual = 17320
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2ac62d08d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2854.875 ; gain = 16.008 ; free physical = 11476 ; free virtual = 17320
Phase 9 Finalization | Checksum: 2ac62d08d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2854.875 ; gain = 16.008 ; free physical = 11476 ; free virtual = 17320
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             129  |             130  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2ac62d08d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2854.875 ; gain = 16.008 ; free physical = 11476 ; free virtual = 17320

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 34 Total Ports: 42
Number of Flops added for Enable Generation: 13

Ending PowerOpt Patch Enables Task | Checksum: 1b50ed522

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11408 ; free virtual = 17252
Ending Power Optimization Task | Checksum: 1b50ed522

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.004 ; gain = 175.129 ; free physical = 11408 ; free virtual = 17252

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 291e2c35f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11408 ; free virtual = 17252
Ending Final Cleanup Task | Checksum: 291e2c35f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11408 ; free virtual = 17252

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11408 ; free virtual = 17252
Ending Netlist Obfuscation Task | Checksum: 291e2c35f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11408 ; free virtual = 17252
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3030.004 ; gain = 409.020 ; free physical = 11408 ; free virtual = 17252
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11410 ; free virtual = 17254
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aebab36d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11410 ; free virtual = 17254
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11410 ; free virtual = 17254

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d9607a78

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11411 ; free virtual = 17255

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2d78b75c5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11417 ; free virtual = 17261

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2d78b75c5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11417 ; free virtual = 17261
Phase 1 Placer Initialization | Checksum: 2d78b75c5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11417 ; free virtual = 17261

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b4cea615

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11419 ; free virtual = 17263

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 252fa72f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11419 ; free virtual = 17263

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 252fa72f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11419 ; free virtual = 17263

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16fffc2c9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11409 ; free virtual = 17253

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 571 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 273 nets or LUTs. Breaked 0 LUT, combined 273 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell my_windowed_fft/FFT_512/SU2/MU/aibr__0. 24 registers were pushed out.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU3/MU/arbi. No change.
INFO: [Physopt 32-665] Processed cell my_windowed_fft/FFT_512/SU3/MU/arbi__0. 24 registers were pushed out.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU2/MU/aibr. No change.
INFO: [Physopt 32-665] Processed cell my_windowed_fft/FFT_512/SU2/MU/arbr__0. 24 registers were pushed out.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU2/MU/arbr. No change.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU3/MU/aibi. No change.
INFO: [Physopt 32-665] Processed cell my_windowed_fft/FFT_512/SU3/MU/aibi__0. 24 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU3/MU/arbi. No change.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU2/MU/aibr. No change.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU2/MU/arbr. No change.
INFO: [Physopt 32-666] Processed cell my_windowed_fft/FFT_512/SU3/MU/aibi. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 4 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11410 ; free virtual = 17254
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 2 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell my_dp_formant/genblk2[2].F_bram/BRAM_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell my_dp_formant/genblk2[1].F_bram/BRAM_reg. 32 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11410 ; free virtual = 17254
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11410 ; free virtual = 17254

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            273  |                   273  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           96  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           64  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          160  |            273  |                   279  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2c202c347

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11411 ; free virtual = 17255
Phase 2.4 Global Placement Core | Checksum: 2b87aba10

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11411 ; free virtual = 17255
Phase 2 Global Placement | Checksum: 2b87aba10

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11411 ; free virtual = 17255

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 35538682d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11412 ; free virtual = 17256

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aea10189

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11416 ; free virtual = 17260

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 233405fc8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11416 ; free virtual = 17260

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f9e9bbe2

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17260

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bf9a8ee4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11417 ; free virtual = 17261

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1879c2d8a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11418 ; free virtual = 17262

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2192f0bca

Time (s): cpu = 00:01:20 ; elapsed = 00:00:57 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11418 ; free virtual = 17262

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24c8c0ac5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11418 ; free virtual = 17262

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f390916e

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17259
Phase 3 Detail Placement | Checksum: 1f390916e

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1f0cb71

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.484 | TNS=-4.750 |
Phase 1 Physical Synthesis Initialization | Checksum: 1eb7e7e6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11416 ; free virtual = 17260
INFO: [Place 46-33] Processed net uart_420_packets[1][7]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net my_spi_con/data_valid_out_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bd6ce7e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17260
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1f0cb71

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.304. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c9a1e4a2

Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17260

Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17260
Phase 4.1 Post Commit Optimization | Checksum: 1c9a1e4a2

Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17260

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c9a1e4a2

Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17260

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c9a1e4a2

Time (s): cpu = 00:02:01 ; elapsed = 00:01:25 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17260
Phase 4.3 Placer Reporting | Checksum: 1c9a1e4a2

Time (s): cpu = 00:02:01 ; elapsed = 00:01:26 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259

Time (s): cpu = 00:02:01 ; elapsed = 00:01:26 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bc4a603b

Time (s): cpu = 00:02:01 ; elapsed = 00:01:26 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259
Ending Placer Task | Checksum: 11bf7d198

Time (s): cpu = 00:02:01 ; elapsed = 00:01:26 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:28 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11415 ; free virtual = 17259
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.19s |  WALL: 0.20s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-1.295 |
Phase 1 Physical Synthesis Initialization | Checksum: 242e599ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11412 ; free virtual = 17257
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-1.295 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 242e599ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-1.295 |
INFO: [Physopt 32-663] Processed net my_dp_formant/phi_func/m02[25].  Re-placed instance my_dp_formant/phi_func/m02_reg[25]
INFO: [Physopt 32-735] Processed net my_dp_formant/phi_func/m02[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.230 | TNS=-0.991 |
INFO: [Physopt 32-702] Processed net my_dp_formant/phi_func/acos_calc/acos_out_reg[23]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net my_dp_formant/phi_func/to_acos_reg_n_0_[14].  Re-placed instance my_dp_formant/phi_func/to_acos_reg[14]
INFO: [Physopt 32-735] Processed net my_dp_formant/phi_func/to_acos_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-0.216 |
INFO: [Physopt 32-663] Processed net my_dp_formant/phi_func/to_acos_reg_n_0_[17].  Re-placed instance my_dp_formant/phi_func/to_acos_reg[17]
INFO: [Physopt 32-735] Processed net my_dp_formant/phi_func/to_acos_reg_n_0_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.050 |
INFO: [Physopt 32-663] Processed net my_dp_formant/phi_func/m12__0[22].  Re-placed instance my_dp_formant/phi_func/m12_reg[22]
INFO: [Physopt 32-735] Processed net my_dp_formant/phi_func/m12__0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257
Phase 3 Critical Path Optimization | Checksum: 242e599ed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257
Phase 4 Critical Path Optimization | Checksum: 242e599ed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.018 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.322  |          1.295  |            0  |              0  |                     4  |           0  |           2  |  00:00:00  |
|  Total          |          0.322  |          1.295  |            0  |              0  |                     4  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17257
Ending Physical Synthesis Task | Checksum: 28ee50b58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17258
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17258
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11410 ; free virtual = 17255
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 241306be ConstDB: 0 ShapeSum: d84458dd RouteDB: aa913336
Post Restoration Checksum: NetGraph: 3b86a013 | NumContArr: b3e4de8f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 274bd73dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 274bd73dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 274bd73dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ed8481c9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.051 | TNS=-0.082 | WHS=-0.215 | THS=-209.757|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30914
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30914
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21c9f543e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21c9f543e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 286565101

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
Phase 4 Initial Routing | Checksum: 286565101

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                            |
+====================+===================+================================================+
| gclk               | gclk              | my_windowed_fft/fft_input_window_reg[24]/D     |
| gclk               | gclk              | my_windowed_fft/fft_input_window_reg[30]/D     |
| gclk               | gclk              | my_windowed_fft/FFT_512/SU2/mu_do_im_reg[26]/D |
+--------------------+-------------------+------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1454
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e4459941

Time (s): cpu = 00:01:03 ; elapsed = 00:00:40 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21b9fcc0b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 211d7dd54

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17258
Phase 5 Rip-up And Reroute | Checksum: 211d7dd54

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17258

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 211d7dd54

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 211d7dd54

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
Phase 6 Delay and Skew Optimization | Checksum: 211d7dd54

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26506e96d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
Phase 7 Post Hold Fix | Checksum: 26506e96d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.8252 %
  Global Horizontal Routing Utilization  = 14.3637 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26506e96d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26506e96d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2f4e667e3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2f4e667e3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.082  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 22e63ef66

Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 52.75 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2986df5c3

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2986df5c3

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:56 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11414 ; free virtual = 17258
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.004 ; gain = 0.000 ; free physical = 11413 ; free virtual = 17258
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/0f2fe9559c7a425cb08ab5888d474921/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP my_dp_formant/phi_func/acos_calc/mult_min/arbr input my_dp_formant/phi_func/acos_calc/mult_min/arbr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP my_dp_formant/phi_func/phi_multiplier/arbr__2 input my_dp_formant/phi_func/phi_multiplier/arbr__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP my_dp_formant/phi_func/phi_multiplier/arbr__2 input my_dp_formant/phi_func/phi_multiplier/arbr__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP my_windowed_fft/FFT_512/SU2/MU/aibr__0 input my_windowed_fft/FFT_512/SU2/MU/aibr__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP my_windowed_fft/FFT_512/SU2/MU/arbr__0 input my_windowed_fft/FFT_512/SU2/MU/arbr__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP my_windowed_fft/FFT_512/SU3/MU/aibi__0 input my_windowed_fft/FFT_512/SU3/MU/aibi__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP my_windowed_fft/FFT_512/SU3/MU/arbi__0 input my_windowed_fft/FFT_512/SU3/MU/arbi__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[10] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[4]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[11] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[5]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[9] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[3]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 my_windowed_fft/FFT_512/SU1/TW/ff_im_reg has an input control pin my_windowed_fft/FFT_512/SU1/TW/ff_im_reg/ADDRARDADDR[9] (net: my_windowed_fft/FFT_512/SU1/TW/tw_addr_tc[3]) which is driven by a register (my_windowed_fft/FFT_512/SU1/bf2_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 29 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 4345408 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3192.637 ; gain = 162.633 ; free physical = 11160 ; free virtual = 17007
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 21:53:01 2024...
