

================================================================
== Vitis HLS Report for 'compute_corr'
================================================================
* Date:           Wed May  1 11:51:57 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_blossom_vitis_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_corr_Pipeline_compute_fu_26          |compute_corr_Pipeline_compute          |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_compute_corr_Pipeline_write_and_reset_fu_34  |compute_corr_Pipeline_write_and_reset  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       22|      157|    -|
|Memory               |        0|     -|       32|        5|    0|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       60|      225|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+----+----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+----+----+-----+
    |grp_compute_corr_Pipeline_compute_fu_26          |compute_corr_Pipeline_compute          |        0|   0|  11|  98|    0|
    |grp_compute_corr_Pipeline_write_and_reset_fu_34  |compute_corr_Pipeline_write_and_reset  |        0|   0|  11|  59|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+----+-----+
    |Total                                            |                                       |        0|   0|  22| 157|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |corr_internal_U  |corr_internal_RAM_AUTO_1R1W  |        0|  32|   5|    0|    10|   32|     1|          320|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        0|  32|   5|    0|    10|   32|     1|          320|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  26|          5|    1|          5|
    |corr_internal_address0  |  14|          3|    4|         12|
    |corr_internal_ce0       |  14|          3|    1|          3|
    |corr_internal_we0       |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  63|         13|    7|         22|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  4|   0|    4|          0|
    |grp_compute_corr_Pipeline_compute_fu_26_ap_start_reg          |  1|   0|    1|          0|
    |grp_compute_corr_Pipeline_write_and_reset_fu_34_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         |  6|   0|    6|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_corr|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_corr|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_corr|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_corr|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_corr|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_corr|  return value|
|syndrome_address0     |  out|    4|   ap_memory|      syndrome|         array|
|syndrome_ce0          |  out|    1|   ap_memory|      syndrome|         array|
|syndrome_q0           |   in|   32|   ap_memory|      syndrome|         array|
|corrections_address0  |  out|    4|   ap_memory|   corrections|         array|
|corrections_ce0       |  out|    1|   ap_memory|   corrections|         array|
|corrections_we0       |  out|    1|   ap_memory|   corrections|         array|
|corrections_d0        |  out|   32|   ap_memory|   corrections|         array|
+----------------------+-----+-----+------------+--------------+--------------+

