{
  "version": "1.2",
  "package": {
    "name": "ov7670_ctrl",
    "version": "1.0",
    "description": "",
    "author": "Felipe Machado (URJC)",
    "image": "%3Csvg%20xmlns=%22http://www.w3.org/2000/svg%22%20xmlns:xlink=%22http://www.w3.org/1999/xlink%22%20width=%22314.786%22%20height=%22331.963%22%20viewBox=%220%200%2083.287224%2087.831902%22%3E%3Cg%20transform=%22matrix(.678%200%200%20.678%20-1.237%2022.689)%22%3E%3Cimage%20width=%22101.902%22%20height=%22101.902%22%20preserveAspectRatio=%22none%22%20xlink:href=%22data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAACAAAAAgACAQAAAAYrhu7AAAABGdBTUEAALGPC/xhBQAAACBjSFJN%20AAB6JgAAgIQAAPoAAACA6AAAdTAAAOpgAAA6mAAAF3CculE8AAAAAmJLR0QA/4ePzL8AAHVDSURB%20VHja7N13lJ1lofbhe0wj1CC9hd57kxYENKAgTYSISLGClWA7xA7qUaJ8SlGORBEFCxJApIkQBCER%20REIRKYIU0UgoIYEQ0me+P0SkpEzZ5S3X5VpnqcuzkF+cXe559rMTAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAgJ7qkACg8N6YVUQACu6J3CgCgAEAgL5YOpOyrAxAwT2f%20NfKcDABF9joJAAru3d7+AyWwdA4XAaDYnAAAKLrbsr0IQAncmW1FACgyJwAAim0Hb/+BktjG4xWA%20AQCA3vugBIBHLAAawUcAAIrMBYBAmbgIEKDQnAAAKDIXAAJl4iJAgEJzAgCgyFwACJSLiwABCswJ%20AIDicgEgUDYuAgQwAADQC67TAjxyAdAwPgIAUFQuAATKyEWAAIXlBABAUbkAECgjFwECFJYTAABF%205QJAoJxcBAhQUE4AABSTCwCBsnIRIIABAIAecI0W4BEMgIbyEQCAInIBIFBmLgIEKCQnAACKyAWA%20QJm5CBCgkJwAACgiFwAC5eYiQIACcgIAoHhcAAiUnYsAAQwAAHSD67MAj2QANJyPAAAUjQsAgSpw%20ESBA4TgBAFA0LgAEqsBFgACF4wQAQNG4ABCoBhcBAhSMEwAAxeICQKAqXAQIYAAAYBFcmwV4RAOg%20KXwEAKBIXAAIVImLAAEKxQkAgCJxASBQJS4CBCgUJwAAisQFgEC1uAgQoECcAAAoDhcAAlXjIkAA%20AwAAC+C6LMAjGwBN4yMAAEXhAkCgilwECFAYTgAAFIULAIEqchEgQGE4AQBQFC4ABKrJRYAABeEE%20AEAxuAAQqCoXAQIYAAB4GddkAR7hAGgqHwEAKAIXAAJV5iJAgEJwAgCgCFwACFSZiwABCsEJAIAi%20cAEgUG0uAgQoACcAANrPBYBA1bkIEMAAAEBcjwV4pAOgBXwEAKDdXAAI1IGLAAHazgkAgHZzASBQ%20By4CBGg7JwAA2s0FgEA9uAgQoM2cAABoLxcAAnXhIkAAAwBArbkWC/CIB0BL+AgAQDu5ABCoExcB%20ArSVEwAA7eQCQKBOXAQI0FZOAAC0kwsAgXpxESBAGzkBANA+LgAE6sZFgAAGAIBach0W4JEPgJbx%20EQCAdnEBIFBHLgIEaBsnAADaxQWAQB25CBCgbZwAAGgXFwAC9eQiQIA2cQIAoD1cAAjUlYsAAQwA%20ALXiGizAIyAALeUjAADt4AJAoM5cBAjQFk4AALSDCwCBOnMRIEBbOAEA0A4uAATqzUWAAG3gBABA%2067kAEKg7FwECGAAAasH1VwAeCQFazkcAAFrNBYAALgIEaAMnAABazQWAAC4CBGgDJwAAWs0FgACJ%20iwABWs4JAIDWcgEgwL+5CBDAAABQaa69AvCICNAWPgIA0EouAAT4LxcBArSUEwAAreQCQID/chEg%20QEs5AQDQSi4ABHg5FwECtJATAACt4wJAgFdyESCAAQCgklx3BeCREaBtfAQAoFVcAAjwWi4CBGgZ%20JwAAWsUFgACv5SJAgJZxAgCgVVwACLAgLgIEaBEnAABawwWAAAvmIkAAAwBApbjmCsAjJEBb+QgA%20QCu4ABBg4VwECNASTgAAtIILAAEWzkWAAC3hBABAK7gAEGBRXAQI0AJOAAA0nwsAARbNRYAABgCA%20SnC9FYBHSoC28xEAgGZzASDA4rkIEKDpnAAAaDYXAAIsnosAAZrOCQCAZnMBIEB3uAgQoMmcAABo%20LhcAAnSPiwABDAAApeZaKwCPmACF4CMAAM3kAkCA7nMRIEBTOQEA0EwuAAToPhcBAjSVEwAAzeQC%20QICecBEgQBM5AQDQPC4ABOgZFwECGAAASsl1VgAeOQEKw0cAAJrFBYAAPeciQICmcQIAoFlcAAjQ%20cy4CBGgaJwAAmsUFgAC94SJAgCZxAgCgOVwACNA7LgIEMAAAlIprrAA8ggIUio8AADSDCwABes9F%20gABN4QQAQDO4ABCg91wECNAUTgAANIMLAAH6wkWAAE3gBABA47kAEKBvXAQIYAAAKAXXVwF4JAUo%20HB8BAGg0FwAC9J2LAAEazgkAgEZzASBA37kIEKDhnAAAaDQXAAI0gosAARrMCQCAxnIBIEBjuAgQ%20wAAAUGiurQLwiApQSD4CANBILgAEaBwXAQI0lBMAAI3kAkCAxnERIEBDOQEA0EguAARoJBcBAjSQ%20EwAAjeMCQIDGchEggAEAoJBcVwXgkRWgsHwEAKBRXAAI0HguAgRoGCcAABrFBYAAjeciQICGcQIA%20oFFcAAjQDC4CBGgQJwAAGsMFgADN4SJAAAMAQKG4pgrAIyxAofkIAEAjuAAQoHlcBAjQEE4AADSC%20CwABmsdFgAAN4QQAQCO4ABCgmVwECNAATgAA9J0LAAGay0WAAAYAgEJwPRWAR1qAwvMRAIC+cgEg%20QPO5CBCgz5wAAOgrFwACNJ+LAAH6zAkAgL5yASBAK7gIEKCPnAAA6BsXAAK0hosAAQwAAG3lWioA%20j7gApeAjAAB94QJAgNZxESBAnzgBANAXLgAEaB0XAQL0iRMAAH3hAkCAVnIRIEAfOAEA0HsuAARo%20LRcBAhgAANrCdVQAHnkBSsNHAAB6ywWAAK3nIkCAXnMCAKC3XAAI0HouAgToNScAAHrLBYAA7eAi%20QIBecgIAoHdcAAjQHi4CBDAAALSUa6gAPAIDlIqPAAD0hgsAAdrHRYAAveIEAEBvuAAQoH1cBAjQ%20K04AAPSGCwAB2slFgAC94AQAQM+5ABCgvVwECGAAAGgJ108BeCQGKB0fAQDoKRcAArSfiwABeswJ%20AICecgEgQPu5CBCgx5wAAOgpFwACFIGLAAF6yAkAgJ5xASBAMbgIEMAAANBUrp0C8IgMUEo+AgDQ%20Ey4ABCgOFwEC9IgTAAA94QJAgOJwESBAjzgBANATLgAEKBIXAQL0gBMAAN3nAkCAYnERIIABAKAp%20XDcF4JEZoLR8BACgu1wACFA8LgIE6DYnAAC6ywWAAMXjIkCAbnMCAKC7XAAIUEQuAgToJicAALrH%20BYAAxeQiQAADAEBDuWYKwCM0QKn5CABAd7gAEKC4XAQI0C1OAAB0hwsAAYrLRYAA3eIEAEB3uAAQ%20oMhcBAjQDU4AACyeCwABis1FgAAGAICGcL0UgEdqgNLzEQCAxXEBIEDxuQgQYLGcAABYHBcAAhSf%20iwABFssJAIDFcQEgQBm4CBBgMZwAAFg0FwAClIOLAAEMAAB94lopAI/YAJXgIwAAi+ICQIDycBEg%20wCI5AQCwKC4ABCgPFwECLJITAACL4gJAgDJxESDAIjgBALBwLgAEKBcXAQIYAAB6xXVSAB65ASrD%20RwAAFsYFgADl4yJAgIVyAgBgYVwACFA+LgIEWCgnAAAWxgWAAGXkIkCAhXACAGDBXAAIUE4uAgQw%20AAD0iGukADyCA1SKjwAALIgLAAHKy0WAAAvkBADAgrgAEKC8XAQIsEBOAAAsiAsAAcrMRYAAC+AE%20AMBruQAQoNxcBAhgAADoFtdHAXgkB6gcHwEAeDUXAAKUn4sAAV7DCQCAV3MBIED5uQgQ4DWcAAB4%20NRcAAlSBiwABXsUJAIBXcgEgQDW4CBDAAACwSK6NAvCIDlBJPgIA8HIuAASoDhcBAryCEwAAL+cC%20QIDqcBEgwCs4AQDwci4ABKgSFwECvIwTAAD/5QJAgGpxESCAAQBggVwXBeCRHaCyfAQA4D9cAAhQ%20PS4CBHiJEwAA/+ECQIDqcREgwEucAAD4DxcAAlSRiwABXuQEAMC/uQAQoJpcBAhgAAB4BddEAXiE%20B6g0HwEASFwACFBlLgIESOIEAMC/uQAQoLpcBAiQxAkAgH9zASBAlbkIECBOAAAkLgAEqDoXAQIY%20AACSuB4KwCM9QA34CACACwABqs9FgABOAAC4ABCgBlwECOAEAIALAAFqwUWAQO05AQDUnQsAAerB%20RYCAAUACoOZcCwXgER+gFnwEAKg3FwAC1IeLAIGacwIAqDcXAALUh4sAgZpzAgCoNxcAAtSJiwCB%20WnMCAKgzFwAC1IuLAAEDAEBNuQ4KwCM/QG34CABQXy4ABKgfFwECNeYEAFBfLgAEqB8XAQIGAIAa%20cgwUoI6OlQCoKx8BqIdVsk7WyTpZKytkhayUZbN8koFZShoAAKiVGZmTZGqezdN5OlPyjzyaR/No%20npTGAEB59c/W2S5bZctsleXlAAAAFmFq7srduTsT8+fMk8MAQDkskd2ze4blDX6/DwAA9Njz+WMm%205KbclNliGAAoqnWzX/bNXllSCgAAoI9m5Pr8JlflUSkMABTJWjkkh2VXf54AAECD3ZuxOT8PCWEA%20oN2WzIh8wFt/AACgiboyIT/I2MyUwgBAe2yRD+fdWU4IAACgBablp/l+7hHCAEBrDcuJeZs/PwAA%20oMUmZHSuSJcQBgCa73U5LJ/LVkIAAABtcmf+NxcbAQwANNfwjM52MgAAAG32l3wlFxkBDAA0x+75%20dnaQAQAAKIhb88lMkKEsXidBSayZ8/J7b/8BAIACeUPG5/KsK0Q59JOgBAbmi/lltndeAwAAKJyN%20cmw6cnM6pSg6bymLb5f8IJvLAAAAFNhf8sHcIkOx+QhAsS2ZMzLe238AAKDgtsj4fCeDhSgyJwCK%20/SP082wpAwAAUBL35d25Q4aicgdAUb0un84vs7oQAABAaayU92RG/ihEMTkBUEzL5ic5WAYAAKCE%20rsyRmSaDAYDu2CS/yiYyAAAAJfW3HJK7ZSgalwAWz4jc5u0/AABQYhvkD3mHDEXjDoCiGZkfZJAM%20AABAqQ3MYenIDUIYAFjYn8b38kUfywAAACqgI3tmrfwmnVIU54+EolgiY7O/DAAAQIVclhGZLYMB%20gJdbMpdmbxkAAICKuSEHZroMBgD+Y7lcmd1kAAAAKmh89s+zMhgASJIlc3V2lwEAAKioW7KPUwDt%2052sA229wrvD2HwAAqLCdc2kGy2AAqLuBuSR7yQAAAFTamzI2A2VoL18D2F4dOTfvkAEAAKi8jbJh%20LpHBAFBfX83HRQAAAGphi3Tl9zIYAOrpvfl/IgAAALWxRx7NXTK0i28BaJ/dcn0GyAAAANTInOyR%20W2QwANTLKpmYNWQAAABqZnK2z79kaAffAtAeA3Kht/8AAEANrer7ANrFHQDt8c28SwQAAKCW1srA%20jJOh9XwEoB32ztXOXgAAALXVmX1ynQwGgOpbPndlLRkAAIAam5StM0WG1vJ76Nb7obf/AABAza2R%20/xPBAFB1I3KICAAAQO0d5r1Rq/kIQGu9PvdmFRkAAAAyOZtlqgyt41sAWuusDBMBAAAgydJZPlfI%200DpOALTSsNyoOAAAwIu6smtukcEAUD2vyy3ZUQYAAICXTMwb0ilDq96U0irv8fYfAADgFbbPu0Vo%20FScAWmXpPJDVZAAAAHiFSdkoL8jQCk4AtMrx3v4DAAC8xhr5qAit4QRAayyXh/N6GQAAAF5jStbN%20dBmazwmA1viEt/8AAAALtEKOF6EVnABoheXyWJaVAQAAYIGmZm1nAJrPCYBWONbbfwAAgIVaPu8X%20ofmcAGi+AflbhsoAAACwUH/PBpknQ3M5AdB8I7z9BwAAWKS1c6gIBoDy+7gEAAAA3jm1m48ANNuW%20+bMIAAAAi7VF7hGhmZwAaLZjJQAAAOiGD0jQXE4ANNfgTMryMgAAACzWlKyZWTI0jxMAzXWQt/8A%20AADdskL2E8EAUF4jJAAAAPAOqgh8BKCZlskTGSwDAABAt7yQlTNDhmZxAqCZDvD2HwAAoNuWzNtE%20MACU00ESAAAA9MCBEjSPjwA0T788mdfLAAAA0G1PZ5V0ytAcTgA0z07e/gMAAPTIitleBANA+ewr%20AQAAgHdSBoDqe5MEAAAA3kkVhTsAmmVQpmUJGQAAAHpkZoZkjgzN4ARAs+zg7T8AAECPDc62IhgA%20ymU3CQAAALybMgBU3w4SAAAA9MIbJDAAlMvWEgAAAPTCVhI0h0sAm2NwpqefDAAAAD02P8tkpgyN%205wRAc2zp7T8AAECv9MumIhgAymMzCQAAAHppcwkMAOWxrgQAAAC9tI4EBgD/cwUAAKg+v1I1ABgA%20AAAAvKPCAFAka0sAAABgACgSXwPYHC9ksAgAAAC9MiNLi9B4TgA0w1Le/gMAAPThPdUSIhgAymEF%20CQAAALyrMgBU3+slAAAAMAAYAKpvGQkAAAD6wB0ABoCSGCgBAABAHwySwADgf6oAAADeVWEAKAgn%20AAAAALyrMgDUQH8JAAAADAAGgOrrkAAAAMC7KgMAAAAAYAAAAAAADAAAAACAAQAAAAAwAAAAAIAB%20AAAAADAAAAAAAAYAAAAAwAAAAAAAGAAAAAAAAwAAAABgAAAAAAAMAAAAAGAAAAAAAAwAAAAAgAEA%20AAAAMAAAAAAABgAAAADAAAAAAAAYAAAAAAADAAAAAGAAAAAAAAMAAAAAYAAAAAAADAAAAACAAQAA%20AAAwAAAAAAAGAAAAAMAAAAAAABgAAAAAwAAAAAAAGAAAAAAAAwAAAABgAAAAAAAMAAAAAIABAAAA%20ADAAAAAAAAYAAAAAMAAAAAAABgAAAADAAAAAAAAYAAAAAAADAAAAAGAAAAAAAAwAAAAAgAEAAAAA%20MAAAAACAAQAAAAAwAAAAAAAGAAAAAMAAAAAAABgAAAAAAAMAAAAAYAAAAAAADAAAAABgAAAAAAAM%20AAAAAIABAAAAADAAAAAAAAYAAAAAwAAAAAAAGAAAAAAAAwAAAAAYAAAAAAADAAAAAGAAAAAAAAwA%20AAAAgAEAAAAAMAAAAAAABgAAAADAAAAAAAAYAAAAAMAAAAAAABgAAAAAAAMAAAAAYAAAAAAADAAA%20AACAAQAAAAAwAAAAAAAGAAAAADAAAAAAAAYAAAAAwAAAAAAAFFJ/CQCgYp7N7DyfZFq6knRlWpKk%20M8++4j/1uiz34muBZZIkA7J0kuUzKEtKCAAGAACgvWZkaqbmmVf83+cyO9MyM7MyLbPyQgP+Kstl%20UJbOMlkiy2SpLJvl8/os/4r/O9AfBQAYAACAxrzV/1eeyOQ8niczKU9mcibn6cxuyV/72SRPLvI/%20sVRWyapZOWtk5az24j9bKYP8sQGAAQAAWJS5+Wcey9/z9zyWf+SxPJYZhf7vOyMP5+HX/LsrZs0M%20zToZ+uI/VvMHCwAGAACouyl5MA/mwfwtj+XRPJ7OCvw9PZ2nc+fL/vWgDM3QrJMNs0E2zIYZ7I8d%20AAwAAFB9z+Wv+VsezAN5MH/LMzX4O56dB/PgS/+qI2u+OARskI2ygXsEAMAAAADVMSd/yz25N/fk%203txXid/y915X/pF/5PqXXoMMzebZLJtns2zh9gAAMAAAQPl05sHckbtzb+7OIzV/079w8/JwHs7l%20SZJB2SybZYtsme3cGwAABgAAKLb5+Wvuyb2ZmAm1ON7fSLNzR+548Z8vn82zfbbP9tk0HdIAgAEA%20AIqhM/fmT5mY23NXXpCjAaZmfMYnSVbKdtku2+cNWUsWADAAAEB7TM+fMz4T/La/iZ7Kb/PbJMlq%202SHbZ7fs5nsEAMAAAACt8XAmZGLG5w6f7W+hx3N5Lk/SPxtntwzL9tlMFAAwAABA483PXzM+43Kd%203/e31bzck3syJslqGZbhGWYIAAADAAA05o3/nZmQ8RmXqWIUyuMZm7GGAAAwAABA33TlzozLDbkp%2008UoxRCwRvbKntnHdYEAYAAAgO55KjdkXK7MJClKZVJ+mp8mWS/DMzxvybKSAIABAAAWZF7+mMsz%20LrenS4wSezhjMib9s3P2z/Bslw5JAMAAAAD/9lguz5X5fV6QojLmZXzGJ1k1+2R/5wEAwAAAQN3d%20m8tzRSb4nX9lTc55OS/9skv2z8HZWBAADAAAUC+zMj5X5CKf86+J+Rmf8RmV9XJADssueZ0kABgA%20AKDqpubX+VXGOe5fSw/n9JyeVXJA3pE3Z4AgABgAAKCKnsmVGZvfZo4UNfdEfpgfZkgOzGHZO4ME%20AcAAAABVMSVXZWyuzlwpeMm0nJfzsmTenMNySJYSBAADAACU2VMZm4tyY+ZLwQK9kMtzeT6a/XNY%209nMaAAADAACUz6yMy3m51G/96Ybp+UV+keVyUA7LvuknCAAGAAAog87cnPPyi0yXgh55NuflvKyR%20Q3NUtpcDgCryRTgAVMe9GZU1MyxjvP2nlybl9OyQLXJyHhEDgKpxAgCAKpic83Ju7heChrgn9+Qr%202SvvzTuyhBwAVIUTAACU2/yMy4gMzYne/tNQnbkuR2bVHJcJYgBgAACA9nogJ2e97J2xLvujSZ7N%20mAzL5hmdp8QAwAAAAK33fM7N7tk4J+UxMWi6ezMqa+XwXJNOMQAwAABAqzyQUVk778t4KWih2fll%203pKhOdlZAAAMAADQbPNzRfbOJhmdZ8SgLSblpKyVERknBQAGAABojskZnXVzQMalSwzaanbGZu9s%20nzGZIQYABgAAaJyuXJdDs1ZG5R9iUBi357ismU/kASkAMAAAQN/NzvnZOsNzceaJQeFMy2nZJHvn%20CudSADAAAEDvPZnRWS9H524pKLCujMsB2SRnZKYYABgAAKCn/pzjsk5G5V9SUAoPZGTWyahMkgIA%20AwAAdE9XxuXAbJMxfp9Kyfz7zMoxzqwAYAAAgMWZk3OzWfbO5T5RTWn/N3xets6++b0UABgAAGDB%20ZuSMbJD35X4pKLmuXJ09s33GGrIAMAAAwCs9lzOyQUb6mj8q5PaMyFY53/dXAGAAAIB/eyInZ+2M%20zGQpqJy/5OhsmDPyghQAGAAAqLdHcmzWzkmZJgWV9WhGZr18M89LAYABAIB6eiwnZNP8ILOloPKe%20yIlZJyfnOSkAMAAAUL83/xvldG/+qZEpOSnrGwEAMAAAUK83/xt7808tPW0EAMAAAEA9/OPFN/+z%20pKDmI8BoFwMCYAAAoKqezPHZwJt/SPJ0RmX9fC9zpQDAAABAtTyf0dkwZ2aOFPCiyflYNsiYzJcC%20AAMAANUwJ2OyQUb51DO8xmM5LltnrBAAGAAAKLvOjM2mOS5PSAELcU9GZNfcKAQABgAAymtctsuI%20PCwELMbN2SN75y4hADAAAFA+E7OnNzTQA+OyXY7JZCEAMAAAUB6Tclx2yu+FgB7pzHnZICf7pgwA%20DAAAlMELGZ1N3WwOvTQjJ2XDnJ8uKQAwAABQXF0Zm80yKtOlgD74Z47OThkvBAAGAACK6ZbsmhH5%20uxDQAH/KGzMijwgBgAEAgGJ5LIdll9wiBDRMV8ZmczcCAGAAAKA45uaMbJGLhICGm/nijQAAYAAA%20oO1+l20y0qf+oWn+maMzPPcLAYABAIB2vjE5Jm/OvUJAk12XrXJCnhcCAAMAAK03N2dk05wnBLTo%20J+70bOLDAAAYAABotWuyaUb6fSS01KQcnX3zsBAAGAAAaI1nclzemoeEgDa4Olvk5MwRAgADAADN%201ZXzs3HGpEsKaJOZOSk7+NJNAAwAADTT37JPjs7TQkCb3Z1dc1yeEwIAAwAAjTc3o7NlxgkBhdCV%20MS4FBMAAAEDj3ZStMyqzhIACeTxH5+2ZJAQABgAAGmNmRmXP3CcEFNCl2dytHAAYAABohAnZJqPT%20KQQU1LM5LvvmMSEAMAAA0HsvZFTemAeEgIL7bbZ0DgAAAwAAvTXe7/6hNJ7LcXmrcwAAGAAA6KkX%20Mip75EEhoESuyZY5w2gHgAEAgO67IZv73T+U0HMZmbfkH0IAYAAAYPHm5uQMz6NCQEmNy5YZIwMA%20BgAAFu2e7JSTMl8IKLFnc1xG5BkhADAAALBgXTkj2+cOIaACxmbz/EYGAAwAALzWY3lzRma2EFAR%20k/O2HJcXhADAAADAy43NtrleBqiUrozJjk71AGAAAOA/ns27fF4YKure7JJvp0sIAAwAANyWHXKB%20DFBZs/Op7JPJQgBgAACos66ckd3yNyGg4sZlm1wjAwAGAIC6ejoHZGTmCAE18ETemhMyVwgAAwAA%209XNDts6VMkBtdOX07J5HhAAwAABQJ/NzcobnX0JAzfwx22asDAAGAADqYlL2ykmZLwTU0LN5Zz7h%20owAABgAA6uDG7JCbZIDa6spp2TV/FwLAAABAtV/4n5Hhvg4Mau+27JBrZQAwAABQVc/lsIx09BdI%208nT2zcnpFALAAABA9dyZ7XKxDMCL5uekHJipQgAYAAColvOzWx6SAXiFK7NNbpUBwAAAQFXMzgdz%20dF4QAniNx7JnzpUBwAAAQBU8nj3zQxmAhZiZ9+U4t4MAGAAAKLvbs3NukQFYpDF5c56UAcAAAEB5%20/SLD8pgMwGLdlB0yUQYAAwAAZTQ/o3JEZgoBdMs/skcukgHAAABA2TyTfTNaBqAHZmRERqVTCAAD%20AADl8dfslmtlAHqoK6NzQJ4VAsAAAEA5XJkdc78MQK9cld3yqAwABgAAim9MDs50GYBeuyc75CYZ%20AAwAABTZ/IzMcZknBNAnU7J3fiYDgAEAgKJ6Pm/PGTIADTA7R+XkdAkBYAAAoHgm5Y25XAagQbpy%20Uo7ILCEADAAAFMud2Tl3yAA01AV5c56SAcAAAEBxXJRd808ZgIb7Q3bLgzIAGAAAKIYz887MlAFo%20igezcybIAGAAAKDdunJyjk+nEEDTPJN9coUMAAYAANppXj6Yk2QAmuyFHJwxMgAYAABolxk5MOfI%20ALTA/ByXUTIAGAAAaIcnskd+IwPQMqPzvsyTAcAAAEBrPZzdM1EGoKXOzTvyggwABgAAWue27OyL%20uYA2uCz7ZKoMAAYAAFrjxrw5T8kAtMWE7J5/yQBgAACg+a7MW/OcDEDb3JNheUgGAAMAAM11Qd6e%20mTIAbfVIds9fZAAwAADQPGfn3ZkrA9B2j2eP3CoDgAEAgOY4Ix9OpwxAITyTfTJeBgADAACNNzoj%200yUDUBjP5i25WgYAAwAAjdSVj2aUDEDBvJCDcrEMAAYAABr39v9jOUsGoIDm5J35qQwABgAAGvP2%20/6Pe/gOFNT/vyXkyAJRDfwkACv3S+v35iQxAoR+n3pfOvEcIgOJzAgCg2C+rvf0HyvBY9X8yABgA%20AOj9S2oHa4Fy6MpH8z0ZAAwAAPTu7f8xrtYCSjQBfDxnygBQbO4AACiiuTk8l8gAlGoCGJnk40IA%20FJcTAADFMz9He/sPlHIC8K0lAAYAALqtM+/JBTIApZwAPpYxMgAYAADo3svnj/jsP1Dix7AP52cy%20ABgAAFj8S+eP5WwZgBLrzDFOMQEYAABYnFE+PwuU3vwcnctkADAAALBwn8s3RQAqYG4Oy5UyABgA%20AFiwk/INEYCKmJPDcr0MAAYAAF7r1JwsAlAhM3Ng/igDgAEAgFc6P/8jAlAxz+etuUsGAAMAAP91%20Wd6XLhmAypmW/fKIDAAGAAD+7fq8M/NkACrpX9k7k2UAMAAAkNyVQzJLBqCyHso+mSoDgAEAoO4e%20zFsyTQag0u7O2zJDBgADAECd/TN75wkZgMq7OYdnrgwABgCAupqSvfN3GYBauCIfcNkpgAEAoJ5m%205qDcLwNQG+fl8yIAGAAA6qczR2aCDECtfCPfFQHAAABQN5/IJSIAtXNCfiUCgAEAoE6+lTNEAGpo%20ft6dm2UAMAAA1MWFGSUCUFMzc2AekAHAAABQBzfm6HTKANTW09kvT8oAYAAAqLp7c3BmywDU2kPZ%20PzNkADAAAFTZE9kvU2UAau9PzkIBGAAAqmxW3p6/ywCQ5JJ8UQQAAwBANXXlg+6+BnjJ1/NDEQAM%20AABV9LX8VASAl/lofi8CgAEAoGouyUkiALzCnLwjD8kAYAAAqJLbXXcFsABTckCelQHAAABQFY/n%20IF94BbBA9+XwzJcBwAAAUAUzc3D+KQPAQlydz4gAYAAAKL+uvCe3ygCwCN/Jj0QAMAAAlN3oXCgC%20wGJ8xFQKYAAAKLdr8wURABZrdg7Ov2QAMAAAlNWjOcLVVgDd8ngOyxwZAAwAAGX0fA7M0zIAdNMf%208kkRAAwAAOXTlffnbhkAeuB7+aEIAAYAgLI5xeV/AD32MZcBAhgAAMrl2nxRBIAecxkggAEAoFQe%20zeEu/wPolcdzRObJAGAAACiDuTkiz8gA0Eu/z5dEADAAAJTBJ3KzCAB9cEp+LQKAAQCg6C7M90QA%206JOuvDePyABgAAAosgfzQREA+mxq3pnZMgAYAACKalbemedkAGiAP+UzIgAYAACK6iO5QwSABjkz%20PxMBwAAAUEQ/yrkiADTQh3K/CAAGAICiuScfFwGgoZ7P4ZklA4ABAKBIZufdeUEGgAa7KyeKAGAA%20ACiST+UuEQCa4MxcJgKAAQCgKK7KWSIANEVXPpDHZQAwAAAUwaQcky4ZAJrkqRyRThkADAAA7daZ%20Y/K0DABNdENOFQHAAADQbqfkOhEAmuzzuUUEAAMAQDv9KSeJANB083JknpMBwAAA0C7Tc3jmygDQ%20Ag/l4yIAGAAA2uUTeVgEgBY5L2NFADAAALTD5TlHBIAW+kgmiwBgAABotadzrAgAHnkBDAAAVef3%20UACt5+wVgAEAoMXO90lUgLYYmb+JAGAAAGiVSRkpAkBbzMh7Ml8GAAMAQCt05QOZKgNAm0zId0QA%20MAAAtMJ3c7UIAG30hdwtAoABAKDZHsnnRABoq9k5OnNlADAAADRTV47N8zIAtNmd+bYIAAYAgGY6%20O+NEACiAL+deEQAMAADN8q98VgSAQpidD6RTBgADAEBzfDjTRAAoiJtzlggABgCAZjgvl4kAUCCj%208rAIAAYAgEZ7Kp8WAaBQZuSD6ZIBwAAA0FgfzlMiABTM73KuCAAGAIBGuiQXiwBQQJ/K4yIAGAAA%20GmV6jhcBoJCm5ZMiABgAABrlC5kkAkBBXZArRQAwAAA0wsR8TwSAAhuZmSIAGAAA+qozH8t8GQAK%207KF8XQQAAwBAX30vt4gAUHDfzH0iABgAAPpicr4kAkDhzcmH0iUDgAEAoPdGZpoIACVwY84TAcAA%20ANBbv82FIgCUxKfytAgABgCA3piVj4oAUBpT8jkRAAwAAL1xah4SAaBEzsmtIgAYAAB66p85RQSA%20UunMCa4CBDAAAPTUZzJDBICSuTk/FQHAAADQE+PzSxEASugzeVYEAAMAQHfNz8ccIgUopSfydREA%20DAAA3fX93CUCQEmdlr+KALBg/SUAeIUp+ZIIlNyyWTUrZaWskpWzUpbPoCyVgVkm/bNs+mW5vC5D%200vHSf3p65uW5zM+0dGVqujIt8zM1T+XpPJnJeSpP5ylnYiiROflErpIBwAAAsHhfzDMiUCpLZf0X%20/zE0q2SVrJRBPfr/XybJ8ov8T8zPU3kqT+YfeSgP5eE8lKdlp8B+k8tzgAwABgCARbs7Y0Sg8JbM%20Ftko6734tn/Vpv/1+mXVV/1Vns1DL/3jLqMZhfOpvDUDZAAwAAAsymcyXwQKaki2yPbZPptlywxs%2083+X5bJdtnvpXz2ee3JvJmZi7kunPygK4MH8X46XAcAAALBw1+S3IlAwq2eXbJttsk3WKOx/x9Wy%20WoYnSZ7Nnbkzd+bW3OfeANrqKzk6Q2QAMAAALFhnRolAgd7475bhGZZNX3ZdX/Etlz2yR5Lkudya%20cZmQWzPHHyZtMCXfyGgZAAwAAAt2bu4QgbZbL8MzLHtkaMn/PpbN8AxPMiN3ZnzGZUJm+sOlpU7L%20sVlfBoCX65CgCQ7LhSJA6czIxpkkA22zWvbLfnlTZQ8tz87NuSpX5l5/1LTMu/JzEaDERmSsCI3m%20BADAv53q7T9tsnn2zwHZJa+r9N/loOyZPfPNPJprMi6/yfP+4Gm6C/Lx7CIDwH85AdAMTgBA+TyZ%20DTJdBlpqqbwp+2f/rF7Dv/eZmZAr8qs85n8GNNUumeDVLpSWEwBN8DoJAJJ80dt/Wmi5vCdXZ2ou%20y7G1fPufDM7wnJa/Z2L+p/S3HVBkN+fXIgAYAABe7v6cIwIteuN7aC7J5Jybt2SAHNkuo/NobspH%20s5IYNMVnM18EAAMAwH99yQtEmq5fhuXsTM7YvD1LyPEyHRmW7+bxjM+xWU4OGuz+nCcCgAEA4D9u%20z0Ui0FQ75axMzk05NsuKsRD9slvOzuRcnINcUUxDnZzZIgAYAAD+7QvpEoEmWSbH5vbckg9nRTG6%20YYkckkvzWE7JOmLQIH/PGBEADAAASTIhvxGBptg0p+TvOTvbStFDq+XEPJRrc5izADTEV13zCmAA%20AEiSL0hAww3KYbk29+bELC9Gr1+hDM+FeTSnZC0x6KOn8l0RAAwAAL/JDSLQUOvmO5mcCzNcigZY%20IyfmoYzNblLQJ9/KNBEADABAvXX5/T8NtXXOywM5IUOkaKABOTTjc1uOTj8x6KWpOVUEAAMAUG9j%20c7sINMiwXJ47cpRPrTfJ9vlJ7s9IX6FIL52WJ0QAMAAA9dWZk0SgAfrn8EzMTdk/HWI01QY5LX/L%20Z3yZIr0wI6eIAGAAAOprbO4TgT4anI/lgfwi20nRImvkm3ksp2RVKeihMc4AABgAgLrqyv+KQJ8M%20yLF5MGdmXSlabLmcmIdyelaWgh54wT0AAAYAoK4uzt0i0Ifnz8NyT87OGlK0yZI5Pg/llCwnBd32%20f3lSBMAAAFA/XfmaCPTa8EzMhdlQiDZbOifmoZyYwVLQLTPyHREAAwBA/Vyau0SgV4blxlybbYQo%20iBVySh7IyAyUgm44M0+JABgAAOrF7//pnR3yu9yU3YUomDVzWv6SEUKwWDNyugiAAQCgXq7I7SLQ%20Qyvk9NySvYQoqA3zy/w+WwvBYpyZZ0QADAAAdeL3//RM/4zMQzk+/aQotDfm9pyXlYRgEZ7LGSIA%20BgCA+rg6t4pAD+ydP+c0t82X5HXNUbkvHzbVsAin51kRAAMAQF2cIgHdtlbOyzXZVIgSWSFn5e7s%20IwQLMS3fFwEwAADUw635vQh0y+B8NQ/kKCFKaNNcnV9kDSFYoNMzWwTAAABQB6MloFt2yx35QpYQ%20oqQ6cnjuzUivdFiAx3O+CIABAKD6HsilIrBYS+aU3JiNhSi5ZXNabshGQvAap6ZTBMAAAOBFH7wl%209+VEz5AVsXvuzIkuBeRV/ppfiwAYAACq7QnHPlmMITk7v8lQISpkcE7J+GwmBK/gOljAAABQcd/J%20LBFYhP3zlxybDiEqZ+fcmVMyUAhecmtuFAEwAABU13M5WwQWavn8Mpe7N76yBuTE3OIcAC/zTQkA%20AwBAdZ2daSKwEDvntoyQoeK2zcSMlIEXXZU7RQAMAADVNC9nisAC9ctJGZ/1hKiBJXJafpUVhCBJ%20V84QATAAAFTTJfmHCCzA0FyfL7slvkYOzp3ZQwaS/DxPiAAYAACq6HQJWIBDckd2l6Fm1sz1OT0D%20hKi92fmBCIABAKB6bs8fROBVBuf0XJzXC1FDHTk+47O+ELV3VuaIABgAAKrmNAl4lc1zR46Xocbe%20kIl5uww193guEgEwAABUy5O5UARe4YBMyMYy1NxyuTineC1Uc9+WADAAAFTLWZktAi/pyIm5NMsJ%20QTpyYq7I8kLU2MTcIgJgAACojjk5WwResmx+5be+vMy+uTVbyFBjrogFDAAAFXJBJovAizbOH3OQ%20DLzCBrk5h8pQWxf5kljAAABQHWdKwIsOzW3ZRAZeY+lcmP/1qqim5uX7IgAGAIBquC23iUCS1+Xr%20uTBLC8ECdeRzuSJDhKilH2WuCIABAKAK/GaHJBmUn+Wz6RCCRdg3EzJUhhqanEtFAAwAAOX3bC4Q%20gSyfa3K4DCzWZrkl28lQQ66KBQwAABVwfmaIUHvr5A95owx0y2r5ffaVoXZ+lwdEAAwAAGU3RoLa%202yrjXfxHDyydy3KsDDXTlR+IABgAAMptfO4Woeb2zk1ZQwZ6pH++n5NkqJlzM0sEwAAAUGY+1Vl3%20782VWVYGeqwjX865GSBEjUzJxSIABgCAMr+cu0iEWjspP/IWjl57Ty7NkjLUiO+MAQwAACXmQGe9%20fS1fFoE+2S9XZxkZamN8/iICYAAAKKtzJKitjpyZz8tAn+2eq7OcDJ41AAwAAMV2c+4XocZv/z8m%20Aw2xa36XFWSoifMzRwTAAABQRj+WoKb65Uf5qAw0zHa5MavJUAtTcpUIgAEAoHxm5UIRavr2/8d5%20jww01Gb5XVaXoRZ+IgFgAAAon0syTYQaGpgLc6QMNNwmuT5ryVADV2SyCIABAKBsfixBLd/+X5JD%20ZKApNsrvs7YMlTcvvxABMAAAlMuk/E6E2umX8/M2GWiadTPOXQA18CMJAAMAQLn8OPNFqJmOfD8j%20ZKCpNshv83oZKu4vuUMEwAAAUCbnS1A738oHRKDptsxVWVqGivuxBIABAKA8JuSvItTMV/IpEWiJ%20nfKrDJKh0n6WOSIABgCAsvD7/7o5Pl8UgZYZngvTX4YKm5KrRQAMAADlMDcXi1Arx+Q0EWipA3Ou%20V1CV5psAAAMAQElck6dFqJFDck46ZKDFjsyZIlTYZXleBMAAAFAGF0hQI3vlF+knA23wkXxOhMp6%20IZeJABgAAMrwsu1SEWpj41ycgTLQJl/LESJUlg8BAAYAgBK4wsHN2lghl2d5GWibjpyTXWSoqN9m%20igiAAQCg6PzWpi4G5qJsKANttUQuywYyVJLrZAEDAEDhPefLm2qiIz/MnjLQdivmsgyRoZLMyYAB%20AKDgLsosEWrhyzlKBAph0/zKTRSVdGMmiQAYAACKzDcA1MO78yURKIw9fSVgJXXmQhEAAwBAcU3J%209SLUwLCckw4ZKJBj82kRKugiCQADAEBx/TrzRKi8VXNhBslAwYzOW0SonFvyLxEAAwBAUf1Kgsrr%20nwuzmgwU8PXUz7OODBXTmUtFAAwAAMX0fMaJUHnfyu4iUEivzwUuA6ycSyQADAAAxXSFbwCovIMz%20UgQKa6ecKkLF3JCnRQAMAABF5Dc1VbdRfuLyPwrt4zlahEqZn8tFAAwAAMUzK1eLUGlL55IsKwMF%20d1Y2F6FSTMuAAQCggH6b6SJ4YwVttlR+leVkqJBr85wIgAEAoGgulaDSjs9RIlAKG+aHIlTI7Fwl%20AmAAACiWeblMhArbOt8UgdI4NMeJUCE+BAAYAAAKZkKeEaGyBuW8DJKBEvl2NhahMn6bOSIABgCA%20IrlSggo7JVuJQKksmZ9lgAwV8VzGiwAYAACK5AoJKmt4RopA6WyfL4hQGSZmwAAAUCCP5D4RKmpI%20zkmHDJTQ57KLCBVhYgYMAABenNEC/5ehIlBK/fPTLCNDJTyQB0UADAAAReF4ZlUdmcNFoLTWy7dF%20qAhfBQgYAAAKYkZ+L0IlrZkzRKDUPpBDRagEMzNgAAAoiHGZJUIFdeTHWV4GSu6srChCBdyY6SIA%20BgCAIvCbmWo6Jm8WgdJbKd8SoQJmZ5wIgAEAoP26fDazom+bThWBSjgmbxKhAkzNgAEAoADuySQR%20KujbWUEEKqEj389gGUrvtxIABgCA9nMss4r2yrtFoDI2zOdFKL1/5q8iAAYAAAMAjTY4P0iHDFTI%20idlaBM82AAYAgL6Zl5tEqJwvZ30RqJT+OdsrLgMAgAEAoG9uznMiVMyW+aQIVM5OOU6Ekvtd5ooA%20GAAA2slvZKqmX36YATJQQd/I6iKU2nP5kwiAAQCgna6VoGLelzeIQCUtl9EilNx1EgAGAID2mZ7b%20RKiUZXKyCFTWu81bJWdyBgwAAG3kE5lV87msJgKV1ZHTfL9Fqbl1BjAAALSR45jVsnZOEIFK2yWH%20iVBi83KjCIABAKBdrpegUkZnCRGouFOzpAgl9nsJAAMAQHs8k3tFqJCdM0IEKm+tHC9CiTkBABgA%20ANrkpnSKUBkdOdWno6kFN12U2e2ZLgJgAABozwBAdRyR3USgFnzXRZnNyy0iAAYAgHZwFLM6Bufr%20IlAb78tWIpSW6RkwAAC0wfO5Q4TK+HCGikBt9MtXRTAAABgAALrvD5knQkUsmf8RgVo5MDuKUFK3%20ZJYIgAEAoNX8FqY6PpJVRKBmviRBSc3KRBEAAwBAq7kBoCqWymdEoHb2zxtE8OwDYAAA6I7ZuVWE%20ivhoVhaBGvqyBCXl/BlgAABosYk+hVkRS+fTIlBL+2VnEUrpD+kUATAAALSSb2Kuio9lJRGoKWcA%20yunZ/FUEwAAA0Ep/lKASls4nRaC23pphIngGAjAAACyOGwCq4Xi//6fWviiBAQDAAACwaE/mUREq%20YHA+IQK1tk92FMEAAGAAAPDiq/qOzooiUHNGsDK6OzNEAAwAAAYAuq8jI0Wg9g7LUBFKZ17uEAEw%20AAAYAOi+fbOpCNRe/3xUBM9CAAYAgIXpym0iVICjz5AkH8qyIhgAAAwAAAt2f6aJUHpb5M0iQJJl%208x4RDAAABgCABfuTBBXwyXSIAEmS49NPhJJ5LJNFAAwAAK1wuwSlt3LeJQK8aP0cJELpuAYQMAAA%20tMSdEpTex7KECPASN2J4JgIwAAAsQFfuEqHkBuVDIsDLDMv2IhgAAAwAAK/2qCsAS+/grCQCvMIH%20JTAAABgAAF7N5y7L7/0SwKu8K0uKUCp/y/MiAAYAgGa7U4KSWytvEgFeZdkcKkKpdObPIgAGAAAD%20AIv2AV95BgvgZEzZOI8GGAAAvORiMc86x4gAC/DGbCJCqbiQFjAAADTZlPxThFLbJ2uLAAtkHCuX%20OyUADAAAXnCxKO+TABY6APQXoUTuzjwRAAMAQDO5dKncVsiBIsBCrJZ9RSiRWfmbCIABAKCZ7pOg%201I7JIBFgoVwE6BkJwAAA4OVWRRwlASzC27KiCCVyrwSAAQDAAMCCbZRtRIBF6J+DRfCMBGAAAEiS%20JzJFhBI7TALwU1IhTgAABgCAJvLblnI7VAJYjDdlJRFK46/pFAEwAAA0i9+2lNl6PgAAi9XfN2WU%20yAv5uwiAAQCgWZwAKLN3SgDd4EMAZWKWBgwAAAYAvK2BXnpTVhDBAABgAADwUqu81su2IkA3DMhB%20IpSGWRowAAA0ybN5XITS8vt/6C7XZRoAAAwAQO39TQIDANTA8LxeBM9LAAYAoN4ekqC01sx2IkA3%20Dci+IpTE03lWBMAAAGAA4OXekg4RoNv2kaA0HpYAMAAAGAB45QAA9GQAMJl5ZgIwAAC15rOWZdUv%20bxYBemDVbCWCAQDAAAB4mUX57OhKM+ghp2Y8MwEYAIAam5V/ieCtDPipwQAAYAAAqu7hdIrgrQzU%20xLAsLYIBAMAAAHiRRbkMyY4iQA8NzB4ilMI/MlsEwAAAYADg34anvwjQY07OlENn/i4CYAAAaLRH%20JfA2BmrkrRKUxCMSAAYAgEb7pwQl9SYJoBc2zFoilMI/JAAMAACN9pgEpbRK1hMBemVXCUrBPA0Y%20AAC8xCJJspsE0Eu7SFAKTgAABgCABpubJ0TwFgZqxQkAAwCAAQCopUnpFMEAALWyTZYUoQScTwMM%20AABeYJFkQLYTAXr987ODCCXgBABgAADwAosk22WwCNBrTtCUwfOZJgJgAABoJCcAyslnmMEAUH0m%20asAAAGAAwNsX6JPd0iGCZygAAwDg5RVlsLME0AcrZn0RSsAJAMAAANBQkyUoodWzlgjQJ0Y0z1AA%20BgCgdp6QoIS2lgD6aEsJSuBJCQADAICXV3W3hQTgp8gzFIABAKAnZma6CN66gJ8iDAAABgDAiyu8%20dYEqWitDRPAcBWAAALy4otj6ZVMRoI86spkInqMADACAF1cU2/oZLAL0mZM0xfdM5ooAGAAADAB1%205vZyMADUQ1eeFgEwAAAYALxtAfwkeZYCMAAAdNtTEnjbAjXlLI0BAMAAABgAKLjNJYAGWDGriOBZ%20CsAAANTHMxKU8NllfRGgITaUoPCmSgAYAAAaZZoEpbN6BooADbG2BIX3rASAAQDASytvWQA/TZ6l%20AAwAAN02TQJvWcBPE56lAAwAQPX53Yq3LOCnCQMAgAEAqLzOTBfBWxaorXUkKDwzNWAAAGjYC6su%20EQwAUFtD0yFCwU2TADAAAHhhZQAA+mpwVhLB8xSAAQCoB0cry2ioBNAwBjXPUwAGAKAmpklQOitm%20KRHAAFAbUyUADAAAjeEKwPLx+38wANTJ7MwRATAAADTCCxKUzsoSQAO5A6D4ZkoAGAAAvKyqpxUk%20gAZ6vQSeqQAMAICXVXi7An6i8EwFYAAAKsJHALxdAT9ReKYCMAAANeD3KuWzvARgAPBMBWAAAPCy%20ytsVwE+UZyoAAwCAl1XergB+ojxTARgAAC+rKAPfAgCNtFSWEMEzFYABAPCyiiLy+0rwM+WZCsAA%20AOBllTcrgJ8pz1QABgCA15otQeksJwE01BAJCm6WBIABAKAR5ktQMh0ZIAI01EAJPFMBGAAAL6so%20Hm//wU+VZyoAAwBAL3RK4K0K+KnCAABgAAC8rMJbFag6HwEoOlM1YAAA8LLKAAD4qaoBUzVgAADw%20sspbFcBPlWcqAAMAQPc4AeCtCtSdjwAYAAAMAICXVRgAwE8VbWeqBgwAAF5W1ZLfVYIBoG5M1YAB%20AMDLKm9VAD9VNWCqBgwAAHhmARqgvwQFZ6oGvEwD8DhVS3MkgAabLUHBOaMBeGEN0BB+81U2syQA%20P1U1008CwAAAYACoI7+rBAOAZyoAAwCAl1XeqgB+qjxTARgAABbEwcqycQIADAAGAAADAICXVd6q%20AH6qPFMBGAAAvKyqgrm+EAsazLkaz1QABgDAyyq8WYEacALAMxWAAQCoBXcAGADAAIABAMAAAHhZ%20hTcr4GcKz1QABgCgCgZIUDozJICGekECz1QABgCgDpaUoHSelgAa6ikJPFMBGAAAL6vwZgWqbrqP%20ABTeUhIABgAAL6vqyQkA8BNVL6ZqwAAA0BCDJSgdJwDAT5QBAMAAANBjTgCUj99XggHAMxWAAQCg%20x/xexdsVqDeTmmcqAAMA4GUVBgDwE4VnKgADAFAVDlaWj99Xgp8oz1QABgCAHvN7lfLx+0rwE1Un%20/TJIBMAAAGAA8HYF8BPleQrAAADQLctIUDrT87wI0DCTJSi4pSUADAAAjTFEghJ6RAJomIclKLjl%20JQAMAABeWHnDAvTVc5kigucpAAMAUA/LZIAIpeMEADTKQxIYAAAMAEB9LCeBAQD8NGEAADAAAF5a%20UTw+AgB+mjxLARgAALy08pYF6DYnADxLARgAgBoZIkEJ37J0iQANYU4zAAAYAAAvrSiwmb65HAwA%20tTFEAsAAAGAAqDPHlqEROvN3ETxLARgAAC+tKDJfXQaNMCmzRSi8IRIABgCARllBghK6RwLwk+RZ%20CsAAANAzq0hQQndJAA1wpwQlsJoEgAEAwABgAAD65s8SFN4AH1QDDAAAjbOqBCX0eJ4UAfrMlFZ8%20K6dDBMAAANAoTgCUk99cQl/NzgMieI4CMAAAdbJi+otQQn5zCX31l8wTofCcUgMMAAANfaRaSYQS%20cgIA+sqMVgZOAAAGAAAvr7x1kQD6yIzmGQrAAADUjgOWZXRf5ogAfWJGMwAAGAAAL68ogTm5XwTo%20k7sl8AwFYAAAvLyiDCZKAH3wSKaIUAIrSwAYAAAaaQ0JSmmCBNAH4yUohTUlAAwAAI00VAJvX8BP%20EIW0lgSAAQDAAMADeVIE6LWbJCiBlbKkCIABAMAAQJcPAUCvPe0aTc9PAAYAoI5W9BuWknKEGXpr%20QrpEMAAAGACAOvIZSwMA+OnBAABgAAC8xKKgbs/zIoABoMLM04ABAMAAQJJkXm4VAXphZm4XwbMT%20gAEAqCe/Yykrv8WE3rglc0QwAAAYAAAvsSiTGyWAXvAVgGVhngYMAAAGAF403i0A0AtXS1AKg7Kq%20CIABAKDR1pegpGbndyJADz3j9oySWNdracAAANB4QzNIhJL6jQTQ45+a+SKUwoYSAAYAgGY8Wq0r%20QkldKQH0eACgHDaQADAAADSD37OU1T/yFxGgBzpzrQgGAAADAOBlFmV0lQTQA7fmSRE8MwEYAAAv%20sygjx5nBT4xnJgADAICXWTUwPtNEAANA5Qz0FbWAAQCgOdwBUF7zMk4E6KanMlGEklg3/UUADAAA%20zeCLAMvMNwFAd12VThFKwsk0wAAA0CT9so4IpXVpZosA3XKhBAYAAAMAwMYSlNY0X2sG3fKMD8yU%20yEYSAAYAgGbZTIIS+6UE0A0XZ44IpbG5BIABAMBLLV7r15kpAiyWqaxMzNKAAQDAAMACTM9VIsBi%20TM4NIpTGyllJBMAAANAsm6afCCXmN5uwOGMzX4TSMEoDBgCAJloi64pQYpfnORFgkcxkBgAAAwCA%20l1sVMCtXiACL8I/cLIJnJAADAICXW1Xgt5uw6J+QThE8IwEYAAC83KqC32aKCLBQF0hQKr4DADAA%20AHi5xULNzvkiwELclYkilMiqWUEEwAAA0Eyb+B6AkhsjASzE9yUoFSfSAAMAQJMtkU1EKLX7cpMI%20sAAz8nMRSmVbCQADAECzbSdByf1AAliAX/iaTAMAgAEAwEuuahmbZ0SA1zCNeTYCMAAAvIoTAGU3%20y0WA8Bp/zq0ilMqS2UgEwAAA0GzbpkOEkvt+ukSAV3A9Ztls40pawAAA0HzLZn0RSu7+TBABXmam%20CwBLxwcAAAMAgJdddItPO8PLXZCpIngmAjAAALyWWwDK78I8IQK85HsSGAAADAAAXnZV06x8VwR4%200e8yUYSSGZgtRAAMAACtsL0EFXBWnhcBkiTfkqB0tshAEQADAEArrJihIpTeMzlXBEhyd34rQun4%20KBpgAABomZ0lqIDvZJ4IkG/5WswS2kUCwAAAYACg+x7JJSJQe5PySxE8CwEYAAC89Ko6n3yG72SO%20CKUzJJuIABgAAFpluwwSoQJuy+9FoNaeyw9FKKGdvH4GDAAArTMo24hQCc4AUG/fz7MilJBTaIAB%20AMDLL3rsqvxFBGprVs4QoZR2kgAwAAAYAOiprpwkArV1diaJUEIdBgDAAADQWr6CqSouya0iUEsz%20cooIpbRxXi8CYAAAaKW1s7oIldCVk0Wgls7MZBFKyQk0wAAA0HKOYFbFVZkgArXzXE4VwQAAYAAA%206J43SlAZn5WA2vl2pohQUntIABgAALwEo7duynUiUCtTc7oIJbVyNhYBMAAAtNrWGSJCZXw2XSJQ%20I6MzTYSS2iMdIgAGAIDWP3oNE6Ey/pSrRKA2nsr3RCjxAABgAADwMow++WI6RaAmvpbnRSgt988A%20BgAAAwB9dEd+LAK1cH/+T4TSen02FwEwAAC0w7ZZVoQK+WyeFYEa+GTmilBae3jlDBgAANqjf3YV%20oUKezP+KQOVdnt+IUOoBAMAAAOClGA1weh4QgUqbk0+L4FkHwAAA4KUYc/IpEai0M4xcpTYkW4oA%20GAAA2mXHLCdCpVzheDQV9mS+JkKpvSn9RAAMAADt0j97iVAxLkijuka56LLk9pYAMAAAeDlG49yf%2074lAJd2en4hQcvtIABgAALwco5FOzhMiUDmd+Vg6ZSi19bOeCIABAKCdNvCCrHKm5XgRqJyzcrMI%20JfcWCQADAEC7+RBA9VyYS0WgUh7L50TwbANgAADwkozX+kimikCFfDzTRSg5l84CBgCAAnhz+otQ%20OY9nlAhUxs9ymQilt7OvnQUMAADtNyQ7ilBBP8h1IlAJU/JJESrAaTPAAABQCL4JoIq68uHMlIEK%20OCFPimAAADAAADTGvhJU0oM5WQRK7zf5qQgVsELeIAJgAAAogh2zqgiV9P8yUQRKbUY+KkIlvC39%20RAAMAADFeBzbT4RKmpf3ZZYMlNgn84gIFRkAAAwAAAWxvwQV9WffBkCJXZoxIlTCAHfNAAYAgOLY%20J0uIUFFn5AoRKKVJ+YAIFbFHhogAGAAAimKp7ClCRXXl/ZksA6XTmWMyRYaKcMoMMAAAeHlGSzyZ%2096ZLBkrmm7lOhMpwAwBgAAAolAPSIUJlXZ3vikCpTMyXRaiMzbKBCIABAKBIhmZLESrsM7lLBEpj%20Rt6dOTJUhhNmgAEAoHAOkKDCZufdmSkDJXF8/iqCAQDAAADQPAdJUGn35NMiUAq/zI9EqJCVs6sI%20gAEAoGh2zHoiVNpZOVcECu/+HCtCpbw9/UQADAAAxXOwBBX3kdwmAoU2PYfkORkq5R0SAAYAAC/T%20aL1ZeUeeloHC6sp7cp8MlbJC9hIBMAAAFNEuWUuEinssh2e+DBTUV3KJCBVzcPqLABgAAIqow4cA%20auC6fEEECumafFWEynGyDDAAAHipRhuNzlgRKJxHc4TTKZUzJG8WATAAABTV7llNhMrryvtyjwwU%20yswckikyVM6BGSgCYAAAKO4j2oEi1MDzeUemykBhdOU9uUOGCnKqDDAAABTaoRLUwl9zSObIQEF8%20LheKUEHLZB8RAAMAQJHtmVVEqIUbcky6ZKAAzskpIlTSwVlCBMAAAFBk/TNChJq4IF8Sgba7Oh8S%20oaKOkAAwAAB4yUZRfC3/JwJt9ZccnnkyVNJKGS4CYAAAKLqds6EItTEyvxWBtpmU/fKsDBV1ePqL%20ABgAAMrwso26mJvDcqcMtMVzeVv+IUNlOU0GGAAASuEoCWpkujdhtMXcHJq7ZKis9bOTCIABAKAM%20NswOItTIv7JfpshAS3XmPblWhgp7VzpEAAwAAGV56Uad/CXDM1UGWqYrH8nPZag0HyUDDAAAJRoA%20+olQK3dmv0yXgRb5n5wtQqVtl81FAAwAAGWxWvYSoWZuycGZKQMt8LmcKkLFuQAQMAAAlMoxEtTO%2073JwZstAk/1vviFCxfU3AAAGAIByeUeGiFA71+TwzJOBJjozXxCh8vbLaiIABgCAMhmcd4pQQ5fm%20XZkvA01ybkaKUAPvlQAwAAB4CUcZXJTj0ikDTfCTfCBdMlTeKnmbCIABAKBsdsqWItTSOXl35spA%20g52d95mWauGoDBABMAAAlM/REtTUBTkks2Sggb6ZD3v775kDwAAAUOSXcX6PU1dXZN9Ml4EGGZ0T%20Hf6viZ2dHQMMAADltLJPctbYDRmeZ2Sgz7ryyYySoTbcHgMYAAC8lKOEbs3eeUoG+mR+PpjvyFAb%20gzNCBMAAAFBWvs253m7PXnlcBnptbo7IOTLUyKEZIgJgAAAoq/75gAi1dk/emIdloFdm5O25UIZa%20+ZAEgAEAoMyOTX8Rau1veUNukoEem5w9c6UMtbJVdhUBMAAAlNmaLgKsvSnZOz+XgR65JzvnNhlq%205iMSAAYAgLL7sAS1NztH5mQZ6LbrMix/l6Fmlsm7RAAMAABlt082EqH2unJS3p+5QtAN52bfTJOh%20do7KsiIABgCAsuvIB0UgyY+yX56VgUXqysl5n6mollwACBgAACrhvVlCBJKMc7CbRZqdI3OSDLU0%20LFuKABgAAKpghYwQgSTJX7JLJsjAAk3KXq6LrK3jJAAMAABV4SJA/uPx7JnRMvAaN2WH3CxDTa2Y%20Q0UADAAAVbFztheBF83LqByZGULwkq78v7wpk4WorQ/6oBhgAACokhMk4GV+lh1ynwwkSZ7P4fl0%205glRWwPyEREAAwBAlbwza4rAy9yfnXKxDOSB7JILZai1EZ4fAAMAQLUM8BVPvMr0HJZRmS9ErV2W%20N+QvMtTc8RIABgCAqjkug0XgFboyOvvlCSFqak4+nYPzrBA1NyxvEAEwAABUzYo5UgRe45psmctk%20qKH7s0v+X7qEqL1PSAAYAACq6IR0iMBrPJWDcoxvBaiZ87NDbpeBrJODRAAMAABVtFn2FoEFOs/b%20wRp5KgflaJMPSZKR6ScCYAAAqKYTJGAh7s/OOTmdQlTetdnGhz540TJ5rwiAAQCgqt6aTUVgIebm%20pOydfwpRYTNzfN6SfwnBi96f5UQADAAAVdWRT4vAIvwuW+dnMlTUn7JjznTtHy8Z4AJAwAAAUG1H%20ZagILMIzOTL75lEhKuaFjMouuUcIXubdng8AAwBAtQ3ISBFYjKuzeUZnvhD+RKkwJ8IAAwBADRyX%20FUVgMV7IqOyQiUJUwNQc50wHC3BQNhcBMAAAVN1S+YgIdMOd2Tkn+LK4khubjTNGBhbgMxIABgCA%20Ovh4lhKBbpiX07NtbhCipB7OPhmRp4RgAfbMriIABgCAOlgx7xeBbnowe+XAPCJEybyQk7NFrhWC%20hRglAWAAAKiLz2SgCHTb5dk8ozJdiJLoythsmpMyUwoWYuvsIwJgAACoizXzLhHogZkZnU0yJp1S%20FN6fMiwj8pgQLMJn0yECYAAAqI/Pp78I9Mi/clzekPFCFNikHJOd8gchWKQN8w4RAAMAQL1eAL5T%20BHpsYnbPgb5SrpBeyOhskvPSJQWL8WUDMGAAAKibL6SfCPTC5dksn3a3fKHMznezYUbleSlYrI1z%20uAiAAQCgbjZxBoBempn/l3VzQp6QogDm5vxslo/nX1LQLV80/gIGAIA6OsnLQHptRk7PBhmVqVK0%20UWfGZrMcnYeloJt8/AswAEgAeCEIvfB8RmftjMqzUrTpzf+mGZG/SUEP+Pw/YACQAKgtR0Hpq+kZ%20nfUzOtOlaKH5uSBbZEQekIIe8fl/AAMAUGPuAaARpmRU1sgJvnu+JZ7PmGyed+U+Kegxoy+AAQCo%20NfcA0BjTc3o2yIj8UYomeiInZ50cl79KQS/42BeAAQCo/QvCd4lAg8zN2Oyc4fmN76Jvgrvz3gzN%20SZkiBb10ks//AxgAgLr7agaJQANdl/2ycc7ITCkaZkIOzNb5ceZIQa9t6fP/AAYAgHXyARFosAcz%20MqvnuPxZij6amjHZOsNyuVMV9NEpXvMCGAAAki9lGRFouGkZk62zQ8Zkhhi90JlxOSZrmFFoiGHZ%20TwQAAwBAsnKOF4EmmZjjsnqOy0QpeuDxjM6G2Tvn+SAFDfI1CQAMAAD/9um8XgSa5rmMyQ7ZId/P%20VDEWY04uzQFZK6PysBg0zP7ZQwQAAwDAvw3JiSLQZBPz4ayU3XNGnhZjAeZnQk7Imnl7rsh8OWjo%20a92vigBgAAD4r+Ozpgi04E3u+IzMmjkw5+c5OV7x1n/1DMvpeUoOGu6IbCMCwH/4RlSAZIl8IR+S%20gZaYnctzeQZlnxyWg7JsjUt05uaMzQV5wv8oaJoBOUkEAAMAwCu9P9/JX2WgxTPA4Lwpb81bs0HN%20/u6fzjW5Olf7jT9Nd2zWFwHAAADw6kfDb+YgGWixmbkyVyZZL8MzPG+p/HmAztyRcRmXGzLPHz4t%20MMTv/wEMAAALcmCGZ5wMtMXDGZMx6Z+ds3+GZ7t0VO7v8KnckHG5LJP9YdNCn8+KIgAYAAAW5NRs%20l04ZaJt5GZ/xSVbJG7JbhmWHDCr939PDmZCJGZ/b0+UPmBZbNx8XAcAAALBgW+fo/FgG2u6JXJ7L%20kwzIVhmW3bJX6X6LOS93ZULG5waf8qeNvlmBCQ2gwTokaILDcqEIUEqTsnFmyEDhnqs3y07ZKltm%20q0JPATNyb+7K3bktEzPbHxtttltu8joXSm5ExorQaE4AAPzXGvmMK6MonK7ck3te/OfLZ/Nsn82y%20ebbNkoX4b/d4Juae3JuJuT/z/WFREB35prf/AAYAgEX7dMbkXzJQWFNfvCcg6Z8Ns0HWzTpZN+tk%20nQxp0X+DWXk0j+TRPJpH8kjuzQv+UCigd2VXEQAMAACLtlS+lvfJQAnMy32572X/esiLQ8A6WSEr%20ZIWslBWyTB//GjMzJVMyJU9lSia9+Kb/cekpvMH5uggABgCAxTsm38tEGSidabkjd7zq3xv44hiw%20QlZMslQGpiNDkgzKkkmWSf9MS1fmZEaS5zM3XZmWZPqLb/mf9tt9SuqTWVsEAAMAwOK9LmdmN19Z%20RiXMyeN+Y0/trJnPigCwsBe6ALzSLjlGBICS+naWEgHAAADQXaNbdqEaAI30phwmAoABAKD7Vs6X%20RAAonf45TQQAAwBAz3w8W4kAUDIjs6UIAAYAgJ7pn++mQwaAElklXxQBwAAA0HO7Z4QIACXyzSwn%20AoABAKA3Ts3SIgCUxK45SgQAAwBA76zpKkCAkuifs3xwC8AAANB7n8i2IgCU4vF6axEADAAAvdc/%20Z6efDAAFN9SJLQADAEBf7ZgPiQBQcN91ZwuAAQCg776eNUQAKLAROUAEAAMAQN8tm++IAFDgR+lv%20iwBgAABojMNyoAgABTXaOS0AAwBA45zp06UAhfSGHCsCgAEAoHGG5iQRAApnQH7o1SyAAQCgsT6R%20XUUAKJjPZksRAAwAAI1+tDwnS8gAUCCb5nMiABgAABpvk3xRBIDC6J+fZJAMAAYAgGb4n+wgAkBB%20fCY7igBgAABojv45JwNlACiATfIlEQAMAADNs5XPmwIU4hXsD93LAmAAAGiuz2d7EQDa7JPZTQQA%20AwBAc/XPORkgA0AbbZSviABgAABovq3zWREA2qZfzslgGQAMAACt8MXsJAJAm/xPhokAYAAAaI3+%20+XGWlAGgDbbJSSIAGAAAWmeTjBYBoOUG5TxfxwpgAABorY9mPxEAWuwb2VIEAAMAQGt15AdZQQaA%20Fto9I0UAMAAAtN7q+YEIAC2zXH7qlSuAAQCgPd6eI0UAaJGzMlQEAAMAQLuc6eUoQEu8M0eIAGAA%20AGifIflp+skA0GRr5SwRAAwAAO21e74oAkBT9c8v8noZAAwAAO32xbxJBIAmOjm7iQBgAAAowuPo%20eVlRBoAm2SMnigBgAAAohjXyk3TIANAEK+Xn7loBMAAAFMd++ZgIAA3XkXOyugwABgCAIvlWthUB%20oME+kQNEADAAABTLoFyYZWQAaKDt8w0RAAwAAMWzgW+pBmigIfllBsoAYAAAKKIj8yERABqiI+dk%20fRkADAAARXVadhQBoAH+J4eIAGAAACiuQbkoK8oA0Ed75GsiABgAAIptaH7ikRWgT1bJz9NfBgAD%20AEDR7ZfPigDQa/1zYVaXAcAAAFAGX8k+IgD00jfyRhEADAAAZXlkPT9rygDQCwfmUyIAGAAAymPl%20XJhBMgD00MY5Lx0yABgAAMpkl5wtAkCPLJNLspwMAAYAgLI5Jh8RAaAHr0p/ns1kADAAAJTRadlT%20BIBu+kr2FwHAAABQTgNyUdaVAaAbDs7nRAAwAACU1wq5JEvKALAYm+YnLv8DMAAAlNs2brQGWIzl%20c1mWlQHAAABQdu/Ip0UAWKh++Vk2kAHAAABQBd/IfiIALMSp2VcEAAMAQDX0ywXZSgaABXh/ThAB%20wAAAUB3L5KqsIQPAq+yT74sAYAAAqJY18mvfBwDwCpvml+kvA4ABAKBqts9PPOYCvGSFXJYhMgAY%20AACq6NCcLAJAkmRgLnb3P4ABAKC6Pp+jRABIR87JHjIAGAAAqv2Sdy8ZgNr7co4UAcAAAFBtAzI2%20m8gA1NoR+ZIIAAYAgOpbIddmTRmA2npTzk2HDAAGAIA6WDNXufkaqKktc0kGygBgAACo0wvgQTIA%20tbNurslyMgAYAADqZC9HYIHaWSG/yaoyABgAAOrmXfm6CECNDM6vs7EMAAYAgDoaleNFAGqiX36a%203WQAMAAA1NW3c4gIQC181+MdgAEAoM765Rd5qwxA5f1vPiQCgAEAoN4G5uIMkwGotOPzOREADAAA%20LJkrsq0MQGUdk9NEADAAAJAky+VqN2MDFfX2/NCXngIYAAD4j5VzbYbKAFTO8Pwi/WUAMAAA8F9r%205dqsLANQKTvnVxkkA4ABAIBX2ihXZBkZgMrYMldlaRkADAAAvNaOuTxLygBUwqYZl+VlADAAALBg%20e+SyDJYBKL0NM87HmgAMAAAsypvz6ywhA1Bqa+farC4DgAEAgEXbO5e6NAsosaG5PmvLAGAAAGDx%203uLebKC01sz1WVcGAAMAAN2zb37um7OBElol12Y9GQAMAAB03yH5hQkAKJmV87tsIgOAAQCAnjk0%2056afDEBprJLfZTMZAAwAAPTckfl5BsgAlMKquS6bywBgAACgd0bkEtcBAiUwNDd5+w9gAACgL/bP%20r7KEDEChrZ3rs4EMAAYAAPpm31yawTIAhbVhxrv5H8AAAEAjvCVXZxkZgELaONdnTRkADAAANMYb%20c1WWlQEonE1zfdaQAcAAAEDjDMvVGSIDUCjb58asJgOAAQCAxtol47O6DEBhvDHXZUUZAAwAADTe%205hnvnm2gIPbP1VlOBgADAADNsW5uylYyAG13RC7x/SQABgAAmmnV3JBdZADa6iM5PwNkADAAANBc%20y+fa7CMD0DYn5nteQQIYAABohaVyeQ6VAWiDjpyaU2QAMAAA0CoDc0HeLwPQYgPyk3xKBgADAACt%201C8/zCnpEAJomaXz6xwlA4ABAIDWOzE/cg0X0CKr5ffZVwYAAwAA7fGeXJVlZQCabtPcnO1kADAA%20ANA+w3NT1pABaKpdcmPWlgHAAABAe22Vm7KJDEDTvD3XZUUZAAwAALTfupmQYTIATTEyF2WwDAAG%20AACK4fW5JofKADRYv5yW07xa/P/t3Xusl/Vhx/EPcDhc5SKCXEQQsXKpILJ5AbReWHV4sJvtsbUM%20tnbtSdY1kDXZTrKkhWx/9KxZN2mbtGjTBeKqgzoXKK0WkFqhgAWRmxcuioJDRQreFRT2R6mrLSLn%20cH6/87u8XomJmJjo+5zk/J7P+T7PA2AAAKCUdMnCzPFaQKAVdc+9mSUDgAEAgFLTLrNzl4O6QCsZ%20lF9kqgwABgAAStOnsyL9ZABO22VZn3EyABgAAChdV2RtRskAnJb6rEx/GQAMAACUtvOyNnUyAC3U%20Lo252+1EAAYAAMrBGbk3fysD0AKd859p8vkQwAAAQLmoyXeyIJ2FAJplUB7MrTIAGAAAKC/TsyID%20ZABO2aSsz6UyABgAACg/E7I+l8sAnJKGrPDgPwADAADlamB+ni/IAHyITvl+5qVWCAADAADl/LH+%20Dh/rgZMamJ/nr2UAMAAAUP4a8oCDvcAHmOhmIQADAACV9AH/YR/wgRP4ch7wuFAAAwAAlWRwHkpj%202gkBvKd7fphvu0UIwAAAQKWpSVP+O72EAJIkI7Imt8oAYAAAoDL9WR7OGBmATMv6fFQGAAMAAJXr%20gqzzYkCocp0yN3emmxAABgAAKlvn3JEF6SoEVKlz82BmygBgAACgOkzPqlwgA1ShT+TRXCYDgAEA%20gOoxLpsySwaoKp0zN/emtxAABgAAqkuX3JZF3goAVWNE1maml4ECGAAAqE6fyqOZIANUgRlZn7Ey%20ABgAAKheQ/Jg5vhZABWtZ+7KfE/9B8AAAFDtajI7yzJQCKhQl+WRfEYGAAwAACTJtdmYKTJAxanJ%207KzKMCEAMAAA8Fv9sjQL0l0IqCDnZWXmpEYIAAwAALzf9GzOVTJAhZiRzZkkAwAGAABO5LyszNzU%20CgFl7uwsznxnegAwAABwsp8KM70sDMrcp7I1U2UAwAAAwIe5KGvT6OcDlKUemZdFOUsIAAwAAJyK%20zmnKCk8Oh7JzfbamQQYADAAANMfV2ZrGdBACykTPzMtPM1gIAAwAADRXlzTloYwUAsrAlGxNQ9oJ%20AYABAICWuSKPZE46CgElrHfmZWnOEQIAAwAAp6NzZudXuUQIKFFT3fcPgAEAgNYyNmvTlFohoMSc%20nR9lcQYKAYABAIDW0jGN2ZJrhYCS0S4zsi2fFAIAAwAAre0jWZ4F3i8OJeGirMr89BECAAMAAIXQ%20LtPzpCeNQxvrkjlZnwlCAGAAAKCQzsy8rMwIIaCNTMljme2ZHAAYAAAoho9lc5rSSQgosv5ZkKUZ%20KgQABgAAiqVjGvNorhMCiqYmM/NEpgsBgAEAgGIbkeVZ4neRUBQfy4bMTU8hADAAANA26vJY5qSz%20EFBAA7MgKzNGCAAMAAC0pS6ZnR2ZIQQURMfMyhOZ7t0bABgAACgF52R+VmS0ENDKJmdTbssZQgBg%20AACgdFybR/KN9BACWsmFWZplGSkEAAYAAEpNbf4+T6XR+8nhtJ2ZpmzKFCEAMAAAUKr6pCmbUy8E%20tFhtZmVXGtNJCgAMAACUtguzMCsyTghogal5PLellxAAGAAAKA/XZkMWZogQ0AyX5qEszjAhADAA%20AFBO2qU+j+WfPL8cTsnwLMzaTBICAAMAAOWoa76ap9OYLlLASfRLU7amPu2kAMAAAED56pOmbE9D%20aqSAEzgzTdntkX8AGAAAqAznZF52pCEdpIDf0S2N2eWMDAAGAAAqy9DMyyYvCITjatOQnWnyvH8A%20DAAAVKLRWZiHco0QuPjPzsxLfykAMAAAULkm5YGsylQhqFIdMyPbMi+DpQDAAABA5ZuYxVltBKDq%201GZGHs/8DJcCAAMAANVjQhbnl0YAqu7i/3wpADAAAFB9rsjirMlUbz+n4i/+G7Ir8zNMCgAMAABU%20r8uzOA/nU34eUaF65B+yO/NyjhQAGAAA4I+yKDsyy9vQqTD9Mie78y8ZIAUABgAA+K1huS27Mye9%20paBCvqPnZndm+44GwAAAAH+oX2bnmczNICkoaxdnQZ7MTGdaADAAAMAHOyMzsyu3Z5QUlKF2+dMs%20y8ZMT40YABgAAODDdMoXsy2rUp8OYlA2OmdGtuQnmSwFAAYAAGiOiVmYJzIr3aSg5A3InOzN/IyW%20AgADAAC0xPDclv/N3AyRgpI1PgvyTGanjxQAGAAA4HT0yMzszMJcJQUlplOmZV3WZ3o6igGAAQAA%20WkNN6vNgnkyj37JSIoanKXtyZy6VAgADAAC0to+kKXuz0EPWaOPPTpOzME+kMX3FAMAAAACF0jn1%20WZb1aUh3MSi6AWnM01nmDRUAGAAAoDjGZ1725tu5WAqKpCZT8z/Zk6acKwYABgAAKKae+XI2Zlsa%20008MCmpE5mRXFucTfu8PgAEAANrKqDRlT5ak3nPYKYCemZFleSyz/d4fgEpQIwEAZa42danLvizK%20D7JJDlpF+0zI9ExLNykAqKQfbwBQCQZkZh7NmszM2WJwWsbk63k6D6XB5T8AlcUJAAAqyeW5PP+e%20NVmQu/OKHDTT4NycGblECAAMAABQDtpnYibmW1mWRbknrwvCKTgzdZme69JOCgAq+UMSAFSiTqnL%20/DyXH+TjHhDISfTOX+a+vJD5mezyH4DK5gQAAJWsZz6Xz+Vgfpwl+YnTALzPmalLfT6eWikAMAAA%20QGXonemZnjfyQBbl3rwqSNU7K1NSn+udDQHAAAAAlahr6lKX7+a+3JOleVmQqjQ0N+eTudxNkAAY%20AACg8meAm3Nz3s3aLMnybBCkSrTPuExNXS5xnz8ABgAAqCYdMjETkzyV5flx7s9hSSpWt1ybutyU%20/lIAYAAAgOo1LA1pyMu5P0vz0+wXpKKMzI25MZN82gEAAwAA/EbP3JJb8tvzAMvyliRl7axck8m5%20PkOkAAADAACcyG/OA7yZ1Vme5dmYo5KU2aeasZmauozziD8AMAAAwIfrksmZnOSFrMjyPJinJClx%20HTIuV2dyrkoXMQDAAAAAzXV2PpvPJnk+D2V1VuWRHBOlxD7FjM2kTMzk9BYDAAwAAHC6+qc+9Ule%20zMNZ5daAEtAxYzI5k3JVeogBAAYAAGht/VKXuiSHsjbrsi7r8mtRimporshluSyXpFYMADAAAECh%209coNuSFJsi+rsjob8qu8LUvBdM/FGZ+JuSpniwEABgAAaAsDjt8c8EY2ZH025tE8nndkaaXL/jG5%20OJfk0oxKBzkAwAAAAKWga67MlUmSI9mRDdmQDdmY14Vptl75aMZnfMbnQpf9AGAAAIDS1TGjMirT%20k7yb7dmUrXk8W/OUcwEn0TUjMyqjMzrjMkgOADAAAEB56ZCRGXn8749kTx7LtjyWbdmWt8RJbS7I%20qIzOqIzOiLQXBAAMAABQCTpmWIalLklyOE9lV3ZkV3ZmV3bnSJU06JbhGZ7zj/81OO18WwCAAQAA%20KlltRmTEe396J88cnwKeyd48m+dzrGL+PwdlcIbk3AzP8AxPf196ADAAAEA1/xw+P+fn4+/9+XCe%20y548k73Zkz3ZkxezvyyeH9AlfTMoAzM4QzI45+Tc9Pc7fgAwAAAAH6Q25+W83/tn+/Ni9mdf9ufF%207Mv+vJRDOZRDebMN/vvOSO/0Sq/0Tf/0Tb8MSN/0zcB096UDAAMAAHB6+qbvCf/52zl4fAo4lEN5%20OW/njbyWIzmUd/JK3sqbee34EwZez+H3/p03jv9dj/des9cttUmSrumUHqlJr9SmW7qmU3qmY3ql%20V3odv+zv5dV8AGAAAACKrVP6u7MeADh1XrwDAAAABgAAAADAAAAAAAAYAAAAAAADAAAAAGAAAAAA%20AAwAAAAAgAEAAAAAMAAAAACAAQAAAAAwAAAAAAAGAAAAAMAAAAAAABgAAAAAAAMAAAAAYAAAAAAA%20DAAAAABgAAAAAAAMAAAAAIABAAAAADAAAAAAAAYAAAAAwAAAAAAAGAAAAAAAAwAAAAAYACQAAAAA%20AwAAAABgAAAAAAAMAAAAAIABAAAAADAAAAAAAAYAAAAAwAAAAAAAGAAAAADAAAAAAAAYAAAAAAAD%20AAAAAGAAAAAAAAwAAAAAgAEAAAAAMAAAAAAABgAAAAAwAAAAAAAGAAAAAMAAAAAAABgAAAAAAAMA%20AAAAYAAAAAAADAAAAACAAQAAAAAMAAAAAIABAAAAADAAAAAAAAYAAAAAwAAAAAAAGAAAAAAAAwAA%20AABgAAAAAAAMAAAAAGAAAAAAAAwAAAAAgAEAAAAAMAAAAAAABgAAAADAAAAAAAAYAAAAAAADAAAA%20ABgAAAAAAAMAAAAAYAAAAAAADAAAAACAAQAAAAAwAAAAAAAGAAAAAMAAAAAAAAYAAAAAwAAAAAAA%20GAAAAAAAAwAAAABgAAAAAAAMAAAAAIABAAAAADAAAAAAAAYAAAAAMABwOo5KAAAA4KrKAFD5jkgA%20AABwGt6WwADgWxUAAMBVFQaAEnFYAgAAAAOAAcC3KgAAACfj16oGgDJxSAIAAIDTcFACA0B5eEkC%20AAAAV1WlpZ0EBVCTw8oCAAC00NHU5l0ZWpsTAIXwTl4WAQAAoIUOuvw3AJSPfRIAAAC00PMSGADK%20x24JAAAAWuhpCQwABgAAAAADAAYAAwAAAIArKgwAxbRTAgAAgBbaJYEBoHxskQAAAKCFNktQCN5W%20Xxjt83K6ywAAANBsr6ZnjslQiAtVCuFotokAAADQAltc/hsAyssmCQAAAFrADQAGgDKzRgIAAIAW%20+KUEBoDysloCAACAFlglQWF4CGDh7Et/EQAAAJrl+QwQoTCcACgcNwEAAAA0l9//GwDK0DIJAAAA%20mul+CQrFLQCFMzRPiwAAANAsQ/KsCIXhBEDh7M6TIgAAADTDVpf/BoDy9BMJAAAAmuGnEhgAytM9%20EgAAADTDjyQoHM8AKGzd3TlXBgAAgFPybIbmmAyF4gRAIR1zBgAAAOCU3eXy3wBQvv5LAgAAgFO0%20UIJCcgtAoW3NaBEAAAA+1OaMFaGQnAAotO9LAAAAcArukKCwnAAotD7Zm84yAAAAnNSbGZSDMhSS%20EwCFdsBrLAAAAD7UIpf/heYEQOGNzaMiAAAAnNQl2ShCYTkBUHibslIEAACAk/iZy38DQGX4pgQA%20AACumtqWWwCKU3lTLpIBAADghDZmfI7JUGgdJCiKF/JpEQAAAE6oIdtFKDwnAIrVeV3+WAYAAIA/%20sD6X+v1/MTgBUCz78lkRAAAA/sDns1OEYnACoHiWZbIIAAAA7/NArhPBAFBpxmaDExcAAAC/492M%20yxYZisNrAItnU34gAgAAwO/4nsv/4nECoJj65cn0kgEAACBJciAX5oAMxeJIejG9nl9nqgwAAABJ%20ki9ljQjF4wRAsXv/zKMAAQAAkqzMdV7/ZwCoZBdkU7rIAAAAVLk3Mia7ZCgmtwAU26/zWm6QAQAA%20qHJfyf0iFJcTAG3RfElulAEAAKhi92WK4/8GgGrQL5tztgwAAECVejFj87wMxdZegjb5Zv98jsoA%20AABUpaOZ4fK/LXgGQNvYkfa5WgYAAKAKfS3/IUJbcAtAW2mfxZ4EAAAAVJ0f5xNORBsAqk3vPJzh%20MgAAAFVkey7LIRnahmcAtJ2DuSH7ZQAAAKrGgUx1+W8AqE67cnPekgEAAKgKb+WmbJeh7XgIYNt6%20Nk/lz92IAQAAVLyjmZb7ZTAAVLOt2ZubTAAAAEBFO5YvZYEMBoBqtzGHcoMMAABABWvMt0QwAJCs%20y7FcIwMAAFChvpavi2AA4DcezJv5ExkAAIAKNDv/LIIBgP+3Oi9kimcBAAAAFeVY/i7fkMEAwPut%20z7O50VcEAACoGIfz+dwuQ6nwG+fScl3uSU8ZAACACvBqbsl9MhgA+CCjszRDZAAAAMrcc7kxm2Qo%20Je0lKDHbckVWywAAAJS1X2S8y/9S447z0vNaFqRTJgkBAACUqdvzmbwiQ6lxC0Cp+ot8L91kAAAA%20ysyracjdMhgAaI7zcmcmyAAAAJSRX2VadshQmtwCULoOZUGO5UrPaQAAAMrC0Xw7t2a/EKXKCYBS%20NzF3ZKQMAABAiduWL2aNDKXMCYBStye35/VcmRopAACAEnUk/5pbs1uI0uYEQHkYnbm5TgYAAKAE%20/Syz8oQMpc/95eVhWybnpuwSAgAAKCk7c0uud/lfHtwCUD62Z14OZZyXAwIAACXhxXw1f5UtQpQL%20twCUm275Qv4x/YQAAADa0IF8J/+WV4QwAFBYPfM3mZkBQgAAAG3guXwr382rQhgAKI7aTMtX8lEh%20AACAItqSb+auHBbCAECxjU9DpnkqAAAAUHBvZUluz4ock8IAQFvplWm5NRN8LQEAgII4mtW5Kz/M%20y1IYACgFg1Of+lzqxY4AAEArXvqvy8L8KHulMABQas7KNZmcugyUAgAAOA0vZWWWZ0n2SWEAoLS/%20qiMzMZMyIcPFAAAAmmFHfplVWZ0n3OtvAKC89MxFuShjcmGGZnBqBAEAAH7PkezN09meTdmSLXlF%20EAMA5a8m52Rw+qRPzkrv9EiHdEx3WQAAoKq8liN5J6/mYF7KgRzIs3ku78gCAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%20AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAVJX/A4zlkop3bSFJAAAAJXRFWHRkYXRlOmNy%20ZWF0ZQAyMDIxLTA0LTIzVDA0OjAwOjA2KzAwOjAwrEF0SQAAACV0RVh0ZGF0ZTptb2RpZnkAMjAy%20MS0wNC0yM1QwNDowMDowNiswMDowMN0czPUAAAAASUVORK5CYII=%22%20x=%221.824%22%20y=%22-5.821%22/%3E%3Cimage%20width=%2261.444%22%20height=%2261.444%22%20preserveAspectRatio=%22none%22%20xlink:href=%22data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAgAAAAIACAMAAADDpiTIAAAAA3NCSVQICAjb4U/gAAAACXBIWXMA%20AbrqAAG66gHB8Tn1AAAAGXRFWHRTb2Z0d2FyZQB3d3cuaW5rc2NhcGUub3Jnm+48GgAAArhQTFRF%20////RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20RERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERERE%20REREREREREREREREZ3VqbAAAAOd0Uk5TAAECAwQFBgcICQoLDA0ODxAREhMUFRYXGBkaGxwdHh8g%20ISIjJCUnKCkqKywtLi8wMTI0NTY3ODs8PT4/QEFCQ0RFRkdISUpLTE1OT1BRUlRVV1hZW1xdXl9g%20YWNlZmhpamtsbW5vcHFyc3R1dnd5ent8fX5/gIGCg4SFhoeIiYyNjo+QkZKTlJWWmJmam5ydnqCh%20oqSlpqeoqaqrrK6vsLGys7S4ubq8vb6/wMLDxMXGx8nKy8zNzs/Q0dLT1NXW19jZ2tzd3t/g4eLj%205OXm5+jp6uvs7e7v8PHy8/T19vf4+fr7/P3+fB0t5wAAIL1JREFUeNrtnf1DVUX+xwcUBBHvwiUI%20n1ZsUXkIbMFt1bUlrXYxClhxdb8gsX5JLXfTIEDchF0fulFafYNQd4XFtNowMR82EO3CUklUmviw%20Fo8J997zb3zBpwC5954z85lz5pzzef+qnPnMvF/3M3Nm5swQIrZiJEbFEH3LW/2IwVXECkARAqBr%202VkBsCMAehZzD6D7PsDkABSxA1CEAJi5B9B9H2BuAGIlAMUiAGbuAfTeB5gbADsEAHYEwNQ9gM77%20AFMDUAQDQBECoFO1wADQggCYugcQvg8I5AVAIPYAeugDihpD+QAQ2qjzSbAWKABaBMfcEwH0AIQ2%206nz4A9YDCN0H3ExzHgigBmDYf30TUAwHQLHo3VxTKDQAoU26fwVqgQOgRXD/hwiwwgJgbdL9SzBg%20DyBsHzBimHvGCgmA9Yz+p0GKIQEoFt3/cQgIejSntPKot5rVv/liVown/3VLQAskAC3C+z+GAEtW%20TZ/86p3MCXbvv04JiJNAFaeDaY7msDv/NKfqhsL69ZRZ7j44rNkIk+HFsAAUi+//XQIibAMUNbz6%20rJ87/3VJQAssAC068F+Szg4TsLaHso6fZ9z0/6whFsSAewDh+gA309xnw/z3MFTyxMNu/NcfAcXQ%20ABTrwf8hAk6wVbPmrEEWxVuhAWjVhf88VWTqHkCoPkAT//VFQDF89YvN7r+uCGiFr32r6f3XEQFx%20PGofZ3r/9UNACY/Kl6D/uiGglUfdW9F/vRAQx6fucei/Tggo4VP1EvSfPwHpr/5M0B4ApA/42av/%20w/DXgY0iANDIc7d4+qDkPPgLxofE86p6PGNgvzjolKStDA8IFYAAj5vQAfwfVsOTPgL2AIx9gM+T%20DbeeUuWvZwLU8H9IbWsDaB8SsvprXpX/JvcB2qgC1rbdfczREAYCmrT1v0kd/4fUWWileER4zpEB%20rg1w/vV0CvushZ2jBhNReiVAPf+H1Puqwt/b9HX1DhUawXmydMlEJXE98GrvmEd0JtM309gNe2rq%20jFVF/4ebWsF4MOq5j13qtcSV1x+ZoGTkN1Z9T+mRALX9H9YxWePBuZs/Ub01OiuW+MoY+R1zk0Y2%206I8ALfwf0n+8jQfnFH+q0S/i21cSvIz8/uP+j3f70hPQrEVtm7Xxf/i3VuC+6IlPv+eSNNSHqW4z%20lLWg0+OfHgqibq4wDQj4cdO52v4Pjwdt448HZ229qPnESFveuEY+YOv19pen76cn4Kza1Tyrpf83%20x4MLx/6Vb+phpwhTo9J/t08fG9vCg3JC+zJGNwRo7f/N8eCKUdn28XOSMOrfOnnkyG/FMZl/990j%20OiFABP9HjwcXfCAJpa8yZY38xmpgDXWz1SiKb7Bh5wvZqQujgoKiFqZmv7CzYVDRn5/wF8H/H8eD%20sypdkmg6+qCckR/Y4urDCspof+0py9i/tzz1WruCR+wRw/+b48E5lrJ+SUA5bKFzvI/87lEl3Y9L%209gcgXaXR7p4RXdolO8y1gvg/PB78ThJU31MNSj/8CUW7Zci1f5vH2fvQbXIR6IkQxX/jqWW24nbz%20+1zWk7tf9jp5Y325W16UNvSfmy4lKW24Z2U999R0WWtop+SNV+eg/9zU+6SyhrNclfPUt2XuqQh4%20W1aQVeg/PznzFbVcmZwxqYLlpg1yltFvWNB/jtqlYG0oWMYRENdTlHiRcl1GiFnoP0/9c7LspsuR%208ftPUeZGiowcUIP+c9Up2S9aJ70/TPF2gw3en9kXhP5zVft8eW0n4zLEt5U7ImMk+Cj6z1fXl8pq%20vCzvyYRiT3WA97fBHPSfs278Xk7rveh1/mc6jSnTvc4IlaL/3FUoo/ne9PaQl+lsednrsgX6z1//%205+e1/eq9zf9Tbt6zelsXOIr+q6B/jZ5voXjCNlpntlEUhv6Dy/5TNgC6qL/eCe1SAQD036u+/TkT%20AAxDtVL+AKD/MtSTygJAND0A0dwBQP9lyfm/9AC0s4zP2jkDgP7L1Q5fWgBeYwHgNb4AoP/yVRNI%20CcBTLAA8xRUA9F+JToZTATDItGpvGeQIAPqvTOfn0QDQwDZJ08APAPRfqf67hAKAnWwA7OQGAPqv%20XDeylAPwAhsAL/ACAP2nUoFiALLZAMjmBAD6T6k3lP5BKhsAqXwAQP9ptV/pHyxkA2AhFwDQf+op%20wRilfxHFBkAUDwDQf/oEoHgMwLhxM4gHADvQSOoEYAgA7u9DK2kTgGIAROwCMAXQJwDFAAg5CMQU%20QJ0AFAMg5msgpgDaBGCQiSBMAbQJwChTwZgCKBOAURaDMAVQJgDDLAdjCqBLAIbZEIIpgC4BGGdL%202N/QUpoEYJxNoZgCqBKAgbaFYwqgSQAG+jAEUwBNAjDSp2GYAigSgJE+DsUUQJEADPV5uCAp4Ad7%20bdmGnJWpS5Pmzwzx8wuZOT9paerKnA1ltfYfhEsA4+motxTA64CIesaTISK0TgHtR3avWx7l4URG%2036jl63YfaRcoAYynSm9/zuuImDdZzwbRMAW4ztkyZJ/DF5FhO+cSNgF4H6rxOiTqRaLPFOBs3JGm%20OCta03Y0OoVMADIOCuV0TBz7WbF/Vb8xBw5lUs+OWzIPDYiXAMij3h/B56DIGKK3FOBqyGW87tKa%202+ASLAGQIBmtyOOo2JOE6CsF2DfPBgiZzN5sFyoByLowjMdh0RAHhaqXAm7sTSRgStx7Q5wEIOes%20WB7HxfcEE/2kgO7yaQRU08q7hUkAxCIHR/ALI8pAGjKiV4U2vFIQQsAVUnBFkARASJWsJ8FeGXMV%206MIQ/imgI38y4aLJ+R1CJABC5sh7OQG9NOpZoFbknQIu5/gRbvLLuSxCAiDEJrMnhLs27nOwZuWa%20Ahy2EMJVITaH9glg6GfUI/N5YBdHZoA1Ic8UcDyRcFfice0TACFrZT8R5urYE4AtWM6r8S6t8SEq%20yGfNJa0TwJD2KFkEY788+mHABuSUAgZ3WohKsuwc1DgBEOJ/QlnrsF0fD3thGJcU0J5MVFRyu8YJ%20gISdVXN28mwYZOuFc0gBBy1EVVkOapsA1PUfmgDwFNCfR1RXXr+GCUBt/4EJgE4BbQlEAyW0QTfy%2093LTWFiz+ovUzWHCpoDKKUQTTamEbmSZ0+1WDfwfIsAqZgoYyCaaKRt4v0j/LFn+n5E00RlAAv4F%20FlXPcqKhlvfAtnGlwP5DEvBLuKn/JKKpkmAXB1wLBPYfjgDfJqiIzkcTjRV9HrSJP/BWXmiTpKGa%20QkEaLReMyEiiuSJhf5GPi+w/EAEhV4GiqZ9KBNDUesgWPufr0f9GSWM1AhBgA4qldhIRQpNqIVs4%20VWj/IQh4EGhFvV4Q/4cIgMwBh92XEyiA/0MEBDI214dA/f9UIoymAo4DnB7mAopEAKCIsbEWwoRx%20PpIIpEjAd4GtRGgCWP0nB2De/6OJUIqGmw+4OFFkApj9/ynICKAniQimJLg5waeJuAQw+w+zDjSw%20nAin5WDrAu8RYQlg9z/4e4g4somAyoZqZdccUQlg95+sV2vJRAOBrQ4XEzEJAPB/AsRouW2KmABM%20gdoh8ikRkgAA/8kTAHH0JxBBlQC1S2yuiARA+E/eBggkjwirPKC23kxoCThbw1byibNc/ff/jr1x%20DhKBBbRX+BNCScDZMPLwCYaC9/i7224K4r/yK4nuVbtFZAAs7TAERNERcGvrbsbntLMra4m7Dccw%20/sv8rt2TBpOJ0EqG+WboOUJDwJ2Nu37P0iy4D9hunaM33pZjIP8DuphbZicRXDtBAPiYUBAwYuO2%20pUzpxOSNqruzD/cSAOQ/SWNumEsW0QGwgHw56pqunIDRG/aCc07KL66vJmtkw47ddgjlP9nH3DBr%20iPBaA5IC1hGlBNy7YTMm68U3ve5UOFpZmvPo2AuHRxMA5r8/8zlLx33EB8AH5PwAeecyF3ny/5a8%20FTT+X40kAMx/8ivWVnEkEh0oEWK90xGujIAmdxu26QAg1iZ4/8lfWFvFRnQhG0QKkHkq420C3G/W%20pQTg7vZjQP/Jv1k3gcCd/xMUvWTlxvLq+rbu7rb66vKNK5dEB4E9PARic8gRooAADxs1aQG4vQEV%200n+rU50fhVdFb2oYJxRnwyaoXUY5AAAMhMgnwNNGXWoAbhIA6T/JZGySDoiDynySt3k4+de+LRli%20mOkHcZ7garmlFXncqE0PwBABoP6TNxlbJJ89hJSKC95KuVCRwl5OPgAAX5fEyyzN4zZtBgBIIKj/%205Cu2BrnCfP7nIpnLJCcWsZY0GeZU2daSOOZWZwEAVvMYW6OAsfzYd+WX9W4sY2EFUIvwzAyIAsCM%20zENsLdHN9gow4y1FQ1DnWzPYXgQAzxZvLY7TNwC+iX+sZh8VlTP5UaZ4r05/GRNxsIfgMDCgMQBT%20fv3S+10QTXCD5fz/x67RFHntMYYip0HfMNFCyYCGAMzI3P0J2MnKexkCWU8ZhWM9Q6F74TfltRTH%206gWACSBZf6ToVwH836Av9Q1/+hUBiYeUM6A+AFNSgLL+qBka6nDu+4il3I/uoy6Y101TLUWx4gIw%2083evNHI5T38zbUTxjJv02uNpS94scZMSBlQDYCjr7/uKV41dsymjWsH8Ota9grLo2VzvG7TLZUAV%20AIJ5ZP2ROkbrP8Dlr05aAhokvrIXxYgAALesP1K5lPkfZDqmm7IXyJW4SwYD3AGQVNAA3fmE97XD%20FN9ONxK0qnLvMNFaalTyEN3730dQ5X9E9zZ4CAEAUiZVZG/ABfCGJhsgEIA7wzCqjwHWQ4ZANSdo%20cSIAIGqkmv8HHZk6qNYFGhEAEO2gWf+7BhvDNZq1wR0IAIjSKMIqgw6C5u7sNAQAZBqQ4iVwBviN%20Tv0UO0SsLgQAQOcoonoLPoy3KMI4hwAAiOJ7oFgO428nxWK8DQEAEMW91e/yiONd5XFkIAAAilAc%200yI+gSjfLR6BAADMxCuP6QSfSCiuUG9HAJh1RHFIKbxCSVEcyhEEgFm7FYdUwSuUCsWh7EYAmLVO%20aUQ+F3iFckHxl6PrEABmKT4ZPplfLIrPqFuOADArSmlE2/jFsk1pLFEIAKt+8FUakZ1fMIp3p/v+%20gACo3ebRPKOJFohGkwBQqzSgTTyj2aQ0mloEQO1lWK67sRs0X5Y2HQAbFMYTxHUfllPpWWIbEABG%205Yg0BFA+CMhBABi1UmE8S/iGs0RhOCsRAEalitXiSnlMRQAYtVRhPBv5hrNRYThLEQBGKb0jtpxv%20OEqPKkpCABg1X2E81XzDqVYYznwEgFEzFcZTzzeceoXhzEQAGKX0g4w2vuG0KQwnBAFglNITorv5%20htOtMBw/BAABQACwC0AAcBCIAOBrIAKAE0EIAE4FIwC4GIQA8GtxXA7GDSE8hRtC1AYAt4SZHADc%20FGpyAHBbuMkBwA9DTA4AfhpmcgDw41CzA4Cfh5scADwgwuQA4BExJgcAD4kyOQB4TJzJAcCDIs0O%20AB4Va3IA8LBokwOAx8WbHAC8MMLkAOCVMWYHAC+NMjkAeG2cyQHAiyNNDgBeHWt2APDyaJMDgNfH%20CwxATJGdfy1z6WKLBzksoDuervRc/u1iL4ohAog/A8coI1sBMAxzrqAsvMEc7t+efOfLgGs2LQHM%20OaCb1v/ZLr7uxxLBFFvUwq++m2mjimccB7TH05a8mV9rtIjnPm8G7NQx3cf0LvDRfdQF283m/m0G%20ivkwkEgdkT/DfMAb/tTFJvJxv1ho9zkysJchoPWUs8KO9QyF7jWp+7cUB87AjWkM4TxGtTJ07TGG%20IqfdAHc/juhKccWtoA1QzhJMSJni/QH9ZSEsJcIeVdSqN/c5MNDN5AeZ8ZaiKQHnWzOYigvpNr37%20txkoAWOggHVoomCn6LusnW0BmPslOnYfloErk1kjWSTze4ETi1hLmnwF3R81G1PyNUBz5LMHklLh%209bvBCxUp7OXkA1T3m5J4YhytBmiRDj+AQHySt3mYobFvS/YBKMSvQ7sFMEEVArE0mgMUTPSmhnFG%20hM6GTdFABYAcDfaAoQAA+UrycghYOEHRS1ZuLK+ub+vubquvLt+4ckl0EBztlwEqe95Y/sP8KGz6%20qKsNoq6vGwyAcIhNuo5EPVQ1EWQ/crrBAIA5x/+4j/gV9TkOUVNniNEAgDksZY34FV0DUtGTRvOf%20TAfZIHPJIno9LZdAACg1HADkY5CG2Sl6NXfCTAEvMR4Az4E0zGCy2LVMHoSZ955oPACAzkxsF7oT%20sLTD1PJ1YkB9AtM2B0Wu40GgRcBHjAgA1DbZPHGrmAdUxc4JRgRgLlDr9CeIWsMEqHNJKogh9SlQ%2087RNEbN+U8BuLV1iTACKodqnUsz6VULV71tfYwIwB+xjqWwRq5cNtgvwFWJQvQfVQgPLxavccriv%20wROMCsDTYE3UkyRa3ZJ6wCr3oVH9JxMvgjXS5WixqhZ9Gaxqii9L1ZG2wrXS+UiRKhZ5Hq5mbT7G%20BWAW4LlZZ6aKU6+pZwA/A8ojBtZhwIaqnyRKrSbVA1brv0FGBgD0Mu1aQQiYBHo75HYj+098Qc/P%20rheiF5gK+fuX+qcbGgDyOGRjSWcEGAlGngGt0lZicH0A2lznNX8bjD4PWqGvJhsdgAWwh2dd1nhG%20KOkyaHUoT8XVlSphW6xH01nh5T2wtTlqfP/JLODLPAY0XBnKBj4N1vGgCQCAv8yjUqP9AVMqoWti%20M4P/xPIddLu1abJ8ltAGXY/vQ00BwBz4exT6NZg+zQO/l0pyxpgCAJvEQQdV3i1uOcijFvvN4L+1%20l0fTSe2qfjGS3M6lEqZIAQUSHw3uVC0JWHYOcqqECVJAQKfES5fWqLKS7rPmErcqmCAFrJU46rgK%20J0gkHudZA8OnAJ//8Gw+yWHjfLBCiM3BtQKGTwErJM66nOPHL3q/nMu84zd6CjgmcVdHPqcVtcn5%20HfyjN3gKWCipoSsFHDqCkIIrqgRv7BRwUFJH3eXTYAOfVt6tUuiGTgEPOCW1dGMv4BtB4t4bqgVu%206BRgk9SUffNsiKBnb7arGraBUwCnWWD3cjXkWhlDzm1wqRy0gVNAgaS+Bg5lUk8RWzIPDWgQsmFT%20AMdZYM8N2rgjTXEisKbtaHRqE69hU8BaSTu5ztkyIuQGGpFhO+fSMFiDpgDOs8ByloyP7F63PMrD%208Ru+UcvX7T7SrnWcBk0BT0pi6Ad7bdmGnJWpS5Pmzwzx8wuZOT9paerKnA1ltfYfBAnRmCngmIQC%20TwEx3p4kDkq/QFs5pIAib08qMt0ssLlSgNc5Krso/j/gRFfhU0Cs9yeJcuH0q2gqhxRQ5P1BgvQB%20qs8CmyMFyLikvUUMAArRUg4pIFbOg4ToA7SaBTZ4CpB1+G6x2WeBDZwCWuQ8R4Q+wKcN/eSQAmLl%20PUiAPuBJtJNHCpB5/LoAfUADuskjBbTIe472fQDOAnNJAXFynxOHs8CGTAGyL+DQug/4Gc4Cc0kB%20rXIf04qzwEZMAXHyn6NxH5A+iFZySAEl8h9TQpAA46WAVvmP0boPQAI4pIB4JY+JRwJ0qgPuVlfz%20mpU8pjlP/r74ZX9GAoTRP8a9RXxSep3iD1YG6tLlXa/wJwefLQRIAJD/Pov3XKd72vU9i70eojR5%20//D/RAKE9X9e6ZcsT/yydJ5Hk6JudyxIgJD+h+efZn/q6fxwtxY9eu3O/0ICxPN/2WGg9hs8vGx8%20gzaNOAALCRDL/wmZjZAPb8yccG/3v2/Uf0ECBPI/4JkvoJ//xTMBY7r/sXcfIQGi+B+8hcuOys4t%20wSOcSbl6z39AArTTeyP8X3WRVykXV90t5Pnxzr9EAjSTs3r+7fZawHU3VcOCW91/9fj/jARoiMC+%20YQRCKzjvpXBWhBIyu8ndPyMBmiIQl3uVfzFXc5d5KAUJMLuQACQACUACkAAkAAlAApAAJAAJQAKQ%20ACQACUACtCWg91/oiNr6gzgE9JaHk182oSWqyjFXlO8Fhu0fkq8a8+Sou6oS5IuR2/YPi/cdjsr1%20vXE/g3bOJSIQ0Fs+6sz/Bz8UqY36yywx+52YAPgR0PvXe658WHhAlCzgqpw1HJBBEeCXAOQTMI79%20w/pp+fcitNAHC+4EZEgE3tH8y9G+v7q98CV4/Xmt2+fc4yMDMh4Cznkafzvswf6bm+afePs7DVvn%20cOrYW2iMhgDfBOCVAC/235R/alWXJm1zceus8eIxFAK8E4BnAvr+JvO2r4C0fd0qt4zrvacnugvH%20QAhUa3iChGz7b+WBX/3l3+o1+6fFczxGYxQEVEgA7gjo+9v9ih9kzXzzKxVa5ZPNMt6MjIGAGglg%20XAJo7L/9Ff0hvpn/4+eiZEZiAASc87U5R4je/iFl8msPR/266UpC0T0CKiWAMQT07bif5VEzODXG%20wJGccMXB6BsB1RLASAIY7R9SB4+2+Hp1CF004yHQrBMA9hGiNgHs9hNSzaMtGA7cvAeBfwRfwgQw%20LgEQ9hPyRx6NwXTc4mgE/jGRbMAEMB4BIPYTksihLVoZYxqBwPD5D4Hf6gEAze8aoJRvl1A9wBgE%20bp3/oYsUkKtTAMj7Yv4YbiJw+/wXXaSAq6E6BeAl4XqAuwgcuLN+sF4PKaBCpwD8WsAeYKy2wM1O%20fVa3ffWihKgwf/+wqIRFq7fXfQa1Vcq5QJ8ATHGI2AOM0kyg+5T7arKm3vv0qVk1fSCPb9BpCvhE%20zB5ghP4OEVbPgYwgdwUEZRzoAShilT4B2A0MAPjVW4+wx9RVlRbouZDANPaNMheDdQlApuA9wMRP%20mRcmdsm6BcK6a4CxoC26BGCG4D0A8ytAbbTcoqJr2UrqDNAlAR1C9wARjNtYTy9WUtpitnPmn9El%20ANVC9wA2pmg6snyUFeeTxfJ7+GKCHgEAXQ+CvoA5nOUVzVVKkZMDSl30JWbqEYBEkXuAUoZYetMp%20F9ro5x0a9QjAhC5xe4Dg6/ShfPMQbakPfUNd6DKTrwdB9wDP04dyKpK+2MhTtKUeNvl6EHAP4H+B%20OpL9gSwFB+6nLHYwXIcApMABEAsbWTb18K+QtehCyqFgvqnXg6B7gBZa/wGm5VfREXBaj31Ao6A9%20wM9p4yiEKL2Qrux5OgTgFUF7gF20/T9M8XTjgFIdAvA7MXuAiZSXgJ0KhCk/kOpd4Esf/QEwEwgA%204FMyH6d8/4+ECiCSaj5gsQ5TwFdC9gDv0M3/PQQXwUM0c4J7dAjAPhF7gClUM7KudMgY0ileBa5P%200h8AfxSxB/i9CGMwmrWIdP0BkChiD0A1Q90BvCcjgGJ1uE5/AICsB9lhY4qkmp7Kgm6aLIotaFb9%20EfC+eD3ARqp5OPB3MB+KPUJ5+gPgJfF6AKrpSQ6vYIuVR9EcrzsAUoTrAWKo9n/yaBuanaKtJTr7%20WjjYIVoP8DLN/u9oHm0TTbdbvLVYVwywrwfFgMYTTrM3cxeftqFdkpBaimN1A8Ar4vQAEU8U/PNr%20mhC6OI2+rQzvSLph4HdC9AD3/6awjn4/HrfLGqrYJkiL9MDATK17gMjfvnToAlsIabwaJ405PRbF%20EJRnsb+G9ATyii0Q4NthdJg7AAf4BXcAAdABABn8gstAAMQHoC+IX3BBfQiA8ADU8IyuBgEQHoAs%20ntFlIQCiA+CYyjO6qQ4EQHAAPuMb3mcIgOAA1PENrw4BEByA7XzD244ACA7Aar7hrUYABAdgEd/w%20FiEAggOQwDe8BARAcACi+IYXhQAIDkAY3/DCEADBAfDnG54/AoAAIADYBSAAOAhEAPA1EAHAiSAE%20QDQAcCrY5ADgYpDJAajjGx4uB4sOAG4IMTkAuCXM5ADgplCzA4Dbwk0OAH4YYnIA8NMwswOAH4ea%20HAD8PFzXiimys7YxHhChc8UWtTA1Mx4RYwAGihkYwEOizM4AHhNnEMUVt1I1OB4UaSAGSmgYwKNi%20jaT4ZuUNj4dFG0l5ypsej4s3kqwUnS9eGGEkUWzDwStjjKR0iuEXXhplIE26rrz18do4I2kPxe8P%20L440kBbTzMDg1bHGkc+XNA7g5dHGEc0YDK+PN5Dm0a3CFEKUXUhX9jx0DVKnqUxwrWIveZWLqujT%206Bmo8ul+hi7mHFBI57+Uj56BKnyQci1+P9NIMHA/ZbGD4egZrA7T7sY4xfA2GHmKttTD6BiwllHv%20xvqGekboIfqr65ahY9Civ9O0l3JWOL2XushG9AtcmfQ7Ml2lFGuDAaUu+hIz0S9wTfiCYUt2R5bC%20eTmfrA6G4r6YgH7B6xmmXfmnFU3NLz7NVNgz6BYHBXSyfZZTK3uvcHQtW0mdAegWD21h/DBrYJes%20PVrWXQOMBW1Br7go+CLrt3ldVWle5oUC06q6WEu5GIxe8dEq9o9zpZ4DGW5PkAjKOADw/a+0Cp3i%20pQYJQn01WeOcJDU1q6YP5PEN6BM3LXBKMHJ8Vrd99aKEqDB//7CohEWrt9d95gB6tHMB+sRPFZLw%20qkCXOCr0quj+Xw1Fl3gqV3QActEjrooTHQBcBuSrfcJ3AbPRJI6a7xR+ENg0GW0ycQIYUjXaZOYE%20MKTn0SheqtaD/5IjBZ0ycwIYGghGoVcmTgBDOoMDQR6a59QLANI+dMvMCWBIm9AuMyeAoYHgo2gY%20tN6R9KRrOBA0cwIYUjMOBM2cACSw4ylQtzTXqTcApD+ha4Cq0p3/kgOXhk2dACTpz+ibmROAVIS2%20wSUAB/pvav0B/Te5itB/JAD9RwLQfyQA/UcC0H8kAP1HAtB/JAD9RwLQfyRA5T3fuXH7nOi/WQlw%20Vgx//z/fHQLov8EJaLhz/sv8aif6LyAB367f0svP/osjz/8aBwH0X2MCvt0QSMjMv3Oyv3PLmPP/%205o1BAP3XloBLG24fAvnIpxzs/+KZcc5/nfeOE/0XhIBLG388A3Ti+u+A7W/MdHP+948IoP9aEtD5%203Ohd+BG2Pjj3Bw972t05t8qJ/mtMQOfz936EEV56Hcb+0/ne7n+aW+VA/zUk4PKm8b/BCX7+ArP7%20X5bKuv9x7h/QD60IuPwnt2c/E//sFhb3r+9ZjPf/Ck7AFQ/239TPd1FeMzFQlz4Jm1hwvfDnIO//%20aeLj7yifG2rOs2LzGkdTfv++wu8K4rHRDKbIjUruHWzFBjOgYl6WfRNcCbaWIRUuF4A4bCtj6mvs%20Acytf8oDoBhbyqAqwB7A3HpClv8t2FBGVQT2ACbXN3IAiMV2MqzqsAcwtwqxBzC3foM9gLl1P/YA%20Jpf3TUK4ucvQOoQ9gLn1kjf/7dhGhtZvsQcwtyK9ARDDOYD/BwDF42JUCDSGAAAAAElFTkSuQmCC%22%20x=%2263.223%22%20y=%22-33.465%22/%3E%3C/g%3E%3C/svg%3E"
  },
  "design": {
    "board": "alhambra-ii",
    "graph": {
      "blocks": [
        {
          "id": "c7eb44d2-1692-40a9-aaf9-1f7b1675c04a",
          "type": "basic.output",
          "data": {
            "name": "cnt_reg_test",
            "range": "[5:0]",
            "size": 6,
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 16
          }
        },
        {
          "id": "f51b568d-ac69-4203-9499-defb12e9622a",
          "type": "basic.input",
          "data": {
            "name": "rst",
            "clock": false,
            "virtual": true
          },
          "position": {
            "x": -144,
            "y": 80
          }
        },
        {
          "id": "07d985d1-3743-42a3-b436-7711d43b5619",
          "type": "basic.input",
          "data": {
            "name": "clk100mhz",
            "clock": true,
            "virtual": true
          },
          "position": {
            "x": -144,
            "y": 128
          }
        },
        {
          "id": "e8a3cc8a-5ae0-4dd9-8404-6ec7058d7e55",
          "type": "basic.output",
          "data": {
            "name": "ov7670_sioc",
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 144
          }
        },
        {
          "id": "0e8058b3-d909-4728-a7c3-43d38e9ccbf8",
          "type": "basic.output",
          "data": {
            "name": "sdat_on",
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 200
          }
        },
        {
          "id": "44ef1b5d-c37c-4ee5-9917-dde654188819",
          "type": "basic.output",
          "data": {
            "name": "sdat_out",
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 256
          }
        },
        {
          "id": "53aa1fd4-6330-475b-b766-6e746228bc52",
          "type": "basic.input",
          "data": {
            "name": "rgbmode",
            "pins": [
              {
                "index": "0",
                "name": "NULL",
                "value": "NULL"
              }
            ],
            "virtual": true,
            "clock": false
          },
          "position": {
            "x": -144,
            "y": 360
          }
        },
        {
          "id": "baae5b29-67f9-41ce-b1e3-370a0b0d731a",
          "type": "basic.output",
          "data": {
            "name": "ov7670_cfgdone",
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 376
          }
        },
        {
          "id": "d6b3dc26-25b7-4476-95a2-14a2c250dad1",
          "type": "basic.input",
          "data": {
            "name": "testmode",
            "pins": [
              {
                "index": "0",
                "name": "NULL",
                "value": "NULL"
              }
            ],
            "virtual": true,
            "clock": false
          },
          "position": {
            "x": -144,
            "y": 416
          }
        },
        {
          "id": "78d12cc4-7d6d-4a27-b046-e68e2a9c4fb1",
          "type": "basic.output",
          "data": {
            "name": "ov7670_rst_n",
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 432
          }
        },
        {
          "id": "1ec398c7-8274-48f3-9d64-a1cc7c85369c",
          "type": "basic.output",
          "data": {
            "name": "ov7670_xclk",
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 488
          }
        },
        {
          "id": "3520b631-32aa-4b4f-bd27-2f6c43b998f3",
          "type": "basic.output",
          "data": {
            "name": "ov7670_pwdn",
            "virtual": true
          },
          "position": {
            "x": 1232,
            "y": 544
          }
        },
        {
          "id": "5734eefa-7d5e-4455-aeab-bbf98bad5ae0",
          "type": "66a960ad8fab67afcb3f1f8cd6fad36d7084b28b",
          "position": {
            "x": -32,
            "y": 464
          },
          "size": {
            "width": 96,
            "height": 64
          }
        },
        {
          "id": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
          "type": "basic.code",
          "data": {
            "code": "//------------------------------------------------------------------------------\r\n//   Felipe Machado Sanchez\r\n//   Area de Tecnologia Electronica\r\n//   Universidad Rey Juan Carlos\r\n//   https://github.com/felipe-m\r\n//\r\n//   ov7670_ctrl_reg.vhd\r\n//   Module in charge of telling the SCCB module what registers to write\r\n//   in the camera camera and to control the camera inputs:\r\n//     - ov7670_rst_n\r\n//          0: camera reset\r\n//          1: normal mode            \r\n//     - pwdn: power down mode selection\r\n//          0: normal mode\r\n//          1: power down mode\r\n//     - xclk: system clock input\r\n//          freq   :  min: 10 MHz  -- typ: 24 MHz  -- Max: 48 MHz\r\n//          Period : max: 100 ns   -- typ: 42 ns   -- Max: 21 ns\r\n//   Register values taken from\r\n//   http://hamsterworks.co.nz/mediawiki/index.php/Zedboard_OV7670\r\n//   http://hamsterworks.co.nz/mediawiki/index.php/OV7670_camera\r\n//------------------------------------------------------------------------------\r\n/*\r\nmodule ov7670_ctrl_reg\r\n  (\r\n    input         rst,          //reset, active high\r\n    input         clk,          //fpga clock\r\n    input         rgbmode,      //if '1': in RGB mode\r\n    input         testmode,     //if '1': in test mode\r\n    input         resend,       //resend all the sequence\r\n    input         sccb_ready,   //SCCB ready to transmit\r\n    output [5:0]  cnt_reg_test,     //to test the count\r\n    output        start_tx,     //start transmission\r\n    output        done,         //all the registers written\r\n    output [6:0]  id,           //id of the slave\r\n    output [7:0]  addr,         //address to be written\r\n    output [7:0]  data_wr,      //data to write to slave\r\n    output        ov7670_rst_n, //camera reset\r\n    output        ov7670_clk,   //camera system clock\r\n    output        ov7670_pwdn   //camera power down\r\n  );\r\n*/\r\n\r\n  // frequency divider for camera clk (divide by 4) \r\n  //signal cnt_cam_clk : unsigned (1 downto 0);\r\n  // frequency divider for camera clk (divide by 8) \r\n  reg  [2:0]   cnt_cam_clk;\r\n\r\n  // 6 bits: less than 64 registers to be written, change if the number\r\n  // of registers to be written change\r\n  reg  [5:0]   cnt_reg;\r\n\r\n  // auxiliary signal, connected to output port done\r\n  wire         alltx_done;\r\n\r\n  // auxiliary signal connected to output port ov7670_rst_n\r\n  reg          cam_rst_n;\r\n\r\n  // auxiliary signal, connected to start_tx\r\n  reg          start_tx_aux;\r\n\r\n  reg [25-1:0] cnt300ms;\r\n  wire         end300ms;\r\n  reg          ena_cnt300ms;\r\n  parameter    c_end300ms = 30000000;\r\n  //parameter    c_end300ms = 30;\r\n\r\n\r\n\r\n  //id of the slave; 0x21.\r\n  // if adding the write bit, would be 0x42 for writing and 0x43 for reading\r\n  parameter c_id_write  = 7'b0100_001;\r\n  wire  [7:0]   addr_aux; //address to be written\r\n  //wire  [7:0]   data_aux; //data to write to slave\r\n  // register from the register memory: address & data\r\n  reg  [15:0]   reg_i;\r\n\r\n  parameter RSTCAM_ST      = 0,  // Reset camera during 300ms\r\n            WAIT_RSTCAM_ST = 1,  // Wait 300ms for the camera to be ready\r\n            WAIT_ST        = 2,  // waiting to send, until not busy\r\n            WRITE_REG_ST   = 3,  // sending the initial sequence\r\n            DONE_ST        = 4;  // all the registers written\r\n\r\n  // present state, next state\r\n  reg  [2:0]  pr_ctrl_st, nx_ctrl_st;  // present state, next state\r\n\r\n  // save the mode values to see if the have changed\r\n  reg         rgbmode_old;\r\n  reg         testmode_old;\r\n  wire        mode_change;\r\n\r\n  reg [15:0] reg_yuv422, reg_yuv422_test, reg_rgb444, reg_rgb444_test;\r\n\r\n  assign cnt_reg_test = cnt_reg;\r\n\r\n  // msb 8 bits are the address (15 downto 8)\r\n  // lsb 8 bits are the register value to be written\r\n\r\n  always @ (cnt_reg) begin\r\n    // *IG means Implementation guide\r\n    case (cnt_reg)\r\n      6'h00:\r\n        reg_rgb444_test <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h01:\r\n        reg_rgb444_test <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h02:\r\n        reg_rgb444_test <= 16'h1204;\r\n               // 12: COM7 Common Control 7\r\n               // [1]=0: disable color bar (dont know what it is\r\n               //        because a 0 also shows the test 8bar\r\n               // [2,0]=\"10\": Output format RGB \r\n      6'h03:\r\n        reg_rgb444_test <= 16'h0900; \r\n               // 09:COM2 Common Control 2. Default: 01 \r\n               // [7:5] : Reserved\r\n               // [4]   : Soft sleep mode\r\n               // [3:2] : Reserved\r\n               // [1:0] : output drive capability, to increase IOL/OH drive\r\n               //   00: 1x\r\n               //   01: 2x\r\n               //   10: 3x\r\n               //   11: 4x\r\n      6'h04:\r\n        reg_rgb444_test <= 16'h40F0;\r\n               // 40: COM15 Full 0-255 output, RGB 444\r\n               // [7:6]=\"11\": Full output range\r\n               // [5:4]=\"11\": RGB 555 only if RGB444 is low\r\n               //             so, this is to have RGB444\r\n               // [3:0]=0: Reserved\r\n      6'h05:\r\n        reg_rgb444_test <= 16'h8C02;\r\n               // 8C: RGB444\r\n               // [7:2]=0: Reserved\r\n               // [1]=1: Enable RGB444\r\n               // [0]=0: word format: xR GB\r\n               //    =1: word format: RG Bx\r\n      6'h06:\r\n        reg_rgb444_test <= 16'h1180;\r\n               // 11: CLKRC Internal Clock\r\n               // [7]=1: Reserved  **IG says 0, but 1 seems stable\r\n               // [6]=0: Use pre-scale\r\n               // [5:0]: Interal clock pre-scalar\r\n               //    F(internal clk) = F(input clk)/([5:0]+1)\r\n               // [5:0]= 0: No prescale (internal clk)\r\n\r\n      6'h07:\r\n        //reg_rgb444_test <= 16'h0F43; // 0F: COM6 Common Control 6\r\n        reg_rgb444_test <= 16'h0F4B;\r\n               // 0F: COM6 Common Control 6\r\n               // [7]=0: Disable HREF at optical blank\r\n               // [1]=1: Resets timming when format changes\r\n               // others reserved\r\n               // [3] = 1 (reserved) hamster\r\n\r\n      6'h08:\r\n        reg_rgb444_test <= 16'h1E37;\r\n             // MVFP Mirror/flip enable. Default 00\r\n             // [7:6]= 00 : reserved\r\n             // [5]= 1 : Mirror image\r\n             // [4]= 1 : Flip image\r\n             // [3] : Reserved\r\n             // [2] : Black Sun Enable\r\n             // [1:0] : Reserved\r\n\r\n      // color from hamster\r\n      6'h09:\r\n        reg_rgb444_test <= 16'h1438;\r\n             // COM9 reserved: default 4A\r\n             // [6:4] Automatic Gain Ceiling - maximum AGC value\r\n             //   100 : 32x (default)\r\n             //   011 : 16x (default)\r\n             // [3:1] Reserved (default 101)\r\n             //   100 : Hamster\r\n\r\n     //x\"4F40\", --x\"4fb3\", -- MTX1  - colour conversion matrix\r\n     //x\"5034\", --x\"50b3\", -- MTX2  - colour conversion matrix\r\n     //x\"510C\", --x\"5100\", -- MTX3  - colour conversion matrix\r\n     //x\"5217\", --x\"523d\", -- MTX4  - colour conversion matrix\r\n     //x\"5329\", --x\"53a7\", -- MTX5  - colour conversion matrix\r\n     //x\"54E4\", -- MTX6  - colour conversion matrix\r\n     //x\"581E\", --x\"589e\", -- MTXS  - Matrix sign and auto contrast\r\n\r\n      6'h0A:\r\n        reg_rgb444_test <= 16'h4FB3; // MTX1  - colour conversion matrix\r\n      6'h0B:\r\n        reg_rgb444_test <= 16'h50B3; // MTX2  - colour conversion matrix\r\n      6'h0C:\r\n        reg_rgb444_test <= 16'h5100; // MTX3  - colour conversion matrix\r\n      6'h0D:\r\n        reg_rgb444_test <= 16'h523D; // MTX4  - colour conversion matrix\r\n      6'h0E:\r\n        reg_rgb444_test <= 16'h53A7; // MTX5  - colour conversion matrix\r\n      6'h0F:\r\n        reg_rgb444_test <= 16'h54E4; // MTX6  - colour conversion matrix\r\n      6'h10:\r\n        reg_rgb444_test <= 16'h589E; // MTXS  - Matrix sign and auto contrast\r\n\r\n      6'h11:\r\n        reg_rgb444_test <= 16'h3DC0; // COM13: default 88\r\n              // [7]=1 : Gamma enable (defaul)\r\n              // [6]=1 : UV Saturation Level - UV autoadjustment\r\n              // [5:1]: Reserved\r\n              // [0]: UV swap\r\n\r\n\r\n    // Trial and error\r\n      6'h12:\r\n        reg_rgb444_test <= 16'hB084; // recommended TFG (reserved)\r\n    // hamster\r\n      6'h13:\r\n        reg_rgb444_test <= 16'h0E61; // COM5 reserved: default 01\r\n      6'h14:\r\n        reg_rgb444_test <= 16'h1602; // reserved\r\n      6'h15:\r\n        reg_rgb444_test <= 16'h2102; // ADCCTR0 (reserved): default 02 \r\n      6'h16:\r\n        reg_rgb444_test <= 16'h2291; // ADCCTR1 (reserved): default 01 \r\n      6'h17:\r\n        reg_rgb444_test <= 16'h2907; // RSVD (reserved): default XX \r\n      6'h18:\r\n        reg_rgb444_test <= 16'h330B; // CHLF Array Current Control (reserved):\r\n                                     // default 08 \r\n      6'h19:\r\n        reg_rgb444_test <= 16'h350B; // RSVD (reserved): default XX\r\n      6'h1A:\r\n        reg_rgb444_test <= 16'h371D; // ADC (reserved): default 3F\r\n      6'h1B:\r\n        reg_rgb444_test <= 16'h3871; // ACOM (reserved): default 01.\r\n                                     // ADC and Analog Common Mode Control\r\n      6'h1C:\r\n        reg_rgb444_test <= 16'h392A; // OFON (reserved): default 00.\r\n                                     // ADC Offset Control \r\n\r\n      6'h1D:\r\n        reg_rgb444_test <= 16'h3C78; // COM12 (default 69)\r\n             // [7]= 0: No HREF when VSYNC is low\r\n             // [6:0]: Reserved\r\n      6'h1E:\r\n        reg_rgb444_test <= 16'h4D40; // RSVD (reserved): default XX\r\n      6'h1F:\r\n        reg_rgb444_test <= 16'h4E20; // RSVD (reserved): default XX\r\n      6'h20:\r\n        reg_rgb444_test <= 16'h7410; // REG74 default 00\r\n             // [4]=1 : Digital Gain control by REG74[1:0]\r\n             // [1:0]=00: Bypass\r\n      6'h21:\r\n        reg_rgb444_test <= 16'h8D4F; // RSVD (reserved): default XX\r\n      6'h22:\r\n        reg_rgb444_test <= 16'h8E00; // RSVD (reserved): default XX\r\n      6'h23:\r\n        reg_rgb444_test <= 16'h8F00; // RSVD (reserved): default XX\r\n      6'h24:\r\n        reg_rgb444_test <= 16'h9000; // RSVD (reserved): default XX\r\n      6'h25:\r\n        reg_rgb444_test <= 16'h9100; // RSVD (reserved): default XX\r\n      6'h26:\r\n        reg_rgb444_test <= 16'h9600; // RSVD (reserved): default XX\r\n      6'h27:\r\n        reg_rgb444_test <= 16'h9A00; // RSVD (reserved): default XX\r\n      6'h28:\r\n        reg_rgb444_test <= 16'hB10C; // ABLC1: default 00.\r\n             // Automatic Black Level Calibration\r\n             // [3]=1 : Reserved (hamster=1)\r\n             // [2]=1 : Enable ABLC\r\n      6'h29:\r\n        reg_rgb444_test <= 16'hB20E; // RSVD (reserved): default XX\r\n      6'h2A:\r\n        reg_rgb444_test <= 16'hB382; // THL_ST: ABLC Target: default 80\r\n             // Lower limit of black leve +0x80\r\n      6'h2B:\r\n        reg_rgb444_test <= 16'hB80A; // RSVD (reserved): default XX\r\n\r\n\r\n      // ---------\r\n\r\n      6'h2C:\r\n        reg_rgb444_test <= 16'h1520; // 15: COM10 Common Control 10\r\n                             // [7]=0: Reserved\r\n                             // [6]=0: Use HREF not HSYNC\r\n                             // [5]=1: PCLK doesnt toggle during horizontl blank\r\n                             // others default\r\n      6'h2D:\r\n        reg_rgb444_test <= 16'h1711; // HSTART HREF start high 8-bit.\r\n              // The first pixels flicker\r\n              // 1700; // HSTART HREF start high 8-bit.\r\n              // For windowing. Dont want to do\r\n      6'h2E:\r\n        reg_rgb444_test <= 16'h1800; // HSTOP HREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h2F:\r\n        reg_rgb444_test <= 16'h1900; // VSTRT VREF start high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h30:\r\n        reg_rgb444_test <= 16'h1A00; // VSTOP VREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h31:\r\n        reg_rgb444_test <= 16'h3200; // HREF Control\r\n             // [7:6] : HREF edge offset to data ouput\r\n             // [5:3] : HREF end LSB (high 8MSB at HSTOP)\r\n             // [2:0] : HREF start LSB (high 8MSB at HSTART\r\n\r\n\r\n      // -- QQVGA2\r\n      6'h32:\r\n        reg_rgb444_test <= 16'h0C04; // 0C: COM3 Common Control 3\r\n                             // [3]=1: Enable scale (for QQVGA/2)\r\n                             // [2]=0: Disable DCW\r\n                             // others default\r\n      6'h33:\r\n        reg_rgb444_test <= 16'h3E1B; // 3E: COM14 Common Control 14\r\n                             //    Scaling can be adjusted manually\r\n                             // [7:5]: Reserved\r\n                             // [4]=1: Scaling PCLK and DCW enabled\r\n                             //        Controlled by [2:0] and SCALING_PCLK_DIV\r\n                             // [3]=1: Manual scaling enabled for predefined\r\n                             //        modes such QVGA\r\n                             // [2:0] PCLK divided when COM14[4]=1\r\n                             // [2:0]=011: Divided by 8-> QQVGA/2: 80x60\r\n      6'h34:\r\n        reg_rgb444_test <= 16'h703A; // 70: SCALING_XSC\r\n                             // [7]: test_pattern[0], works with test_pattern[1]\r\n                             //  00: No test output                            \r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 0 -> 8-bar color bar (test_pattern[1]=1)\r\n                             // [6:0]: default horizontal scale factor\r\n      6'h35:\r\n        reg_rgb444_test <= 16'h71B5; // 71: SCALING_YSC\r\n                             // [7]: test_pattern[1], works with test_pattern[0]\r\n                             //  00: No test output                            \r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 1 -> 8-bar color bar (test_pattern[0]=0)\r\n                             // [6:0]: default vertical scale factor\r\n      6'h36:\r\n        reg_rgb444_test <= 16'h7233; // 72: SCALING_DCWCTR DCW Control\r\n                             // [7]=0: Vertical average calc truncation(default)\r\n                             // [6]=0: Vertical truncation downsampling(default)\r\n                             // [5:4]: Vertical down sampling rate\r\n                             // [5:4]=11: Vertical down sampling by 8->QQVGA/2\r\n                             // [3]=0: Horztal average calc truncation(default)\r\n                             // [2]=0: Horztal truncation downsampling(default)\r\n                             // [1:0]: Horztal down sampling rate\r\n                             // [1:0]=11: Horztal down sampling by 8->QQVGA/2\r\n      6'h37:\r\n        reg_rgb444_test <= 16'h73F3; // 73: SCALING_PCLK_DIV\r\n                             // [7:4]=F: Reserved, and manual says default is 0\r\n                             //          but IG says F\r\n                             // [3]=0: Enable clk divider for DSP scale control\r\n                             // [2:0]=011: Divided by 8 -> QQVGA/2\r\n      6'h38:\r\n        reg_rgb444_test <= 16'hA202; // A2: SCALING_PCLK_DELAY Pixel Clock Delay\r\n                             // [7]: Reserved\r\n                             // [6:0]=02: Default scaling ouput delay\r\n      //  end QQVGA\r\n      6'h39:\r\n        reg_rgb444_test <= 16'hFFFF;  // FINISH CONDITION, register FF doesnt exist\r\n      default:\r\n        reg_rgb444_test <= 16'hFFFF;  // FINISH CONDITION\r\n    endcase\r\n  end\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n  always @ (cnt_reg) begin\r\n    // *IG means Implementation guide\r\n    case (cnt_reg)\r\n      6'h00:\r\n        reg_rgb444 <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h01:\r\n        reg_rgb444 <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h02:\r\n        reg_rgb444 <= 16'h1204;\r\n               // 12: COM7 Common Control 7\r\n               // [1]=0: disable color bar (dont know what it is\r\n               //        because a 0 also shows the test 8bar\r\n               // [2,0]=\"10\": Output format RGB \r\n      6'h03:\r\n        reg_rgb444 <= 16'h0900; \r\n               // 09:COM2 Common Control 2. Default: 01 \r\n               // [7:5] : Reserved\r\n               // [4]   : Soft sleep mode\r\n               // [3:2] : Reserved\r\n               // [1:0] : output drive capability, to increase IOL/OH drive\r\n               //   00: 1x : works best\r\n               //   01: 2x\r\n               //   10: 3x\r\n               //   11: 4x\r\n      6'h04:\r\n        reg_rgb444 <= 16'h40F0;\r\n               // 40: COM15 Full 0-255 output, RGB 444\r\n               // [7:6]=\"11\": Full output range\r\n               // [5:4]=\"11\": RGB 555 only if RGB444 is low\r\n               //             so, this is to have RGB444\r\n               // [3:0]=0: Reserved\r\n      6'h05:\r\n        reg_rgb444 <= 16'h8C02;\r\n               // 8C: RGB444\r\n               // [7:2]=0: Reserved\r\n               // [1]=1: Enable RGB444\r\n               // [0]=0: word format: xR GB\r\n               //    =1: word format: RG Bx\r\n      6'h06:\r\n        reg_rgb444 <= 16'h1180;\r\n               // 11: CLKRC Internal Clock\r\n               // [7]=1: Reserved  **IG says 0, but 1 seems stable\r\n               // [6]=0: Use pre-scale\r\n               // [5:0]: Interal clock pre-scalar\r\n               //    F(internal clk) = F(input clk)/([5:0]+1)\r\n               // [5:0]= 0: No prescale (internal clk)\r\n\r\n      6'h07:\r\n        //reg_rgb444 <= 16'h0F43; // 0F: COM6 Common Control 6\r\n        reg_rgb444 <= 16'h0F4B;\r\n               // 0F: COM6 Common Control 6\r\n               // [7]=0: Disable HREF at optical blank\r\n               // [1]=1: Resets timming when format changes\r\n               // others reserved\r\n               // [3] = 1 (reserved) hamster\r\n\r\n      6'h08:\r\n        reg_rgb444 <= 16'h1E37;\r\n             // MVFP Mirror/flip enable. Default 00\r\n             // [7:6]= 00 : reserved\r\n             // [5]= 1 : Mirror image\r\n             // [4]= 1 : Flip image\r\n             // [3] : Reserved\r\n             // [2] : Black Sun Enable\r\n             // [1:0] : Reserved\r\n\r\n      // color from hamster\r\n      6'h09:\r\n        reg_rgb444 <= 16'h1438;\r\n             // COM9 reserved: default 4A\r\n             // [6:4] Automatic Gain Ceiling - maximum AGC value\r\n             //   100 : 32x (default)\r\n             //   011 : 16x (default)\r\n             // [3:1] Reserved (default 101)\r\n             //   100 : Hamster\r\n\r\n     //x\"4F40\", --x\"4fb3\", -- MTX1  - colour conversion matrix\r\n     //x\"5034\", --x\"50b3\", -- MTX2  - colour conversion matrix\r\n     //x\"510C\", --x\"5100\", -- MTX3  - colour conversion matrix\r\n     //x\"5217\", --x\"523d\", -- MTX4  - colour conversion matrix\r\n     //x\"5329\", --x\"53a7\", -- MTX5  - colour conversion matrix\r\n     //x\"54E4\", -- MTX6  - colour conversion matrix\r\n     //x\"581E\", --x\"589e\", -- MTXS  - Matrix sign and auto contrast\r\n\r\n      6'h0A:\r\n        reg_rgb444 <= 16'h4FB3; // MTX1  - colour conversion matrix\r\n      6'h0B:\r\n        reg_rgb444 <= 16'h50B3; // MTX2  - colour conversion matrix\r\n      6'h0C:\r\n        reg_rgb444 <= 16'h5100; // MTX3  - colour conversion matrix\r\n      6'h0D:\r\n        reg_rgb444 <= 16'h523D; // MTX4  - colour conversion matrix\r\n      6'h0E:\r\n        reg_rgb444 <= 16'h53A7; // MTX5  - colour conversion matrix\r\n      6'h0F:\r\n        reg_rgb444 <= 16'h54E4; // MTX6  - colour conversion matrix\r\n      6'h10:\r\n        reg_rgb444 <= 16'h589E; // MTXS  - Matrix sign and auto contrast\r\n\r\n      6'h11:\r\n        reg_rgb444 <= 16'h3DC0; // COM13: default 88\r\n              // [7]=1 : Gamma enable (defaul)\r\n              // [6]=1 : UV Saturation Level - UV autoadjustment\r\n              // [5:1]: Reserved\r\n              // [0]: UV swap\r\n\r\n\r\n    // Trial and error\r\n      6'h12:\r\n        reg_rgb444 <= 16'hB084; // recommended TFG (reserved)\r\n    // hamster\r\n      6'h13:\r\n        reg_rgb444 <= 16'h0E61; // COM5 reserved: default 01\r\n      6'h14:\r\n        reg_rgb444 <= 16'h1602; // reserved\r\n      6'h15:\r\n        reg_rgb444 <= 16'h2102; // ADCCTR0 (reserved): default 02 \r\n      6'h16:\r\n        reg_rgb444 <= 16'h2291; // ADCCTR1 (reserved): default 01 \r\n      6'h17:\r\n        reg_rgb444 <= 16'h2907; // RSVD (reserved): default XX \r\n      6'h18:\r\n        reg_rgb444 <= 16'h330B; // CHLF Array Current Control (reserved):\r\n                                     // default 08 \r\n      6'h19:\r\n        reg_rgb444 <= 16'h350B; // RSVD (reserved): default XX\r\n      6'h1A:\r\n        reg_rgb444 <= 16'h371D; // ADC (reserved): default 3F\r\n      6'h1B:\r\n        reg_rgb444 <= 16'h3871; // ACOM (reserved): default 01.\r\n                                     // ADC and Analog Common Mode Control\r\n      6'h1C:\r\n        reg_rgb444 <= 16'h392A; // OFON (reserved): default 00.\r\n                                     // ADC Offset Control \r\n\r\n      6'h1D:\r\n        reg_rgb444 <= 16'h3C78; // COM12 (default 69)\r\n             // [7]= 0: No HREF when VSYNC is low\r\n             // [6:0]: Reserved\r\n      6'h1E:\r\n        reg_rgb444 <= 16'h4D40; // RSVD (reserved): default XX\r\n      6'h1F:\r\n        reg_rgb444 <= 16'h4E20; // RSVD (reserved): default XX\r\n      6'h20:\r\n        reg_rgb444 <= 16'h7410; // REG74 default 00\r\n             // [4]=1 : Digital Gain control by REG74[1:0]\r\n             // [1:0]=00: Bypass\r\n      6'h21:\r\n        reg_rgb444 <= 16'h8D4F; // RSVD (reserved): default XX\r\n      6'h22:\r\n        reg_rgb444 <= 16'h8E00; // RSVD (reserved): default XX\r\n      6'h23:\r\n        reg_rgb444 <= 16'h8F00; // RSVD (reserved): default XX\r\n      6'h24:\r\n        reg_rgb444 <= 16'h9000; // RSVD (reserved): default XX\r\n      6'h25:\r\n        reg_rgb444 <= 16'h9100; // RSVD (reserved): default XX\r\n      6'h26:\r\n        reg_rgb444 <= 16'h9600; // RSVD (reserved): default XX\r\n      6'h27:\r\n        reg_rgb444 <= 16'h9A00; // RSVD (reserved): default XX\r\n      6'h28:\r\n        reg_rgb444 <= 16'hB10C; // ABLC1: default 00.\r\n             // Automatic Black Level Calibration\r\n             // [3]=1 : Reserved (hamster=1)\r\n             // [2]=1 : Enable ABLC\r\n      6'h29:\r\n        reg_rgb444 <= 16'hB20E; // RSVD (reserved): default XX\r\n      6'h2A:\r\n        reg_rgb444 <= 16'hB382; // THL_ST: ABLC Target: default 80\r\n             // Lower limit of black leve +0x80\r\n      6'h2B:\r\n        reg_rgb444 <= 16'hB80A; // RSVD (reserved): default XX\r\n\r\n\r\n      // ---------\r\n\r\n      6'h2C:\r\n        reg_rgb444 <= 16'h1520; // 15: COM10 Common Control 10\r\n                             // [7]=0: Reserved\r\n                             // [6]=0: Use HREF not HSYNC\r\n                             // [5]=1: PCLK doesnt toggle during horizontl blank\r\n                             // others default\r\n      6'h2D:\r\n        reg_rgb444 <= 16'h1711; // HSTART HREF start high 8-bit.\r\n              // The first pixels flicker\r\n              // 1700; // HSTART HREF start high 8-bit.\r\n              // For windowing. Dont want to do\r\n      6'h2E:\r\n        reg_rgb444 <= 16'h1800; // HSTOP HREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h2F:\r\n        reg_rgb444 <= 16'h1900; // VSTRT VREF start high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h30:\r\n        reg_rgb444 <= 16'h1A00; // VSTOP VREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h31:\r\n        reg_rgb444 <= 16'h3200; // HREF Control\r\n             // [7:6] : HREF edge offset to data ouput\r\n             // [5:3] : HREF end LSB (high 8MSB at HSTOP)\r\n             // [2:0] : HREF start LSB (high 8MSB at HSTART\r\n\r\n\r\n      // -- QQVGA2\r\n      6'h32:\r\n        reg_rgb444 <= 16'h0C04; // 0C: COM3 Common Control 3\r\n                             // [3]=1: Enable scale (for QQVGA/2)\r\n                             // [2]=0: Disable DCW\r\n                             // others default\r\n      6'h33:\r\n        reg_rgb444 <= 16'h3E1B; // 3E: COM14 Common Control 14\r\n                             //    Scaling can be adjusted manually\r\n                             // [7:5]: Reserved\r\n                             // [4]=1: Scaling PCLK and DCW enabled\r\n                             //        Controlled by [2:0] and SCALING_PCLK_DIV\r\n                             // [3]=1: Manual scaling enabled for predefined\r\n                             //        modes such QVGA\r\n                             // [2:0] PCLK divided when COM14[4]=1\r\n                             // [2:0]=011: Divided by 8-> QQVGA/2: 80x60\r\n      6'h34:\r\n        reg_rgb444 <= 16'h703A; // 70: SCALING_XSC\r\n                             // [7]: test_pattern[0], works with test_pattern[1]\r\n                             //  00: No test output  <-\r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 0 -> 8-bar color bar (test_pattern[1]=1)\r\n                             // [6:0]: default horizontal scale factor\r\n      6'h35:\r\n        reg_rgb444 <= 16'h7135; // 71: SCALING_YSC\r\n                             // [7]: test_pattern[1], works with test_pattern[0]\r\n                             //  00: No test output  <-\r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 1 -> 8-bar color bar (test_pattern[0]=0)\r\n                             // [6:0]: default vertical scale factor\r\n      6'h36:\r\n        reg_rgb444 <= 16'h7233; // 72: SCALING_DCWCTR DCW Control\r\n                             // [7]=0: Vertical average calc truncation(default)\r\n                             // [6]=0: Vertical truncation downsampling(default)\r\n                             // [5:4]: Vertical down sampling rate\r\n                             // [5:4]=11: Vertical down sampling by 8->QQVGA/2\r\n                             // [3]=0: Horztal average calc truncation(default)\r\n                             // [2]=0: Horztal truncation downsampling(default)\r\n                             // [1:0]: Horztal down sampling rate\r\n                             // [1:0]=11: Horztal down sampling by 8->QQVGA/2\r\n      6'h37:\r\n        reg_rgb444 <= 16'h73F3; // 73: SCALING_PCLK_DIV\r\n                             // [7:4]=F: Reserved, and manual says default is 0\r\n                             //          but IG says F\r\n                             // [3]=0: Enable clk divider for DSP scale control\r\n                             // [2:0]=011: Divided by 8 -> QQVGA/2\r\n      6'h38:\r\n        reg_rgb444 <= 16'hA202; // A2: SCALING_PCLK_DELAY Pixel Clock Delay\r\n                             // [7]: Reserved\r\n                             // [6:0]=02: Default scaling ouput delay\r\n      //  end QQVGA\r\n      6'h39:\r\n        reg_rgb444 <= 16'hFFFF;  // FINISH CONDITION, register FF doesnt exist\r\n      default:\r\n        reg_rgb444 <= 16'hFFFF;  // FINISH CONDITION\r\n    endcase\r\n  end\r\n\r\n\r\n\r\n\r\n\r\n  always @ (cnt_reg) begin\r\n    // *IG means Implementation guide\r\n    case (cnt_reg)\r\n      6'h00:\r\n        reg_yuv422_test <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h01:\r\n        reg_yuv422_test <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h02:\r\n        reg_yuv422_test <= 16'h1200;\r\n               // 12: COM7 Common Control 7\r\n               // [2,0]= 00 : Output format YUV \r\n      6'h03:\r\n        reg_yuv422_test <= 16'h0900; \r\n               // 09:COM2 Common Control 2. Default: 01 \r\n               // [7:5] : Reserved\r\n               // [4]   : Soft sleep mode\r\n               // [3:2] : Reserved\r\n               // [1:0] : output drive capability, to increase IOL/OH drive\r\n               //   00: 1x : works best\r\n               //   01: 2x\r\n               //   10: 3x\r\n               //   11: 4x\r\n      6'h04:\r\n        reg_yuv422_test <= 16'h40C0;\r\n               // 40: COM15 Full 0-255 output, RGB 444\r\n               // [7:6] = 11 : Full output range\r\n               // [5:4] = x0 : Normal RGB output and YUV\r\n               // [5:4] = 11: RGB 55 only if RGB444 is low\r\n               // [3:0] = 0:  Reserved \r\n      6'h05:\r\n        reg_yuv422_test <= 16'h8C00;\r\n               // 8C: RGB444\r\n               // [7:2]=0: Reserved\r\n               // [1]=1: Enable RGB444\r\n               // [0]=0: word format: xR GB\r\n      6'h06:\r\n        reg_yuv422_test <= 16'h1180;\r\n               // 11: CLKRC Internal Clock\r\n               // [7]=1: Reserved  **IG says 0, but 1 seems stable\r\n               // [6]=0: Use pre-scale\r\n               // [5:0]: Interal clock pre-scalar\r\n               //    F(internal clk) = F(input clk)/([5:0]+1)\r\n               // [5:0]= 0: No prescale (internal clk)\r\n\r\n      6'h07:\r\n        //reg_yuv422_test <= 16'h0F43; // 0F: COM6 Common Control 6\r\n        reg_yuv422_test <= 16'h0F4B;  //** check 0F4B\r\n               // 0F: COM6 Common Control 6\r\n               // [7]=0: Disable HREF at optical blank\r\n               // [1]=1: Resets timming when format changes\r\n               // others reserved\r\n               // [3] = 1 (reserved) hamster\r\n\r\n      // check\r\n      6'h08:\r\n        reg_yuv422_test <= 16'h1E37;\r\n             // MVFP Mirror/flip enable. Default 00\r\n             // [7:6]= 00 : reserved\r\n             // [5]= 1 : Mirror image\r\n             // [4]= 1 : Flip image\r\n             // [3] : Reserved\r\n             // [2] : Black Sun Enable\r\n             // [1:0] : Reserved\r\n\r\n      // check\r\n\r\n      // check\r\n      6'h09:\r\n        reg_yuv422_test <= 16'h3DC0; // COM13: default 88\r\n              // [7]=1 : Gamma enable (defaul)\r\n              // [6]=1 : UV Saturation Level - UV autoadjustment\r\n              // [5:1]: Reserved\r\n              // [0]: UV swap\r\n\r\n      // ---------\r\n\r\n      6'h0A:\r\n        reg_yuv422_test <= 16'h1520; // 15: COM10 Common Control 10\r\n                             // [7]=0: Reserved\r\n                             // [6]=0: Use HREF not HSYNC\r\n                             // [5]=1: PCLK doesnt toggle during horizontl blank\r\n                             // others default\r\n      6'h0B:\r\n        reg_yuv422_test <= 16'h1711; // HSTART HREF start high 8-bit.\r\n              // The first pixels flicker\r\n              // 1700; // HSTART HREF start high 8-bit.\r\n              // For windowing. Dont want to do\r\n      6'h0C:\r\n        reg_yuv422_test <= 16'h1800; // HSTOP HREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h0D:\r\n        reg_yuv422_test <= 16'h1900; // VSTRT VREF start high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h0E:\r\n        reg_yuv422_test <= 16'h1A00; // VSTOP VREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h0F:\r\n        reg_yuv422_test <= 16'h3200; // HREF Control\r\n             // [7:6] : HREF edge offset to data ouput\r\n             // [5:3] : HREF end LSB (high 8MSB at HSTOP)\r\n             // [2:0] : HREF start LSB (high 8MSB at HSTART\r\n\r\n      6'h10:\r\n        reg_yuv422_test <= 16'h3A04; // TLSB: Line buffer test option\r\n             // (default 0C)\r\n             // [7:6] : reserved\r\n             // [5]   : negative image enable\r\n             // [5]=0 : Normal image \r\n             // [4]=0 : Use normal UV output\r\n             // [3]   : Output sequence with COM13[1]\r\n             //      TSLB[3], COM13[1]:\r\n             //    00: Y U Y V\r\n             //    01: Y U Y V\r\n             //    10: U Y V Y\r\n             //    11: V Y U Y\r\n             // [2:1] : Reserved\r\n\r\n\r\n\r\n\r\n      // -- QQVGA2\r\n      6'h11:\r\n        reg_yuv422_test <= 16'h0C04; // 0C: COM3 Common Control 3\r\n                             // [3]=1: Enable scale (for QQVGA/2)\r\n                             // [2]=0: Disable DCW\r\n                             // others default\r\n      6'h12:\r\n        reg_yuv422_test <= 16'h3E1B; // 3E: COM14 Common Control 14\r\n                             //    Scaling can be adjusted manually\r\n                             // [7:5]: Reserved\r\n                             // [4]=1: Scaling PCLK and DCW enabled\r\n                             //        Controlled by [2:0] and SCALING_PCLK_DIV\r\n                             // [3]=1: Manual scaling enabled for predefined\r\n                             //        modes such QVGA\r\n                             // [2:0] PCLK divided when COM14[4]=1\r\n                             // [2:0]=011: Divided by 8-> QQVGA/2: 80x60\r\n      6'h13:\r\n        reg_yuv422_test <= 16'h703A; // 70: SCALING_XSC\r\n                             // [7]: test_pattern[0], works with test_pattern[1]\r\n                             //  00: No test output                            \r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 0 -> 8-bar color bar (test_pattern[1]=1)\r\n                             // [6:0]: default horizontal scale factor\r\n      6'h14:\r\n        reg_yuv422_test <= 16'h71B5; // 71: SCALING_YSC\r\n                             // [7]: test_pattern[1], works with test_pattern[0]\r\n                             //  00: No test output                            \r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 1 -> 8-bar color bar (test_pattern[0]=0)\r\n                             // [6:0]: default vertical scale factor\r\n      6'h15:\r\n        reg_yuv422_test <= 16'h7233; // 72: SCALING_DCWCTR DCW Control\r\n                             // [7]=0: Vertical average calc truncation(default)\r\n                             // [6]=0: Vertical truncation downsampling(default)\r\n                             // [5:4]: Vertical down sampling rate\r\n                             // [5:4]=11: Vertical down sampling by 8->QQVGA/2\r\n                             // [3]=0: Horztal average calc truncation(default)\r\n                             // [2]=0: Horztal truncation downsampling(default)\r\n                             // [1:0]: Horztal down sampling rate\r\n                             // [1:0]=11: Horztal down sampling by 8->QQVGA/2\r\n      6'h16:\r\n        reg_yuv422_test <= 16'h73F3; // 73: SCALING_PCLK_DIV\r\n                             // [7:4]=F: Reserved, and manual says default is 0\r\n                             //          but IG says F\r\n                             // [3]=0: Enable clk divider for DSP scale control\r\n                             // [2:0]=011: Divided by 8 -> QQVGA/2\r\n      6'h17:\r\n        reg_yuv422_test <= 16'hA202; // A2: SCALING_PCLK_DELAY Pixel Clock Delay\r\n                             // [7]: Reserved\r\n                             // [6:0]=02: Default scaling ouput delay\r\n      //  end QQVGA\r\n      6'h18:\r\n        reg_yuv422_test <= 16'hFFFF;  // FINISH CONDITION, register FF doesnt exist\r\n      default:\r\n        reg_yuv422_test <= 16'hFFFF;  // FINISH CONDITION\r\n    endcase\r\n  end\r\n\r\n\r\n\r\n\r\n\r\n  always @ (cnt_reg) begin\r\n    // *IG means Implementation guide\r\n    case (cnt_reg)\r\n      6'h00:\r\n        reg_yuv422 <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h01:\r\n        reg_yuv422 <= 16'h1280;\r\n               // 12: COM7 Common Control 7\r\n               // [7]=1: Reset all registers to default values\r\n      6'h02:\r\n        reg_yuv422 <= 16'h1200;\r\n               // 12: COM7 Common Control 7\r\n               // [2,0]= 00 : Output format YUV \r\n      6'h03:\r\n        reg_yuv422 <= 16'h0900; \r\n               // 09:COM2 Common Control 2. Default: 01 \r\n               // [7:5] : Reserved\r\n               // [4]   : Soft sleep mode\r\n               // [3:2] : Reserved\r\n               // [1:0] : output drive capability, to increase IOL/OH drive\r\n               //   00: 1x\r\n               //   01: 2x\r\n               //   10: 3x\r\n               //   11: 4x\r\n      6'h04:\r\n        reg_yuv422 <= 16'h40C0;\r\n               // 40: COM15 Full 0-255 output, RGB 444\r\n               // [7:6] = 11 : Full output range\r\n               // [5:4] = x0 : Normal RGB output and YUV\r\n               // [5:4] = 11: RGB 55 only if RGB444 is low\r\n               // [3:0] = 0:  Reserved \r\n      6'h05:\r\n        reg_yuv422 <= 16'h8C00;\r\n               // 8C: RGB444\r\n               // [7:2]=0: Reserved\r\n               // [1]=1: Enable RGB444\r\n               // [0]=0: word format: xR GB\r\n      6'h06:\r\n        reg_yuv422 <= 16'h1180;\r\n               // 11: CLKRC Internal Clock\r\n               // [7]=1: Reserved  **IG says 0, but 1 seems stable\r\n               // [6]=0: Use pre-scale\r\n               // [5:0]: Interal clock pre-scalar\r\n               //    F(internal clk) = F(input clk)/([5:0]+1)\r\n               // [5:0]= 0: No prescale (internal clk)\r\n\r\n      6'h07:\r\n        //reg_yuv422 <= 16'h0F43; // 0F: COM6 Common Control 6\r\n        reg_yuv422 <= 16'h0F4B;  //** check 0F4B\r\n               // 0F: COM6 Common Control 6\r\n               // [7]=0: Disable HREF at optical blank\r\n               // [1]=1: Resets timming when format changes\r\n               // others reserved\r\n               // [3] = 1 (reserved) hamster\r\n\r\n      6'h08:\r\n        reg_yuv422 <= 16'h1E37;\r\n             // MVFP Mirror/flip enable. Default 00\r\n             // [7:6]= 00 : reserved\r\n             // [5]= 1 : Mirror image\r\n             // [4]= 1 : Flip image\r\n             // [3] : Reserved\r\n             // [2] : Black Sun Enable\r\n             // [1:0] : Reserved\r\n\r\n      6'h09:\r\n        reg_yuv422 <= 16'h3DC0; // COM13: default 88\r\n              // [7]=1 : Gamma enable (defaul)\r\n              // [6]=1 : UV Saturation Level - UV autoadjustment\r\n              // [5:1]: Reserved\r\n              // [0]: UV swap\r\n\r\n\r\n      // ---------\r\n\r\n      6'h0A:\r\n        reg_yuv422 <= 16'h1520; // 15: COM10 Common Control 10\r\n                             // [7]=0: Reserved\r\n                             // [6]=0: Use HREF not HSYNC\r\n                             // [5]=1: PCLK doesnt toggle during horizontl blank\r\n                             // others default\r\n      6'h0B:\r\n        reg_yuv422 <= 16'h1711; // HSTART HREF start high 8-bit.\r\n              // The first pixels flicker\r\n              // 1700; // HSTART HREF start high 8-bit.\r\n              // For windowing. Dont want to do\r\n      6'h0C:\r\n        reg_yuv422 <= 16'h1800; // HSTOP HREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h0D:\r\n        reg_yuv422 <= 16'h1900; // VSTRT VREF start high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h0E:\r\n        reg_yuv422 <= 16'h1A00; // VSTOP VREF end high 8-bit.\r\n             // For windowing. Dont want to do\r\n      6'h0F:\r\n        reg_yuv422 <= 16'h3200; // HREF Control\r\n             // [7:6] : HREF edge offset to data ouput\r\n             // [5:3] : HREF end LSB (high 8MSB at HSTOP)\r\n             // [2:0] : HREF start LSB (high 8MSB at HSTART\r\n\r\n      6'h10:\r\n        reg_yuv422 <= 16'h3A04; // TLSB: Line buffer test option\r\n             // (default 0C)\r\n             // [7:6] : reserved\r\n             // [5]   : negative image enable\r\n             // [5]=0 : Normal image \r\n             // [4]=0 : Use normal UV output\r\n             // [3]   : Output sequence with COM13[1]\r\n             //      TSLB[3], COM13[1]:\r\n             //    00: Y U Y V\r\n             //    01: Y U Y V\r\n             //    10: U Y V Y\r\n             //    11: V Y U Y\r\n             // [2:1] : Reserved\r\n\r\n\r\n\r\n\r\n      // -- QQVGA2\r\n      6'h11:\r\n        reg_yuv422 <= 16'h0C04; // 0C: COM3 Common Control 3\r\n                             // [3]=1: Enable scale (for QQVGA/2)\r\n                             // [2]=0: Disable DCW\r\n                             // others default\r\n      6'h12:\r\n        reg_yuv422 <= 16'h3E1B; // 3E: COM14 Common Control 14\r\n                             //    Scaling can be adjusted manually\r\n                             // [7:5]: Reserved\r\n                             // [4]=1: Scaling PCLK and DCW enabled\r\n                             //        Controlled by [2:0] and SCALING_PCLK_DIV\r\n                             // [3]=1: Manual scaling enabled for predefined\r\n                             //        modes such QVGA\r\n                             // [2:0] PCLK divided when COM14[4]=1\r\n                             // [2:0]=011: Divided by 8-> QQVGA/2: 80x60\r\n      6'h13:\r\n        reg_yuv422 <= 16'h703A; // 70: SCALING_XSC\r\n                             // [7]: test_pattern[0], works with test_pattern[1]\r\n                             //  00: No test output <-\r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 0 -> 8-bar color bar (test_pattern[1]=1)\r\n                             // [6:0]: default horizontal scale factor\r\n      6'h14:\r\n        reg_yuv422 <= 16'h7135; // 71: SCALING_YSC\r\n                             // [7]: test_pattern[1], works with test_pattern[0]\r\n                             //  00: No test output  <-\r\n                             //  01: Shifting \"1\"\r\n                             //  10: 8-bar color bar\r\n                             //  11: Fade to gray color bar\r\n                             // [7]= 1 -> 8-bar color bar (test_pattern[0]=0)\r\n                             // [6:0]: default vertical scale factor\r\n      6'h15:\r\n        reg_yuv422 <= 16'h7233; // 72: SCALING_DCWCTR DCW Control\r\n                             // [7]=0: Vertical average calc truncation(default)\r\n                             // [6]=0: Vertical truncation downsampling(default)\r\n                             // [5:4]: Vertical down sampling rate\r\n                             // [5:4]=11: Vertical down sampling by 8->QQVGA/2\r\n                             // [3]=0: Horztal average calc truncation(default)\r\n                             // [2]=0: Horztal truncation downsampling(default)\r\n                             // [1:0]: Horztal down sampling rate\r\n                             // [1:0]=11: Horztal down sampling by 8->QQVGA/2\r\n      6'h16:\r\n        reg_yuv422 <= 16'h73F3; // 73: SCALING_PCLK_DIV\r\n                             // [7:4]=F: Reserved, and manual says default is 0\r\n                             //          but IG says F\r\n                             // [3]=0: Enable clk divider for DSP scale control\r\n                             // [2:0]=011: Divided by 8 -> QQVGA/2\r\n      6'h17:\r\n        reg_yuv422 <= 16'hA202; // A2: SCALING_PCLK_DELAY Pixel Clock Delay\r\n                             // [7]: Reserved\r\n                             // [6:0]=02: Default scaling ouput delay\r\n      //  end QQVGA\r\n      6'h18:\r\n        reg_yuv422 <= 16'hFFFF;  // FINISH CONDITION, register FF doesnt exist\r\n      default:\r\n        reg_yuv422 <= 16'hFFFF;  // FINISH CONDITION\r\n    endcase\r\n  end\r\n\r\n\r\n\r\n  // camera system clock:\r\n  //     freq   :  min: 10 MHz  -- typ: 24 MHz  -- Max: 48 MHz\r\n  //     Period : max: 100 ns   -- typ: 42 ns   -- Max: 21 ns\r\n  // duty cycle between 45% and 55%\r\n  // Since our clock is 10 ns (100 MHz), we have to divide frequency by:\r\n  //  4: 25 MHz - 40 ns\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      cnt_cam_clk <= 0;\r\n    else begin\r\n      if (cnt_cam_clk == 3'b011)\r\n        cnt_cam_clk <= 0;\r\n      else\r\n        cnt_cam_clk <= cnt_cam_clk + 1;\r\n    end\r\n  end\r\n\r\n  // when cnt_cam_clk = 0 | 1 => '0', when 2 | 3 => '1'\r\n  assign ov7670_clk = cnt_cam_clk[1];\r\n\r\n  // camera reset and power down\r\n  assign ov7670_pwdn  = 1'b0;\r\n\r\n  //------ controlling the registers to be sent ------------\r\n\r\n  assign id        = c_id_write; // 0x21\r\n  assign addr_aux  = reg_i[15:8];\r\n  assign addr      = addr_aux;\r\n  assign data_wr   = reg_i[7:0];\r\n\r\n\r\n  assign ov7670_rst_n   = cam_rst_n;\r\n  assign done      = alltx_done;\r\n  assign start_tx  = start_tx_aux;\r\n\r\n  // sequentially counts the registers to be sent to the SCCB\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      cnt_reg <= 0;\r\n    else begin\r\n      if (resend || mode_change)\r\n        cnt_reg <= 0; // start again sending the sequence\r\n      else if (~alltx_done) begin\r\n        if (start_tx_aux)\r\n          cnt_reg <= cnt_reg + 1;\r\n      end\r\n    end\r\n  end\r\n        \r\n  // instead of comparing addr_aux = 16'hFF, to simplify, since there is no\r\n  // address in F (\"1111\"), it can be compared\r\n  assign alltx_done = (addr_aux[7:4] == 4'b1111) ? 1'b1 : 1'b0; \r\n\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst) begin\r\n      rgbmode_old <= 1'b1; //starts in RGB mode\r\n      testmode_old <= 1'b0; //starts in normal mode\r\n    end\r\n    else begin\r\n      rgbmode_old  <= rgbmode;\r\n      testmode_old <= testmode;\r\n    end\r\n  end\r\n\r\n  // ^: xor (different). So if any are different\r\n  assign mode_change = (rgbmode ^ rgbmode_old) | (testmode ^ testmode_old);\r\n\r\n  // without clk -> Distributed CLBS\r\n  // reg_i <= registers(to_integer(unsigned(cnt_reg));\r\n  // process with clk -> BRAM\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      reg_i <= 16'h1280; // reset\r\n    else begin\r\n      if (rgbmode) begin\r\n        if (testmode)\r\n          reg_i <= reg_rgb444_test;\r\n        else\r\n          reg_i <= reg_rgb444;\r\n      end\r\n      else begin\r\n        if (testmode)\r\n          reg_i <= reg_yuv422_test;\r\n        else\r\n          reg_i <= reg_yuv422;\r\n      end\r\n    end\r\n  end\r\n\r\n\r\n  // FSM sequential process\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      pr_ctrl_st <= RSTCAM_ST;\r\n    else\r\n      pr_ctrl_st <= nx_ctrl_st;\r\n  end\r\n\r\n  // FSM combinatorial process\r\n  always @ (pr_ctrl_st or alltx_done or sccb_ready or end300ms)\r\n  begin\r\n    // default values\r\n    nx_ctrl_st <= pr_ctrl_st;\r\n    start_tx_aux <= 1'b0;\r\n    cam_rst_n <= 1'b1; //camera reset inactive\r\n    ena_cnt300ms <= 1'b0;\r\n    case  (pr_ctrl_st)\r\n      RSTCAM_ST: begin // Reset camera during 300ms\r\n        cam_rst_n <= 1'b0; //activate reset\r\n        ena_cnt300ms <= 1'b1;\r\n        if (end300ms) begin\r\n          nx_ctrl_st <= WAIT_RSTCAM_ST;\r\n        end\r\n      end\r\n      WAIT_RSTCAM_ST: begin // wait 300ms for the camera to be ready to receive\r\n        ena_cnt300ms <= 1'b1;\r\n        if (end300ms) begin\r\n          nx_ctrl_st <= WAIT_ST;\r\n        end\r\n      end\r\n      WAIT_ST: begin // waiting for the SCCB to be available\r\n        if (alltx_done)\r\n          nx_ctrl_st <= DONE_ST;\r\n        else if (sccb_ready) begin\r\n          nx_ctrl_st <= WRITE_REG_ST;\r\n          start_tx_aux <= 1'b1;\r\n        end\r\n      end\r\n      WRITE_REG_ST: begin // writting a new register (maybe not necessary)\r\n        ena_cnt300ms <= 1'b1;\r\n        if (end300ms) begin\r\n          nx_ctrl_st <= WAIT_ST;\r\n        end\r\n      end\r\n      DONE_ST: // writting a new register\r\n        if (~alltx_done) // in case of resend = '1'\r\n          nx_ctrl_st <= RSTCAM_ST;\r\n    endcase\r\n  end\r\n\r\n\r\n  // counting 300 ms at 100MHz clk: 30 million. 25 bits\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      cnt300ms <= 25'd0;\r\n    else begin\r\n      if (ena_cnt300ms) begin\r\n        if (end300ms) \r\n            cnt300ms <= 25'd0;\r\n        else\r\n            cnt300ms <= cnt300ms + 1;\r\n      end\r\n      else\r\n        cnt300ms <= 25'd0;\r\n    end\r\n  end \r\n\r\n  assign end300ms =  (cnt300ms == c_end300ms) ? 1'b1 : 1'b0;\r\n\r\n\r\n\r\n\r\n// endmodule\r\n",
            "params": [],
            "ports": {
              "in": [
                {
                  "name": "rst"
                },
                {
                  "name": "clk"
                },
                {
                  "name": "rgbmode"
                },
                {
                  "name": "testmode"
                },
                {
                  "name": "resend"
                },
                {
                  "name": "sccb_ready"
                }
              ],
              "out": [
                {
                  "name": "cnt_reg_test",
                  "range": "[5:0]",
                  "size": 6
                },
                {
                  "name": "start_tx"
                },
                {
                  "name": "done"
                },
                {
                  "name": "id",
                  "range": "[6:0]",
                  "size": 7
                },
                {
                  "name": "addr",
                  "range": "[7:0]",
                  "size": 8
                },
                {
                  "name": "data_wr",
                  "range": "[7:0]",
                  "size": 8
                },
                {
                  "name": "ov7670_rst_n"
                },
                {
                  "name": "ov7670_clk"
                },
                {
                  "name": "ov7670_pwdn"
                }
              ]
            }
          },
          "position": {
            "x": 216,
            "y": 272
          },
          "size": {
            "width": 272,
            "height": 296
          }
        },
        {
          "id": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
          "type": "basic.code",
          "data": {
            "code": "//-- sccb_master.v\r\n\r\n//------------------------------------------------------------------------------\r\n//   Felipe Machado Sanchez\r\n//   Area de Tecnologia Electronica\r\n//   Universidad Rey Juan Carlos\r\n//   https://github.com/felipe-m\r\n//\r\n//   sccb_master.v\r\n//   Module in charge of the SCCB communication with the OmniVision OV7670\r\n//   camera.\r\n//   SCCB (Serial Camera Control Bus) is like the I2C\r\n//   This module is the master.\r\n//   For this first version, it will only write to the camera, therefore\r\n//   it will be a 3-phase write transmission cycle\r\n//   As explained in the Register Set section of the datasheet, the camera\r\n//   slave address is x\"42\" (0x42, hexadecimal) for writting and and x\"43\" for\r\n//   reading\r\n//\r\n//   Instead of generics, constants are defined in packages\r\n//\r\n//                 0 1 2 3\r\n//       :________:     ___:     ___:\r\n//  SCL  :        :\\___/   :\\___/   :\r\n//       :        :        :        :\r\n//       :__      :   _____:__ _____:\r\n//  SDA  :  \\_____:__/__d7_:__X__d6_:\r\n//       :0 1 2 3 :0 1 2 3 :0 1 2 3\r\n//                :        :\r\n//                :.Tsccb..:\r\n\r\n//          init                                  dont   Another phase\r\n//        sequence 0 1 2 3                        care    OR end bit\r\n//       :______  :   ___  :   ___  : :   ___  :   ___  :  ______\r\n//  SCL  :      \\_:__/   \\_:__/   \\_: :__/   \\_:__/   \\_:_/\r\n//       :        :        :        : :        :        :\r\n//       :__      : _______: _______: : _______: _______:    ____\r\n//  SDA  :  \\_____:/__d7___:X__d6___: :X__d0___:X___Z___:___/    \r\n//       :0 1 2 3 :0 1 2 3 :0 1 2 3\r\n//                :        :\r\n//                :.Tsccb..:                     DNTC_ST:END_SEQ_ST\r\n//       INIT_SEQ_ST\r\n//\r\n//     The period Tsccb is divided in 4 parts.\r\n//     SCL changes at the end of 1st and 3rd quarters\r\n//     SDA changes at the end of the peridod (end of last (4th) quarter)\r\n//     When transmiting bits, SDA must not change when SCL is high\r\n//     Max frequency of the sccb clock 400 KHz: Period 2.5 us\r\n//     Half of the time will be high, the other half low: 1.25 us\r\n//     However, the minimum clok low period for the sccb_clk is 1.3 us\r\n//     making low and high the same time, would be 2.6 us (~384,6 KHz)\r\n//     We will make a divider of the 1/4 the period, to be able to change\r\n//     the signals at the quarter. That would be 650 ns.\r\n\r\n//\r\n\r\n/*\r\nmodule sccb_master\r\n  #(parameter\r\n    c_off                  = 1'b0, // push button off\r\n    c_on                   = ~c_off, // push button on\r\n    c_clk_period           = 10, // fpga clk peridod in ns\r\n    // quarter of a period in ns\r\n    c_sclk_period_div4     = 650, // see explanation above\r\n    // frequency divider counter end value. Divided by 4 to have it divided\r\n    // in 4 slots\r\n    // we use div_ceil, to avoid having a smaller end count,\r\n    // which would mean higher frequency\r\n    c_sclk_div4_endcnt     = 65, // div_ceil(c_sclk_period_div4,c_clk_period);\r\n    // number of bits necessary to represent c_sclk_endcont in binary\r\n    c_nb_cnt_sclk_div4     =  7  // log2i(c_sclk_div4_endcnt-1) + 1;\r\n   )\r\n   (\r\n    input         rst,       //reset, active high\r\n    input         clk,       //fpga clock\r\n    input         start_tx,  //start transmission\r\n    input  [6:0]  id,        //id of the slave\r\n    input  [7:0]  addr,      //address to be written\r\n    input  [7:0]  data_wr,   //data to write to slave\r\n    output        ready,     //ready to send\r\n    output reg    finish_tx, //transmission finished(pulse\r\n    output reg    sclk,      //sccb clock\r\n    output reg    sdat_on,   //transmitting serial ('1')\r\n    //input         sdat_in, //sccb serial data in\r\n    output reg    sdat_out   //sccb serial data out\r\n   );*/\r\n\r\nparameter\r\n    c_off                  = 1'b0, // push button off\r\n    c_on                   = ~c_off, // push button on\r\n    c_clk_period           = 10, // fpga clk peridod in ns\r\n    // quarter of a period in ns\r\n    c_sclk_period_div4     = 650, // see explanation above\r\n    // frequency divider counter end value. Divided by 4 to have it divided\r\n    // in 4 slots\r\n    // we use div_ceil, to avoid having a smaller end count,\r\n    // which would mean higher frequency\r\n    c_sclk_div4_endcnt     = 65, // div_ceil(c_sclk_period_div4,c_clk_period);\r\n    // number of bits necessary to represent c_sclk_endcont in binary\r\n    c_nb_cnt_sclk_div4     =  7;  // log2i(c_sclk_div4_endcnt-1) + 1;\r\n\t\r\n\treg    finish_tx_r;\r\n\treg    sclk_r;\r\n\treg    sdat_on_r;\r\n\treg    sdat_out_r;\r\n\t\r\n  // saving in registers the slave ID, address or the register\r\n  // and data to be written. 8x3 = 24 bits\r\n  //signal id_rg    : std_logic_vector(7 downto 0); //id of the slave\r\n  //signal addr_rg  : std_logic_vector(7 downto 0); //address to be written\r\n  //signal data_rg  : std_logic_vector(7 downto 0); //data to write to slave\r\n  reg [24-1:0] send_rg; //id, addr and data\r\n\r\n\r\n  // frequency divider, but 4 time faster than the sccb period\r\n  reg [c_nb_cnt_sclk_div4-1:0] cnt_sclk_div4;\r\n  // indicates that the count reached the end: end of a quarter\r\n  wire       sclk_div4_end;\r\n\r\n  // count of the four quarters of the scc clock\r\n  reg  [1:0] cnt_4sclk;\r\n  wire       sclk_end; // end of a sccb_clk cycle\r\n\r\n  // count the 3 phases of the sending:\r\n  //   0: slave ID\r\n  //   1: address of the register to be written\r\n  //   2: data to be written\r\n  reg  [1:0] cnt_phases;\r\n  reg        new_phase;  // end of a phase, starting a new one\r\n  wire       phases_end; // end of the 3 phases\r\n\r\n  reg        ready_aux;  // not busy, ready to receive\r\n\r\n  // sccb_states:\r\n  parameter IDLE_ST      = 0, // waiting to send, not busy\r\n            INIT_SEQ_ST  = 1, // sending the initial sequence\r\n            SEND_BYTE_ST = 2, // sending the byte of any of the 3 phases\r\n            DNTC_ST      = 3, // dont care bit, in i2c would be ack\r\n            END_SEQ_ST   = 4; // sending the end sequence\r\n\r\n  reg  [2:0]  pr_sccb_st; // present state\r\n  reg  [2:0]  nx_sccb_st; // next state\r\n\r\n  // enable the counter of bits to send data and shifting the registers\r\n  // in any of the 3 phases: ID_ADDR_ST, REG_ADDR_ST, SEND_BYTE_ST\r\n  reg        send_data;\r\n  // counter \r\n  reg  [2:0] cnt_8bits; // 3 bits to count 0 to 7\r\n  // end of the 8 bit count\r\n  wire       cnt_8bits_end;\r\n\r\n  // indication to save id, address and data to write\r\n  reg        save_indata;\r\n  //clear registers where the data to send is saved\r\n  reg        clr_datarg;\r\n\r\n  assign ready = (rst == c_off) ? ready_aux : 1'b0; // if reset, not ready\r\n\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      // the line is inactive at '1'\r\n      send_rg   <= {24{1'b1}}; // '1' in all 24 bits\r\n    else begin\r\n      if (clr_datarg)\r\n        send_rg  <= {24{1'b1}}; // all to '1'\r\n      else if (save_indata)\r\n        //'0' indicates we are writting in the slave. Reading not implemented\r\n        // id has 7 bits\r\n        send_rg   <= {id, 1'b0, addr, data_wr};\r\n      else if (send_data) begin\r\n        if (sclk_end)\r\n          // rotate left, fillings with '1'\r\n          send_rg <= {send_rg[23-1:0], 1'b1};\r\n      end\r\n    end\r\n  end\r\n\r\n  // counting a quarter of the sccb clk period\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      cnt_sclk_div4 <= 0;\r\n    else begin\r\n      if (ready_aux)\r\n        cnt_sclk_div4 <= 0;\r\n      else begin\r\n        if (sclk_div4_end)\r\n          cnt_sclk_div4 <= 0;\r\n        else\r\n          cnt_sclk_div4 <= cnt_sclk_div4 + 1;\r\n      end\r\n    end\r\n  end\r\n\r\n  assign sclk_div4_end = (cnt_sclk_div4 == c_sclk_div4_endcnt-1)? 1'b1 : 1'b0;\r\n\r\n  // counting the 4 quarters of the sccb clk period\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      cnt_4sclk <= 0;\r\n    else begin\r\n      if (ready_aux) // if inactive, no count and start counting\r\n        cnt_4sclk <= 0;\r\n      else if (sclk_end)\r\n        cnt_4sclk <= 0;\r\n      else if (sclk_div4_end)\r\n        cnt_4sclk <= cnt_4sclk + 1;\r\n    end\r\n  end\r\n\r\n  assign sclk_end = (sclk_div4_end==1'b1 && cnt_4sclk == 4-1)? 1'b1 : 1'b0;\r\n\r\n  // counting the 8 bits of each of the 3 phases\r\n  // counting down to keep track of the bits, the first is the bit 7\r\n  // the last the bit 0\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      cnt_8bits <= 3'b111;\r\n    else begin\r\n      // send_data active in any of the 3 phases (SEND_BYTE_ST)\r\n      if (send_data==1'b0) // if inactive, no count and start counting\r\n        cnt_8bits <= 3'b111;\r\n      else if (cnt_8bits_end)\r\n        cnt_8bits <= 3'b111;\r\n      else if (sclk_end)\r\n        cnt_8bits <= cnt_8bits - 1;\r\n    end\r\n  end\r\n\r\n  assign cnt_8bits_end = (sclk_end==1'b1 && cnt_8bits == 0)? 1'b1 : 1'b0;\r\n\r\n  // counting the 3 phases of a SCCB write\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      cnt_phases <= 2'd0;\r\n    else begin\r\n      if (ready_aux)\r\n        cnt_phases <= 2'd0;\r\n      else if (phases_end)\r\n        cnt_phases <= 2'd0;\r\n      else if (new_phase)\r\n        cnt_phases <= cnt_phases + 1;\r\n    end\r\n  end\r\n\r\n  // 3 phases for writting\r\n  assign phases_end = (cnt_phases == 3-1 && new_phase ==1'b1) ? 1'b1 : 1'b0;\r\n\r\n  // FSM sequential process\r\n  always @ (posedge rst, posedge clk)\r\n  begin\r\n    if (rst)\r\n      pr_sccb_st <= IDLE_ST;\r\n    else\r\n      pr_sccb_st <= nx_sccb_st;\r\n  end\r\n\r\n  // FSM combinatorial process\r\n  always @ (pr_sccb_st or start_tx or cnt_4sclk or sclk_end or send_rg or\r\n            cnt_8bits  or  cnt_phases or cnt_8bits_end)\r\n  begin\r\n    // default values\r\n    ready_aux   = 1'b0;  // only ready in IDLE\r\n    sdat_on_r     = 1'b0;\r\n    sdat_out_r    = 1'b1;\r\n    nx_sccb_st  = pr_sccb_st;\r\n    save_indata = 1'b0;\r\n    clr_datarg  = 1'b0;\r\n    send_data   = 1'b0;\r\n    new_phase   = 1'b0;\r\n    finish_tx_r   = 1'b0;\r\n\t//<SC> \r\n\tsclk_r\t\t= 1'b1;\r\n    case (pr_sccb_st)\r\n      IDLE_ST: begin  // waiting to send, not busy\r\n        ready_aux = 1'b1;  // ready to send\r\n        sclk_r      = 1'b1;\r\n        sdat_on_r   = 1'b0;  //Z\r\n        sdat_out_r  = 1'b1;\r\n        if (start_tx) begin\r\n          nx_sccb_st   = INIT_SEQ_ST;\r\n          save_indata  = 1'b1;  //id, address and data to write have to be saved\r\n        end\r\n      end\r\n      INIT_SEQ_ST: begin   // sending the initial sequence\r\n        sclk_r    = 1'b1;\r\n        sdat_on_r = 1'b1;\r\n        case (cnt_4sclk)\r\n          2'b00 : begin\r\n            sclk_r     = 1'b1;\r\n            sdat_out_r = 1'b1;\r\n          end\r\n          2'b01, 2'b10 : begin\r\n            sclk_r     = 1'b1;\r\n            sdat_out_r = 1'b0;\r\n          end\r\n          default : begin //3\r\n            sclk_r     = 1'b0;\r\n            sdat_out_r = 1'b0;\r\n          end\r\n        endcase\r\n        if (sclk_end)\r\n          nx_sccb_st = SEND_BYTE_ST;\r\n      end\r\n      SEND_BYTE_ST: begin // sending the bytes of any of the 3 phases\r\n        send_data = 1'b1;  // enable the 8 bit counter\r\n        sdat_on_r   = 1'b1;\r\n        case (cnt_4sclk)\r\n          2'b00, 2'b11:\r\n            sclk_r  = 1'b0;\r\n          default: //1, 2\r\n            sclk_r  = 1'b1;\r\n        endcase\r\n        sdat_out_r = send_rg[23];\r\n        if (cnt_8bits_end)\r\n          nx_sccb_st = DNTC_ST;\r\n      end\r\n      DNTC_ST: begin     // dont care bit, in i2c would be ack\r\n        sdat_on_r   = 1'b0;  // it will be Z\r\n        case (cnt_4sclk)\r\n          2'b00, 2'b11:\r\n            sclk_r = 1'b0;\r\n          default: //1, 2\r\n            sclk_r = 1'b1;\r\n        endcase\r\n        if (sclk_end) begin\r\n          new_phase   = 1'b1;\r\n          if (cnt_phases == 3-1)\r\n            nx_sccb_st = END_SEQ_ST; // end of the transimission\r\n          else\r\n            nx_sccb_st = SEND_BYTE_ST; // new phase\r\n        end\r\n      end\r\n      END_SEQ_ST: begin   // sending the end sequence\r\n        clr_datarg = 1'b1; //clear registers where the data to send is saved\r\n        sdat_on_r    = 1'b1;\r\n        case (cnt_4sclk)\r\n          2'b00: begin\r\n            sclk_r     = 1'b0;\r\n            sdat_out_r = 1'b0;\r\n          end\r\n          2'b01: begin\r\n            sclk_r     = 1'b1;\r\n            sdat_out_r = 1'b0;\r\n          end\r\n          default: begin // 2 or 3\r\n            sclk_r     = 1'b1;\r\n            sdat_out_r = 1'b1;\r\n          end\r\n        endcase\r\n        if (sclk_end) begin\r\n          nx_sccb_st = IDLE_ST;\r\n          finish_tx_r  = 1'b1; // pulse to tell that transimission is done\r\n        end\r\n      end\r\n    endcase\r\n  end\r\n    \r\n\tassign  finish_tx = finish_tx_r;\r\n\tassign  sclk = sclk_r;\r\n\tassign  sdat_on = sdat_on_r;\r\n\tassign  sdat_out = sdat_out_r;\r\n\t\r\n// endmodule\r\n",
            "params": [],
            "ports": {
              "in": [
                {
                  "name": "rst"
                },
                {
                  "name": "clk"
                },
                {
                  "name": "start_tx"
                },
                {
                  "name": "id",
                  "range": "[6:0]",
                  "size": 7
                },
                {
                  "name": "addr",
                  "range": "[7:0]",
                  "size": 8
                },
                {
                  "name": "data_wr",
                  "range": "[7:0]",
                  "size": 8
                }
              ],
              "out": [
                {
                  "name": "ready"
                },
                {
                  "name": "sclk"
                },
                {
                  "name": "sdat_on"
                },
                {
                  "name": "sdat_out"
                },
                {
                  "name": "finish_tx"
                }
              ]
            }
          },
          "position": {
            "x": 760,
            "y": 88
          },
          "size": {
            "width": 264,
            "height": 288
          }
        }
      ],
      "wires": [
        {
          "source": {
            "block": "07d985d1-3743-42a3-b436-7711d43b5619",
            "port": "out"
          },
          "target": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "clk"
          },
          "vertices": []
        },
        {
          "source": {
            "block": "f51b568d-ac69-4203-9499-defb12e9622a",
            "port": "out"
          },
          "target": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "rst"
          }
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "start_tx"
          },
          "target": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "start_tx"
          },
          "vertices": [
            {
              "x": 624,
              "y": 264
            }
          ]
        },
        {
          "source": {
            "block": "07d985d1-3743-42a3-b436-7711d43b5619",
            "port": "out"
          },
          "target": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "clk"
          },
          "vertices": [
            {
              "x": 64,
              "y": 248
            }
          ]
        },
        {
          "source": {
            "block": "f51b568d-ac69-4203-9499-defb12e9622a",
            "port": "out"
          },
          "target": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "rst"
          },
          "vertices": [
            {
              "x": 112,
              "y": 224
            }
          ]
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "id"
          },
          "target": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "id"
          },
          "vertices": [
            {
              "x": 640,
              "y": 288
            }
          ],
          "size": 7
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "addr"
          },
          "target": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "addr"
          },
          "vertices": [
            {
              "x": 664,
              "y": 336
            }
          ],
          "size": 8
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "data_wr"
          },
          "target": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "data_wr"
          },
          "vertices": [
            {
              "x": 696,
              "y": 408
            }
          ],
          "size": 8
        },
        {
          "source": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "ready"
          },
          "target": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "sccb_ready"
          },
          "vertices": [
            {
              "x": 1176,
              "y": 616
            }
          ]
        },
        {
          "source": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "sclk"
          },
          "target": {
            "block": "e8a3cc8a-5ae0-4dd9-8404-6ec7058d7e55",
            "port": "in"
          }
        },
        {
          "source": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "sdat_on"
          },
          "target": {
            "block": "0e8058b3-d909-4728-a7c3-43d38e9ccbf8",
            "port": "in"
          }
        },
        {
          "source": {
            "block": "47d2d8d2-ec3b-4df9-87df-f1de344a81e6",
            "port": "sdat_out"
          },
          "target": {
            "block": "44ef1b5d-c37c-4ee5-9917-dde654188819",
            "port": "in"
          }
        },
        {
          "source": {
            "block": "53aa1fd4-6330-475b-b766-6e746228bc52",
            "port": "out"
          },
          "target": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "rgbmode"
          }
        },
        {
          "source": {
            "block": "d6b3dc26-25b7-4476-95a2-14a2c250dad1",
            "port": "out"
          },
          "target": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "testmode"
          }
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "cnt_reg_test"
          },
          "target": {
            "block": "c7eb44d2-1692-40a9-aaf9-1f7b1675c04a",
            "port": "in"
          },
          "vertices": [
            {
              "x": 600,
              "y": 136
            }
          ],
          "size": 6
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "done"
          },
          "target": {
            "block": "baae5b29-67f9-41ce-b1e3-370a0b0d731a",
            "port": "in"
          },
          "vertices": [
            {
              "x": 584,
              "y": 392
            }
          ]
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "ov7670_rst_n"
          },
          "target": {
            "block": "78d12cc4-7d6d-4a27-b046-e68e2a9c4fb1",
            "port": "in"
          }
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "ov7670_clk"
          },
          "target": {
            "block": "1ec398c7-8274-48f3-9d64-a1cc7c85369c",
            "port": "in"
          }
        },
        {
          "source": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "ov7670_pwdn"
          },
          "target": {
            "block": "3520b631-32aa-4b4f-bd27-2f6c43b998f3",
            "port": "in"
          }
        },
        {
          "source": {
            "block": "5734eefa-7d5e-4455-aeab-bbf98bad5ae0",
            "port": "b5b8dd3c-c3e8-4c6c-a5ab-02407033be45"
          },
          "target": {
            "block": "dddef3cf-5f10-459f-9771-d7c7cd4a208e",
            "port": "resend"
          }
        }
      ]
    }
  },
  "dependencies": {
    "66a960ad8fab67afcb3f1f8cd6fad36d7084b28b": {
      "package": {
        "name": "0",
        "version": "",
        "description": "",
        "author": "",
        "image": ""
      },
      "design": {
        "graph": {
          "blocks": [
            {
              "id": "b5b8dd3c-c3e8-4c6c-a5ab-02407033be45",
              "type": "basic.output",
              "data": {
                "name": ""
              },
              "position": {
                "x": 584,
                "y": 200
              }
            },
            {
              "id": "32f166c7-4cd7-4d58-912f-a1e5d53f4aee",
              "type": "basic.code",
              "data": {
                "code": "// Bit 0\n\nassign v = 1'b0;",
                "params": [],
                "ports": {
                  "in": [],
                  "out": [
                    {
                      "name": "v"
                    }
                  ]
                }
              },
              "position": {
                "x": 304,
                "y": 168
              },
              "size": {
                "width": 192,
                "height": 128
              }
            }
          ],
          "wires": [
            {
              "source": {
                "block": "32f166c7-4cd7-4d58-912f-a1e5d53f4aee",
                "port": "v"
              },
              "target": {
                "block": "b5b8dd3c-c3e8-4c6c-a5ab-02407033be45",
                "port": "in"
              }
            }
          ]
        }
      }
    }
  }
}