$date
	Tue Feb 28 11:13:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! decimal [7:0] $end
$var reg 8 " binary [7:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 8 $ binary [7:0] $end
$var reg 8 % decimal [7:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$var integer 32 ( k [31:0] $end
$var integer 32 ) temp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 )
b10010010 (
b1 '
b1000 &
b10010010 %
b10010010 $
b0 #
b10010010 "
b10010010 !
$end
#30
b1000000 !
b1000000 %
b0 )
b0 '
b1000 &
b1000000 (
b1000000 "
b1000000 $
b1 #
#60
b100 !
b100 %
b0 )
b0 '
b1000 &
b100 (
b100 "
b100 $
b10 #
#90
b110001 !
b110001 %
b0 )
b0 '
b1000 &
b110001 (
b110001 "
b110001 $
b11 #
#120
b10000110 !
b10000110 %
b10000000 )
b1 '
b1000 &
b10000110 (
b10000110 "
b10000110 $
b100 #
#150
b11000110 !
b11000110 %
b10000000 )
b1 '
b1000 &
b11000110 (
b11000110 "
b11000110 $
b101 #
#180
b110010 !
b110010 %
b0 )
b0 '
b1000 &
b110010 (
b110010 "
b110010 $
b110 #
#210
b1001 !
b1001 %
b0 )
b0 '
b1000 &
b1001 (
b1001 "
b1001 $
b111 #
#240
b10000000 !
b10000000 %
b10000000 )
b1 '
b1000 &
b10000000 (
b10000000 "
b10000000 $
b1000 #
#270
b10000110 !
b10000110 %
b10000000 )
b1 '
b1000 &
b10000110 (
b10000110 "
b10000110 $
b1001 #
#300
b10111011 !
b10111011 %
b1 '
b10000000 )
b1000 &
b10111011 (
b10111011 "
b10111011 $
b1010 #
#330
b10011110 !
b10011110 %
b10000000 )
b1 '
b1000 &
b10011110 (
b10011110 "
b10011110 $
b1011 #
#360
b11110110 !
b11110110 %
b10000000 )
b1 '
b1000 &
b11110110 (
b11110110 "
b11110110 $
b1100 #
#390
b1101 #
