rm -f bitstream.bit bitstream.config bitstream.json
yosys -p 'synth_ecp5 -top top -json bitstream.json' ascii2ps2.sv ps2_tx.sv scancode_translator.sv uart2ps2.sv uart_rx.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54+23 (git sha1 513f0f16d, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -flto=auto -fPIC -O3)

-- Parsing `ascii2ps2.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: ascii2ps2.sv
Parsing SystemVerilog input from `ascii2ps2.sv' to AST representation.
Storing AST representation for module `$abstract\ascii2ps2'.
Successfully finished Verilog frontend.

-- Parsing `ps2_tx.sv' using frontend ` -sv' --

2. Executing Verilog-2005 frontend: ps2_tx.sv
Parsing SystemVerilog input from `ps2_tx.sv' to AST representation.
Storing AST representation for module `$abstract\ps2_tx'.
Successfully finished Verilog frontend.

-- Parsing `scancode_translator.sv' using frontend ` -sv' --

3. Executing Verilog-2005 frontend: scancode_translator.sv
Parsing SystemVerilog input from `scancode_translator.sv' to AST representation.
Storing AST representation for module `$abstract\scancode_translator'.
Successfully finished Verilog frontend.

-- Parsing `uart2ps2.sv' using frontend ` -sv' --

4. Executing Verilog-2005 frontend: uart2ps2.sv
Parsing SystemVerilog input from `uart2ps2.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Parsing `uart_rx.sv' using frontend ` -sv' --

5. Executing Verilog-2005 frontend: uart_rx.sv
Parsing SystemVerilog input from `uart_rx.sv' to AST representation.
Storing AST representation for module `$abstract\uart_rx'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -top top -json bitstream.json' --

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

6.4.1. Analyzing design hierarchy..
Top module:  \top

6.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ps2_tx'.
Generating RTLIL representation for module `\ps2_tx'.

6.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ascii2ps2'.
Generating RTLIL representation for module `\ascii2ps2'.

6.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Generating RTLIL representation for module `\uart_rx'.

6.4.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \ps2_tx
Used module:     \ascii2ps2
Used module:     \uart_rx

6.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\scancode_translator'.
Generating RTLIL representation for module `\scancode_translator'.

6.4.7. Analyzing design hierarchy..
Top module:  \top
Used module:     \ps2_tx
Used module:     \ascii2ps2
Used module:         \scancode_translator
Used module:     \uart_rx

6.4.8. Analyzing design hierarchy..
Top module:  \top
Used module:     \ps2_tx
Used module:     \ascii2ps2
Used module:         \scancode_translator
Used module:     \uart_rx
Removing unused module `$abstract\uart_rx'.
Removing unused module `$abstract\top'.
Removing unused module `$abstract\scancode_translator'.
Removing unused module `$abstract\ps2_tx'.
Removing unused module `$abstract\ascii2ps2'.
Removed 5 unused modules.

6.5. Executing PROC pass (convert processes to netlists).

6.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$scancode_translator.sv:0$416 in module scancode_translator.
Marked 7 switch rules as full_case in process $proc$uart_rx.sv:20$390 in module uart_rx.
Marked 10 switch rules as full_case in process $proc$ascii2ps2.sv:29$255 in module ascii2ps2.
Marked 6 switch rules as full_case in process $proc$ps2_tx.sv:20$228 in module ps2_tx.
Removed a total of 0 dead cases.

6.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 46 assignments to connections.

6.5.4. Executing PROC_INIT pass (extract init attributes).

6.5.5. Executing PROC_ARST pass (detect async resets in processes).

6.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~29 debug messages>

6.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\scancode_translator.$proc$scancode_translator.sv:0$416'.
     1/2: $1\shift[0:0]
     2/2: $1\ps2[7:0]
Creating decoders for process `\uart_rx.$proc$uart_rx.sv:20$390'.
     1/11: $3$lookahead\data$389[7:0]$403
     2/11: $3$bitselwrite$pos$uart_rx.sv:59$388[2:0]$402
     3/11: $2$lookahead\data$389[7:0]$396
     4/11: $2$bitselwrite$pos$uart_rx.sv:59$388[2:0]$395
     5/11: $1\state[31:0]
     6/11: $1\index[2:0]
     7/11: $1\clkd[9:0]
     8/11: $1\data[7:0]
     9/11: $1\finish[0:0]
    10/11: $1$lookahead\data$389[7:0]$394
    11/11: $1$bitselwrite$pos$uart_rx.sv:59$388[2:0]$393
Creating decoders for process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
     1/93: $4$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$366
     2/93: $4$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$365
     3/93: $4$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$364
     4/93: $4$memwr$\buffer$ascii2ps2.sv:44$246_DATA[7:0]$363
     5/93: $4$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$373
     6/93: $4$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$372
     7/93: $4$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$371
     8/93: $4$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$370
     9/93: $4$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$369
    10/93: $4$memwr$\buffer$ascii2ps2.sv:50$249_DATA[7:0]$368
    11/93: $4$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$367
    12/93: $3$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$351
    13/93: $3$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$350
    14/93: $3$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$349
    15/93: $3$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$348
    16/93: $3$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$347
    17/93: $3$memwr$\buffer$ascii2ps2.sv:50$249_DATA[7:0]$346
    18/93: $3$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$345
    19/93: $3$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$344
    20/93: $3$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$343
    21/93: $3$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$342
    22/93: $3$memwr$\buffer$ascii2ps2.sv:44$246_DATA[7:0]$341
    23/93: $3$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$340
    24/93: $3$memwr$\buffer$ascii2ps2.sv:41$245_ADDR[31:0]$339
    25/93: $3$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$338
    26/93: $3$memwr$\buffer$ascii2ps2.sv:40$244_DATA[7:0]$337
    27/93: $3$memwr$\buffer$ascii2ps2.sv:40$244_ADDR[31:0]$336
    28/93: $3$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$335
    29/93: $3$memwr$\buffer$ascii2ps2.sv:39$243_ADDR[3:0]$334
    30/93: $3$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$359
    31/93: $3$memwr$\buffer$ascii2ps2.sv:58$254_DATA[7:0]$358
    32/93: $3$memwr$\buffer$ascii2ps2.sv:58$254_ADDR[31:0]$357
    33/93: $3$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$356
    34/93: $3$memwr$\buffer$ascii2ps2.sv:57$253_ADDR[31:0]$355
    35/93: $3$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$354
    36/93: $3$memwr$\buffer$ascii2ps2.sv:56$252_DATA[7:0]$353
    37/93: $3$memwr$\buffer$ascii2ps2.sv:56$252_ADDR[3:0]$352
    38/93: $2$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$333
    39/93: $2$memwr$\buffer$ascii2ps2.sv:58$254_DATA[7:0]$332
    40/93: $2$memwr$\buffer$ascii2ps2.sv:58$254_ADDR[31:0]$331
    41/93: $2$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$330
    42/93: $2$memwr$\buffer$ascii2ps2.sv:57$253_ADDR[31:0]$329
    43/93: $2$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$328
    44/93: $2$memwr$\buffer$ascii2ps2.sv:56$252_DATA[7:0]$327
    45/93: $2$memwr$\buffer$ascii2ps2.sv:56$252_ADDR[3:0]$326
    46/93: $2$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$325
    47/93: $2$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$324
    48/93: $2$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$323
    49/93: $2$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$322
    50/93: $2$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$321
    51/93: $2$memwr$\buffer$ascii2ps2.sv:50$249_DATA[7:0]$320
    52/93: $2$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$319
    53/93: $2$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$318
    54/93: $2$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$317
    55/93: $2$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$316
    56/93: $2$memwr$\buffer$ascii2ps2.sv:44$246_DATA[7:0]$315
    57/93: $2$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$314
    58/93: $2$memwr$\buffer$ascii2ps2.sv:41$245_ADDR[31:0]$313
    59/93: $2$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$312
    60/93: $2$memwr$\buffer$ascii2ps2.sv:40$244_DATA[7:0]$311
    61/93: $2$memwr$\buffer$ascii2ps2.sv:40$244_ADDR[31:0]$310
    62/93: $2$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$309
    63/93: $2$memwr$\buffer$ascii2ps2.sv:39$243_ADDR[3:0]$308
    64/93: $1\raddress[3:0]
    65/93: $1\waddress[3:0]
    66/93: $1\send[0:0]
    67/93: $1\scancode[7:0]
    68/93: $1$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$307
    69/93: $1$memwr$\buffer$ascii2ps2.sv:58$254_DATA[7:0]$306
    70/93: $1$memwr$\buffer$ascii2ps2.sv:58$254_ADDR[31:0]$305
    71/93: $1$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$304
    72/93: $1$memwr$\buffer$ascii2ps2.sv:57$253_ADDR[31:0]$303
    73/93: $1$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$302
    74/93: $1$memwr$\buffer$ascii2ps2.sv:56$252_DATA[7:0]$301
    75/93: $1$memwr$\buffer$ascii2ps2.sv:56$252_ADDR[3:0]$300
    76/93: $1$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$299
    77/93: $1$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$298
    78/93: $1$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$297
    79/93: $1$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$296
    80/93: $1$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$295
    81/93: $1$memwr$\buffer$ascii2ps2.sv:50$249_DATA[7:0]$294
    82/93: $1$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$293
    83/93: $1$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$292
    84/93: $1$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$291
    85/93: $1$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$290
    86/93: $1$memwr$\buffer$ascii2ps2.sv:44$246_DATA[7:0]$289
    87/93: $1$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$288
    88/93: $1$memwr$\buffer$ascii2ps2.sv:41$245_ADDR[31:0]$287
    89/93: $1$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$286
    90/93: $1$memwr$\buffer$ascii2ps2.sv:40$244_DATA[7:0]$285
    91/93: $1$memwr$\buffer$ascii2ps2.sv:40$244_ADDR[31:0]$284
    92/93: $1$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$283
    93/93: $1$memwr$\buffer$ascii2ps2.sv:39$243_ADDR[3:0]$282
Creating decoders for process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
     1/7: $1\ready[0:0]
     2/7: $1\ps2_data[0:0]
     3/7: $1\ps2_clk[0:0]
     4/7: $1\state[31:0]
     5/7: $1\index[3:0]
     6/7: $1\clkd[15:0]
     7/7: $1\data_latch[8:0]

6.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\scancode_translator.\shift' from process `\scancode_translator.$proc$scancode_translator.sv:0$416'.
No latch inferred for signal `\scancode_translator.\ps2' from process `\scancode_translator.$proc$scancode_translator.sv:0$416'.

6.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\uart_rx.\finish' using process `\uart_rx.$proc$uart_rx.sv:20$390'.
  created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\uart_rx.\data' using process `\uart_rx.$proc$uart_rx.sv:20$390'.
  created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\uart_rx.\clkd' using process `\uart_rx.$proc$uart_rx.sv:20$390'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\uart_rx.\index' using process `\uart_rx.$proc$uart_rx.sv:20$390'.
  created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\uart_rx.\state' using process `\uart_rx.$proc$uart_rx.sv:20$390'.
  created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\uart_rx.$bitselwrite$pos$uart_rx.sv:59$388' using process `\uart_rx.$proc$uart_rx.sv:20$390'.
  created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\uart_rx.$lookahead\data$389' using process `\uart_rx.$proc$uart_rx.sv:20$390'.
  created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\ascii2ps2.\scancode' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\ascii2ps2.\send' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\ascii2ps2.\waddress' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\ascii2ps2.\raddress' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:39$243_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:39$243_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:40$244_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:40$244_DATA' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:40$244_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:41$245_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:41$245_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:44$246_DATA' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:44$246_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:47$247_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:48$248_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:50$249_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:50$249_DATA' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:50$249_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:52$250_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:52$250_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:53$251_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:53$251_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:56$252_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:56$252_DATA' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:56$252_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:57$253_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:57$253_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:58$254_ADDR' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:58$254_DATA' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\ascii2ps2.$memwr$\buffer$ascii2ps2.sv:58$254_EN' using process `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
  created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\ps2_tx.\ready' using process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\ps2_tx.\ps2_clk' using process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
  created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\ps2_tx.\ps2_data' using process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\ps2_tx.\data_latch' using process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\ps2_tx.\clkd' using process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\ps2_tx.\index' using process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\ps2_tx.\state' using process `\ps2_tx.$proc$ps2_tx.sv:20$228'.
  created $dff cell `$procdff$1340' with positive edge clock.

6.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\scancode_translator.$proc$scancode_translator.sv:0$416'.
Removing empty process `scancode_translator.$proc$scancode_translator.sv:0$416'.
Found and cleaned up 8 empty switches in `\uart_rx.$proc$uart_rx.sv:20$390'.
Removing empty process `uart_rx.$proc$uart_rx.sv:20$390'.
Found and cleaned up 11 empty switches in `\ascii2ps2.$proc$ascii2ps2.sv:29$255'.
Removing empty process `ascii2ps2.$proc$ascii2ps2.sv:29$255'.
Found and cleaned up 10 empty switches in `\ps2_tx.$proc$ps2_tx.sv:20$228'.
Removing empty process `ps2_tx.$proc$ps2_tx.sv:20$228'.
Cleaned up 31 empty switches.

6.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module scancode_translator.
<suppressed ~4 debug messages>
Optimizing module uart_rx.
<suppressed ~8 debug messages>
Optimizing module ascii2ps2.
Optimizing module ps2_tx.
<suppressed ~7 debug messages>
Optimizing module top.

6.6. Executing FLATTEN pass (flatten design).
Deleting now unused module scancode_translator.
Deleting now unused module uart_rx.
Deleting now unused module ascii2ps2.
Deleting now unused module ps2_tx.
<suppressed ~4 debug messages>

6.7. Executing TRIBUF pass.

6.8. Executing DEMINOUT pass (demote inout ports to input or output).

6.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~111 debug messages>

6.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 42 unused cells and 476 unused wires.
<suppressed ~47 debug messages>

6.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\converter.$procmux$1090: \converter.send -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\converter.$procmux$1047.
    dead port 2/2 on $mux $flatten\converter.$procmux$1053.
    dead port 2/2 on $mux $flatten\converter.$procmux$1059.
    dead port 2/2 on $mux $flatten\converter.$procmux$544.
    dead port 2/2 on $mux $flatten\converter.$procmux$546.
    dead port 2/2 on $mux $flatten\converter.$procmux$549.
    dead port 2/2 on $mux $flatten\converter.$procmux$556.
    dead port 2/2 on $mux $flatten\converter.$procmux$558.
    dead port 2/2 on $mux $flatten\converter.$procmux$561.
    dead port 2/2 on $mux $flatten\converter.$procmux$568.
    dead port 2/2 on $mux $flatten\converter.$procmux$570.
    dead port 2/2 on $mux $flatten\converter.$procmux$573.
    dead port 2/2 on $mux $flatten\converter.$procmux$580.
    dead port 2/2 on $mux $flatten\converter.$procmux$582.
    dead port 2/2 on $mux $flatten\converter.$procmux$585.
    dead port 2/2 on $mux $flatten\converter.$procmux$592.
    dead port 2/2 on $mux $flatten\converter.$procmux$594.
    dead port 2/2 on $mux $flatten\converter.$procmux$597.
    dead port 2/2 on $mux $flatten\converter.$procmux$604.
    dead port 2/2 on $mux $flatten\converter.$procmux$606.
    dead port 2/2 on $mux $flatten\converter.$procmux$609.
    dead port 2/2 on $mux $flatten\converter.$procmux$616.
    dead port 2/2 on $mux $flatten\converter.$procmux$618.
    dead port 2/2 on $mux $flatten\converter.$procmux$621.
    dead port 2/2 on $mux $flatten\converter.$procmux$628.
    dead port 2/2 on $mux $flatten\converter.$procmux$630.
    dead port 2/2 on $mux $flatten\converter.$procmux$633.
    dead port 2/2 on $mux $flatten\converter.$procmux$640.
    dead port 2/2 on $mux $flatten\converter.$procmux$642.
    dead port 2/2 on $mux $flatten\converter.$procmux$645.
    dead port 2/2 on $mux $flatten\converter.$procmux$652.
    dead port 2/2 on $mux $flatten\converter.$procmux$654.
    dead port 2/2 on $mux $flatten\converter.$procmux$657.
    dead port 2/2 on $mux $flatten\converter.$procmux$664.
    dead port 2/2 on $mux $flatten\converter.$procmux$666.
    dead port 2/2 on $mux $flatten\converter.$procmux$669.
    dead port 2/2 on $mux $flatten\converter.$procmux$675.
    dead port 2/2 on $mux $flatten\converter.$procmux$678.
    dead port 2/2 on $mux $flatten\converter.$procmux$684.
    dead port 2/2 on $mux $flatten\converter.$procmux$687.
    dead port 2/2 on $mux $flatten\converter.$procmux$693.
    dead port 2/2 on $mux $flatten\converter.$procmux$696.
    dead port 2/2 on $mux $flatten\converter.$procmux$702.
    dead port 2/2 on $mux $flatten\converter.$procmux$705.
    dead port 2/2 on $mux $flatten\converter.$procmux$711.
    dead port 2/2 on $mux $flatten\converter.$procmux$714.
    dead port 2/2 on $mux $flatten\converter.$procmux$720.
    dead port 2/2 on $mux $flatten\converter.$procmux$723.
    dead port 2/2 on $mux $flatten\converter.$procmux$729.
    dead port 2/2 on $mux $flatten\converter.$procmux$732.
    dead port 2/2 on $mux $flatten\converter.$procmux$738.
    dead port 2/2 on $mux $flatten\converter.$procmux$741.
    dead port 2/2 on $mux $flatten\converter.$procmux$747.
    dead port 2/2 on $mux $flatten\converter.$procmux$750.
    dead port 2/2 on $mux $flatten\converter.$procmux$756.
    dead port 2/2 on $mux $flatten\converter.$procmux$759.
    dead port 2/2 on $mux $flatten\converter.$procmux$765.
    dead port 2/2 on $mux $flatten\converter.$procmux$768.
    dead port 2/2 on $mux $flatten\converter.$procmux$774.
    dead port 2/2 on $mux $flatten\converter.$procmux$777.
    dead port 2/2 on $mux $flatten\converter.$procmux$783.
    dead port 2/2 on $mux $flatten\converter.$procmux$786.
    dead port 2/2 on $mux $flatten\converter.$procmux$792.
    dead port 2/2 on $mux $flatten\converter.$procmux$795.
    dead port 2/2 on $mux $flatten\converter.$procmux$801.
    dead port 2/2 on $mux $flatten\converter.$procmux$804.
    dead port 2/2 on $mux $flatten\converter.$procmux$810.
    dead port 2/2 on $mux $flatten\converter.$procmux$813.
    dead port 2/2 on $mux $flatten\converter.$procmux$819.
    dead port 2/2 on $mux $flatten\converter.$procmux$822.
    dead port 2/2 on $mux $flatten\converter.$procmux$828.
    dead port 2/2 on $mux $flatten\converter.$procmux$831.
    dead port 2/2 on $mux $flatten\converter.$procmux$837.
    dead port 2/2 on $mux $flatten\converter.$procmux$840.
    dead port 2/2 on $mux $flatten\converter.$procmux$846.
    dead port 2/2 on $mux $flatten\converter.$procmux$849.
    dead port 2/2 on $mux $flatten\converter.$procmux$855.
    dead port 2/2 on $mux $flatten\converter.$procmux$858.
    dead port 2/2 on $mux $flatten\converter.$procmux$864.
    dead port 2/2 on $mux $flatten\converter.$procmux$867.
    dead port 2/2 on $mux $flatten\converter.$procmux$873.
    dead port 2/2 on $mux $flatten\converter.$procmux$876.
    dead port 2/2 on $mux $flatten\converter.$procmux$882.
    dead port 2/2 on $mux $flatten\converter.$procmux$885.
    dead port 2/2 on $mux $flatten\converter.$procmux$891.
    dead port 2/2 on $mux $flatten\converter.$procmux$894.
    dead port 2/2 on $mux $flatten\converter.$procmux$900.
    dead port 2/2 on $mux $flatten\converter.$procmux$903.
    dead port 2/2 on $mux $flatten\converter.$procmux$909.
    dead port 2/2 on $mux $flatten\converter.$procmux$915.
    dead port 2/2 on $mux $flatten\converter.$procmux$921.
    dead port 2/2 on $mux $flatten\converter.$procmux$927.
    dead port 2/2 on $mux $flatten\converter.$procmux$933.
    dead port 2/2 on $mux $flatten\converter.$procmux$939.
    dead port 2/2 on $mux $flatten\converter.$procmux$945.
    dead port 2/2 on $mux $flatten\converter.$procmux$951.
    dead port 2/2 on $mux $flatten\converter.$procmux$957.
    dead port 2/2 on $mux $flatten\converter.$procmux$963.
    dead port 2/2 on $mux $flatten\converter.$procmux$969.
    dead port 2/2 on $mux $flatten\converter.$procmux$975.
    dead port 2/2 on $mux $flatten\converter.$procmux$981.
    dead port 2/2 on $mux $flatten\converter.$procmux$987.
    dead port 2/2 on $mux $flatten\converter.$procmux$993.
    dead port 2/2 on $mux $flatten\converter.$procmux$999.
    dead port 2/2 on $mux $flatten\converter.$procmux$1005.
    dead port 2/2 on $mux $flatten\uart_core.$procmux$436.
    dead port 2/2 on $mux $flatten\uart_core.$procmux$439.
    dead port 2/2 on $mux $flatten\converter.$procmux$1011.
    dead port 2/2 on $mux $flatten\uart_core.$procmux$456.
    dead port 2/2 on $mux $flatten\converter.$procmux$1017.
    dead port 2/2 on $mux $flatten\converter.$procmux$1023.
    dead port 2/2 on $mux $flatten\converter.$procmux$1029.
    dead port 2/2 on $mux $flatten\converter.$procmux$1035.
    dead port 2/2 on $mux $flatten\converter.$procmux$1041.
Removed 114 multiplexer ports.
<suppressed ~44 debug messages>

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$554:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\converter.$procmux$554_Y
      New ports: A=1'0, B=1'1, Y=$flatten\converter.$procmux$554_Y [0]
      New connections: $flatten\converter.$procmux$554_Y [7:1] = { $flatten\converter.$procmux$554_Y [0] $flatten\converter.$procmux$554_Y [0] $flatten\converter.$procmux$554_Y [0] $flatten\converter.$procmux$554_Y [0] $flatten\converter.$procmux$554_Y [0] $flatten\converter.$procmux$554_Y [0] $flatten\converter.$procmux$554_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$566:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\converter.$procmux$566_Y
      New ports: A=1'0, B=1'1, Y=$flatten\converter.$procmux$566_Y [0]
      New connections: $flatten\converter.$procmux$566_Y [7:1] = { $flatten\converter.$procmux$566_Y [0] $flatten\converter.$procmux$566_Y [0] $flatten\converter.$procmux$566_Y [0] $flatten\converter.$procmux$566_Y [0] $flatten\converter.$procmux$566_Y [0] $flatten\converter.$procmux$566_Y [0] $flatten\converter.$procmux$566_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$772:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\converter.$procmux$772_Y
      New ports: A=1'0, B=1'1, Y=$flatten\converter.$procmux$772_Y [0]
      New connections: $flatten\converter.$procmux$772_Y [7:1] = { $flatten\converter.$procmux$772_Y [0] $flatten\converter.$procmux$772_Y [0] $flatten\converter.$procmux$772_Y [0] $flatten\converter.$procmux$772_Y [0] $flatten\converter.$procmux$772_Y [0] $flatten\converter.$procmux$772_Y [0] $flatten\converter.$procmux$772_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$790:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\converter.$procmux$790_Y
      New ports: A=1'0, B=1'1, Y=$flatten\converter.$procmux$790_Y [0]
      New connections: $flatten\converter.$procmux$790_Y [7:1] = { $flatten\converter.$procmux$790_Y [0] $flatten\converter.$procmux$790_Y [0] $flatten\converter.$procmux$790_Y [0] $flatten\converter.$procmux$790_Y [0] $flatten\converter.$procmux$790_Y [0] $flatten\converter.$procmux$790_Y [0] $flatten\converter.$procmux$790_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$590:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\converter.$procmux$590_Y
      New ports: A=1'1, B=1'0, Y=$flatten\converter.$procmux$590_Y [0]
      New connections: $flatten\converter.$procmux$590_Y [7:1] = { $flatten\converter.$procmux$590_Y [0] $flatten\converter.$procmux$590_Y [0] $flatten\converter.$procmux$590_Y [0] $flatten\converter.$procmux$590_Y [0] $flatten\converter.$procmux$590_Y [0] $flatten\converter.$procmux$590_Y [0] $flatten\converter.$procmux$590_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$817:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\converter.$procmux$817_Y
      New ports: A=1'0, B=1'1, Y=$flatten\converter.$procmux$817_Y [0]
      New connections: $flatten\converter.$procmux$817_Y [7:1] = { $flatten\converter.$procmux$817_Y [0] $flatten\converter.$procmux$817_Y [0] $flatten\converter.$procmux$817_Y [0] $flatten\converter.$procmux$817_Y [0] $flatten\converter.$procmux$817_Y [0] $flatten\converter.$procmux$817_Y [0] $flatten\converter.$procmux$817_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$835:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\converter.$procmux$835_Y
      New ports: A=1'1, B=1'0, Y=$flatten\converter.$procmux$835_Y [0]
      New connections: $flatten\converter.$procmux$835_Y [7:1] = { $flatten\converter.$procmux$835_Y [0] $flatten\converter.$procmux$835_Y [0] $flatten\converter.$procmux$835_Y [0] $flatten\converter.$procmux$835_Y [0] $flatten\converter.$procmux$835_Y [0] $flatten\converter.$procmux$835_Y [0] $flatten\converter.$procmux$835_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$614:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\converter.$procmux$614_Y
      New ports: A=1'1, B=1'0, Y=$flatten\converter.$procmux$614_Y [0]
      New connections: $flatten\converter.$procmux$614_Y [7:1] = { $flatten\converter.$procmux$614_Y [0] $flatten\converter.$procmux$614_Y [0] $flatten\converter.$procmux$614_Y [0] $flatten\converter.$procmux$614_Y [0] $flatten\converter.$procmux$614_Y [0] $flatten\converter.$procmux$614_Y [0] $flatten\converter.$procmux$614_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$862:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\converter.$procmux$862_Y
      New ports: A=1'1, B=1'0, Y=$flatten\converter.$procmux$862_Y [0]
      New connections: $flatten\converter.$procmux$862_Y [7:1] = { $flatten\converter.$procmux$862_Y [0] $flatten\converter.$procmux$862_Y [0] $flatten\converter.$procmux$862_Y [0] $flatten\converter.$procmux$862_Y [0] $flatten\converter.$procmux$862_Y [0] $flatten\converter.$procmux$862_Y [0] $flatten\converter.$procmux$862_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$638:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\converter.$procmux$638_Y
      New ports: A=1'1, B=1'0, Y=$flatten\converter.$procmux$638_Y [0]
      New connections: $flatten\converter.$procmux$638_Y [7:1] = { $flatten\converter.$procmux$638_Y [0] $flatten\converter.$procmux$638_Y [0] $flatten\converter.$procmux$638_Y [0] $flatten\converter.$procmux$638_Y [0] $flatten\converter.$procmux$638_Y [0] $flatten\converter.$procmux$638_Y [0] $flatten\converter.$procmux$638_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$880:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\converter.$procmux$880_Y
      New ports: A=1'1, B=1'0, Y=$flatten\converter.$procmux$880_Y [0]
      New connections: $flatten\converter.$procmux$880_Y [7:1] = { $flatten\converter.$procmux$880_Y [0] $flatten\converter.$procmux$880_Y [0] $flatten\converter.$procmux$880_Y [0] $flatten\converter.$procmux$880_Y [0] $flatten\converter.$procmux$880_Y [0] $flatten\converter.$procmux$880_Y [0] $flatten\converter.$procmux$880_Y [0] }
    New ctrl vector for $pmux cell $flatten\ps2_core.$procmux$1187: { $flatten\ps2_core.$procmux$1194_CMP $auto$opt_reduce.cc:137:opt_pmux$1358 $flatten\ps2_core.$procmux$1188_CMP }
    New ctrl vector for $pmux cell $flatten\ps2_core.$procmux$1198: { $flatten\ps2_core.$procmux$1190_CMP $flatten\ps2_core.$procmux$1189_CMP $auto$opt_reduce.cc:137:opt_pmux$1360 }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$542:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\converter.$procmux$542_Y
      New ports: A=1'0, B=1'1, Y=$flatten\converter.$procmux$542_Y [0]
      New connections: $flatten\converter.$procmux$542_Y [7:1] = { $flatten\converter.$procmux$542_Y [0] $flatten\converter.$procmux$542_Y [0] $flatten\converter.$procmux$542_Y [0] $flatten\converter.$procmux$542_Y [0] $flatten\converter.$procmux$542_Y [0] $flatten\converter.$procmux$542_Y [0] $flatten\converter.$procmux$542_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1050:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$335, Y=$flatten\converter.$procmux$1050_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$817_Y [0], Y=$flatten\converter.$procmux$1050_Y [0]
      New connections: $flatten\converter.$procmux$1050_Y [7:1] = { $flatten\converter.$procmux$1050_Y [0] $flatten\converter.$procmux$1050_Y [0] $flatten\converter.$procmux$1050_Y [0] $flatten\converter.$procmux$1050_Y [0] $flatten\converter.$procmux$1050_Y [0] $flatten\converter.$procmux$1050_Y [0] $flatten\converter.$procmux$1050_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$745:
      Old ports: A=8'00000000, B=$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$365, Y=$flatten\converter.$procmux$745_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$554_Y [0], Y=$flatten\converter.$procmux$745_Y [0]
      New connections: $flatten\converter.$procmux$745_Y [7:1] = { $flatten\converter.$procmux$745_Y [0] $flatten\converter.$procmux$745_Y [0] $flatten\converter.$procmux$745_Y [0] $flatten\converter.$procmux$745_Y [0] $flatten\converter.$procmux$745_Y [0] $flatten\converter.$procmux$745_Y [0] $flatten\converter.$procmux$745_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$754:
      Old ports: A=8'00000000, B=$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$364, Y=$flatten\converter.$procmux$754_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$566_Y [0], Y=$flatten\converter.$procmux$754_Y [0]
      New connections: $flatten\converter.$procmux$754_Y [7:1] = { $flatten\converter.$procmux$754_Y [0] $flatten\converter.$procmux$754_Y [0] $flatten\converter.$procmux$754_Y [0] $flatten\converter.$procmux$754_Y [0] $flatten\converter.$procmux$754_Y [0] $flatten\converter.$procmux$754_Y [0] $flatten\converter.$procmux$754_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$906:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$359, Y=$flatten\converter.$procmux$906_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$835_Y [0], Y=$flatten\converter.$procmux$906_Y [0]
      New connections: $flatten\converter.$procmux$906_Y [7:1] = { $flatten\converter.$procmux$906_Y [0] $flatten\converter.$procmux$906_Y [0] $flatten\converter.$procmux$906_Y [0] $flatten\converter.$procmux$906_Y [0] $flatten\converter.$procmux$906_Y [0] $flatten\converter.$procmux$906_Y [0] $flatten\converter.$procmux$906_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$924:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$356, Y=$flatten\converter.$procmux$924_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$862_Y [0], Y=$flatten\converter.$procmux$924_Y [0]
      New connections: $flatten\converter.$procmux$924_Y [7:1] = { $flatten\converter.$procmux$924_Y [0] $flatten\converter.$procmux$924_Y [0] $flatten\converter.$procmux$924_Y [0] $flatten\converter.$procmux$924_Y [0] $flatten\converter.$procmux$924_Y [0] $flatten\converter.$procmux$924_Y [0] $flatten\converter.$procmux$924_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$673:
      Old ports: A=8'00000000, B=$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$373, Y=$flatten\converter.$procmux$673_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$590_Y [0], Y=$flatten\converter.$procmux$673_Y [0]
      New connections: $flatten\converter.$procmux$673_Y [7:1] = { $flatten\converter.$procmux$673_Y [0] $flatten\converter.$procmux$673_Y [0] $flatten\converter.$procmux$673_Y [0] $flatten\converter.$procmux$673_Y [0] $flatten\converter.$procmux$673_Y [0] $flatten\converter.$procmux$673_Y [0] $flatten\converter.$procmux$673_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$936:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$354, Y=$flatten\converter.$procmux$936_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$880_Y [0], Y=$flatten\converter.$procmux$936_Y [0]
      New connections: $flatten\converter.$procmux$936_Y [7:1] = { $flatten\converter.$procmux$936_Y [0] $flatten\converter.$procmux$936_Y [0] $flatten\converter.$procmux$936_Y [0] $flatten\converter.$procmux$936_Y [0] $flatten\converter.$procmux$936_Y [0] $flatten\converter.$procmux$936_Y [0] $flatten\converter.$procmux$936_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$691:
      Old ports: A=8'00000000, B=$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$371, Y=$flatten\converter.$procmux$691_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$614_Y [0], Y=$flatten\converter.$procmux$691_Y [0]
      New connections: $flatten\converter.$procmux$691_Y [7:1] = { $flatten\converter.$procmux$691_Y [0] $flatten\converter.$procmux$691_Y [0] $flatten\converter.$procmux$691_Y [0] $flatten\converter.$procmux$691_Y [0] $flatten\converter.$procmux$691_Y [0] $flatten\converter.$procmux$691_Y [0] $flatten\converter.$procmux$691_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$709:
      Old ports: A=8'00000000, B=$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$369, Y=$flatten\converter.$procmux$709_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$638_Y [0], Y=$flatten\converter.$procmux$709_Y [0]
      New connections: $flatten\converter.$procmux$709_Y [7:1] = { $flatten\converter.$procmux$709_Y [0] $flatten\converter.$procmux$709_Y [0] $flatten\converter.$procmux$709_Y [0] $flatten\converter.$procmux$709_Y [0] $flatten\converter.$procmux$709_Y [0] $flatten\converter.$procmux$709_Y [0] $flatten\converter.$procmux$709_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1020:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$340, Y=$flatten\converter.$procmux$1020_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$772_Y [0], Y=$flatten\converter.$procmux$1020_Y [0]
      New connections: $flatten\converter.$procmux$1020_Y [7:1] = { $flatten\converter.$procmux$1020_Y [0] $flatten\converter.$procmux$1020_Y [0] $flatten\converter.$procmux$1020_Y [0] $flatten\converter.$procmux$1020_Y [0] $flatten\converter.$procmux$1020_Y [0] $flatten\converter.$procmux$1020_Y [0] $flatten\converter.$procmux$1020_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1032:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$338, Y=$flatten\converter.$procmux$1032_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$790_Y [0], Y=$flatten\converter.$procmux$1032_Y [0]
      New connections: $flatten\converter.$procmux$1032_Y [7:1] = { $flatten\converter.$procmux$1032_Y [0] $flatten\converter.$procmux$1032_Y [0] $flatten\converter.$procmux$1032_Y [0] $flatten\converter.$procmux$1032_Y [0] $flatten\converter.$procmux$1032_Y [0] $flatten\converter.$procmux$1032_Y [0] $flatten\converter.$procmux$1032_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$736:
      Old ports: A=8'00000000, B=$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$366, Y=$flatten\converter.$procmux$736_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$542_Y [0], Y=$flatten\converter.$procmux$736_Y [0]
      New connections: $flatten\converter.$procmux$736_Y [7:1] = { $flatten\converter.$procmux$736_Y [0] $flatten\converter.$procmux$736_Y [0] $flatten\converter.$procmux$736_Y [0] $flatten\converter.$procmux$736_Y [0] $flatten\converter.$procmux$736_Y [0] $flatten\converter.$procmux$736_Y [0] $flatten\converter.$procmux$736_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1107:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$333, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281
      New ports: A=1'0, B=$flatten\converter.$procmux$906_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_EN[7:0]$281 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1116:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$330, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278
      New ports: A=1'0, B=$flatten\converter.$procmux$924_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_EN[7:0]$278 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1122:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$328, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276
      New ports: A=1'0, B=$flatten\converter.$procmux$936_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:56$252_EN[7:0]$276 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$954:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$351, Y=$flatten\converter.$procmux$954_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$673_Y [0], Y=$flatten\converter.$procmux$954_Y [0]
      New connections: $flatten\converter.$procmux$954_Y [7:1] = { $flatten\converter.$procmux$954_Y [0] $flatten\converter.$procmux$954_Y [0] $flatten\converter.$procmux$954_Y [0] $flatten\converter.$procmux$954_Y [0] $flatten\converter.$procmux$954_Y [0] $flatten\converter.$procmux$954_Y [0] $flatten\converter.$procmux$954_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$966:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$349, Y=$flatten\converter.$procmux$966_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$691_Y [0], Y=$flatten\converter.$procmux$966_Y [0]
      New connections: $flatten\converter.$procmux$966_Y [7:1] = { $flatten\converter.$procmux$966_Y [0] $flatten\converter.$procmux$966_Y [0] $flatten\converter.$procmux$966_Y [0] $flatten\converter.$procmux$966_Y [0] $flatten\converter.$procmux$966_Y [0] $flatten\converter.$procmux$966_Y [0] $flatten\converter.$procmux$966_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$978:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$347, Y=$flatten\converter.$procmux$978_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$709_Y [0], Y=$flatten\converter.$procmux$978_Y [0]
      New connections: $flatten\converter.$procmux$978_Y [7:1] = { $flatten\converter.$procmux$978_Y [0] $flatten\converter.$procmux$978_Y [0] $flatten\converter.$procmux$978_Y [0] $flatten\converter.$procmux$978_Y [0] $flatten\converter.$procmux$978_Y [0] $flatten\converter.$procmux$978_Y [0] $flatten\converter.$procmux$978_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1164:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$314, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262
      New ports: A=1'0, B=$flatten\converter.$procmux$1020_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_EN[7:0]$262 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$996:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$344, Y=$flatten\converter.$procmux$996_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$736_Y [0], Y=$flatten\converter.$procmux$996_Y [0]
      New connections: $flatten\converter.$procmux$996_Y [7:1] = { $flatten\converter.$procmux$996_Y [0] $flatten\converter.$procmux$996_Y [0] $flatten\converter.$procmux$996_Y [0] $flatten\converter.$procmux$996_Y [0] $flatten\converter.$procmux$996_Y [0] $flatten\converter.$procmux$996_Y [0] $flatten\converter.$procmux$996_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1170:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$312, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260
      New ports: A=1'0, B=$flatten\converter.$procmux$1032_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_EN[7:0]$260 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1002:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$343, Y=$flatten\converter.$procmux$1002_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$745_Y [0], Y=$flatten\converter.$procmux$1002_Y [0]
      New connections: $flatten\converter.$procmux$1002_Y [7:1] = { $flatten\converter.$procmux$1002_Y [0] $flatten\converter.$procmux$1002_Y [0] $flatten\converter.$procmux$1002_Y [0] $flatten\converter.$procmux$1002_Y [0] $flatten\converter.$procmux$1002_Y [0] $flatten\converter.$procmux$1002_Y [0] $flatten\converter.$procmux$1002_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1008:
      Old ports: A=8'00000000, B=$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$342, Y=$flatten\converter.$procmux$1008_Y
      New ports: A=1'0, B=$flatten\converter.$procmux$754_Y [0], Y=$flatten\converter.$procmux$1008_Y [0]
      New connections: $flatten\converter.$procmux$1008_Y [7:1] = { $flatten\converter.$procmux$1008_Y [0] $flatten\converter.$procmux$1008_Y [0] $flatten\converter.$procmux$1008_Y [0] $flatten\converter.$procmux$1008_Y [0] $flatten\converter.$procmux$1008_Y [0] $flatten\converter.$procmux$1008_Y [0] $flatten\converter.$procmux$1008_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1179:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$309, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257
      New ports: A=1'0, B=$flatten\converter.$procmux$1050_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:39$243_EN[7:0]$257 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1131:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$325, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273
      New ports: A=1'0, B=$flatten\converter.$procmux$954_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_EN[7:0]$273 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1137:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$323, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271
      New ports: A=1'0, B=$flatten\converter.$procmux$966_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_EN[7:0]$271 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1143:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$321, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269
      New ports: A=1'0, B=$flatten\converter.$procmux$978_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_EN[7:0]$269 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1152:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$318, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266
      New ports: A=1'0, B=$flatten\converter.$procmux$996_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:48$248_EN[7:0]$266 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1155:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$317, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265
      New ports: A=1'0, B=$flatten\converter.$procmux$1002_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:47$247_EN[7:0]$265 [0] }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$1158:
      Old ports: A=8'00000000, B=$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$316, Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264
      New ports: A=1'0, B=$flatten\converter.$procmux$1008_Y [0], Y=$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0]
      New connections: $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [7:1] = { $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0] $flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:44$246_EN[7:0]$264 [0] }
  Optimizing cells in module \top.
Performed a total of 44 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 199 unused wires.
<suppressed ~1 debug messages>

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\ps2_core.$procmux$1211: { $flatten\ps2_core.$procmux$1194_CMP $auto$opt_reduce.cc:137:opt_pmux$1362 }
    New ctrl vector for $pmux cell $flatten\ps2_core.$procmux$1271: { $flatten\ps2_core.$procmux$1194_CMP $auto$opt_reduce.cc:137:opt_pmux$1364 }
    New ctrl vector for $pmux cell $flatten\uart_core.$procmux$509: { $flatten\uart_core.$procmux$487_CMP $flatten\uart_core.$procmux$484_CMP $auto$opt_reduce.cc:137:opt_pmux$1366 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.12.16. Rerunning OPT passes. (Maybe there is more to do..)

6.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.12.20. Executing OPT_DFF pass (perform DFF optimizations).

6.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.12.23. Finished OPT passes. (There is nothing left to do.)

6.13. Executing FSM pass (extract and optimize FSM).

6.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.ps2_core.state.
Found FSM state register top.uart_core.state.

6.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\ps2_core.state' from module `\top'.
  found $dff cell for state register: $flatten\ps2_core.$procdff$1340
  root of input selection tree: $flatten\ps2_core.$0\state[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \button
  found state code: 0
  found ctrl input: $flatten\ps2_core.$procmux$1188_CMP
  found ctrl input: $flatten\ps2_core.$procmux$1189_CMP
  found ctrl input: $flatten\ps2_core.$procmux$1190_CMP
  found ctrl input: $flatten\ps2_core.$procmux$1194_CMP
  found ctrl input: $flatten\ps2_core.$lt$ps2_tx.sv:56$232_Y
  found ctrl input: $flatten\ps2_core.$lt$ps2_tx.sv:78$238_Y
  found state code: 3
  found state code: 2
  found ctrl input: \converter.send
  found state code: 1
  found ctrl output: $flatten\ps2_core.$procmux$1194_CMP
  found ctrl output: $flatten\ps2_core.$procmux$1190_CMP
  found ctrl output: $flatten\ps2_core.$procmux$1189_CMP
  found ctrl output: $flatten\ps2_core.$procmux$1188_CMP
  ctrl inputs: { $flatten\ps2_core.$lt$ps2_tx.sv:56$232_Y $flatten\ps2_core.$lt$ps2_tx.sv:78$238_Y \converter.send \button }
  ctrl outputs: { $flatten\ps2_core.$0\state[31:0] $flatten\ps2_core.$procmux$1188_CMP $flatten\ps2_core.$procmux$1189_CMP $flatten\ps2_core.$procmux$1190_CMP $flatten\ps2_core.$procmux$1194_CMP }
  transition:          0 4'---0 ->          0 36'000000000000000000000000000000000001
  transition:          0 4'--01 ->          0 36'000000000000000000000000000000000001
  transition:          0 4'--11 ->          1 36'000000000000000000000000000000010001
  transition:          2 4'---0 ->          0 36'000000000000000000000000000000000100
  transition:          2 4'00-1 ->          3 36'000000000000000000000000000000110100
  transition:          2 4'01-1 ->          2 36'000000000000000000000000000000100100
  transition:          2 4'1--1 ->          2 36'000000000000000000000000000000100100
  transition:          1 4'---0 ->          0 36'000000000000000000000000000000000010
  transition:          1 4'0--1 ->          2 36'000000000000000000000000000000100010
  transition:          1 4'1--1 ->          1 36'000000000000000000000000000000010010
  transition:          3 4'---0 ->          0 36'000000000000000000000000000000001000
  transition:          3 4'0--1 ->          0 36'000000000000000000000000000000001000
  transition:          3 4'1--1 ->          3 36'000000000000000000000000000000111000
Extracting FSM `\uart_core.state' from module `\top'.
  found $dff cell for state register: $flatten\uart_core.$procdff$1301
  root of input selection tree: $flatten\uart_core.$0\state[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \button
  found state code: 0
  found ctrl input: $flatten\uart_core.$procmux$470_CMP
  found ctrl input: $flatten\uart_core.$procmux$437_CMP
  found ctrl input: $flatten\uart_core.$procmux$484_CMP
  found ctrl input: $flatten\uart_core.$procmux$487_CMP
  found ctrl input: $flatten\uart_core.$lt$uart_rx.sv:55$401_Y
  found ctrl input: $flatten\uart_core.$lt$uart_rx.sv:61$412_Y
  found state code: 3
  found ctrl input: $flatten\uart_core.$eq$uart_rx.sv:42$398_Y
  found ctrl input: \usb_rx
  found state code: 2
  found state code: 1
  found ctrl output: $flatten\uart_core.$procmux$487_CMP
  found ctrl output: $flatten\uart_core.$procmux$484_CMP
  found ctrl output: $flatten\uart_core.$procmux$470_CMP
  found ctrl output: $flatten\uart_core.$procmux$437_CMP
  ctrl inputs: { $flatten\uart_core.$eq$uart_rx.sv:42$398_Y $flatten\uart_core.$lt$uart_rx.sv:55$401_Y $flatten\uart_core.$lt$uart_rx.sv:61$412_Y \button \usb_rx }
  ctrl outputs: { $flatten\uart_core.$0\state[31:0] $flatten\uart_core.$procmux$437_CMP $flatten\uart_core.$procmux$470_CMP $flatten\uart_core.$procmux$484_CMP $flatten\uart_core.$procmux$487_CMP }
  transition:          0 5'---0- ->          0 36'000000000000000000000000000000000001
  transition:          0 5'---10 ->          1 36'000000000000000000000000000000010001
  transition:          0 5'---11 ->          0 36'000000000000000000000000000000000001
  transition:          2 5'---0- ->          0 36'000000000000000000000000000000001000
  transition:          2 5'-001- ->          3 36'000000000000000000000000000000111000
  transition:          2 5'-011- ->          2 36'000000000000000000000000000000101000
  transition:          2 5'-1-1- ->          2 36'000000000000000000000000000000101000
  transition:          1 5'---0- ->          0 36'000000000000000000000000000000000010
  transition:          1 5'0--1- ->          1 36'000000000000000000000000000000010010
  transition:          1 5'1--10 ->          2 36'000000000000000000000000000000100010
  transition:          1 5'1--11 ->          0 36'000000000000000000000000000000000010
  transition:          3 5'---0- ->          0 36'000000000000000000000000000000000100
  transition:          3 5'-0-1- ->          0 36'000000000000000000000000000000000100
  transition:          3 5'-1-1- ->          3 36'000000000000000000000000000000110100

6.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uart_core.state$1373' from module `\top'.
Optimizing FSM `$fsm$\ps2_core.state$1367' from module `\top'.

6.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 25 unused cells and 25 unused wires.
<suppressed ~26 debug messages>

6.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ps2_core.state$1367' from module `\top'.
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [0].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [1].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [2].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [3].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [4].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [5].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [6].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [7].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [8].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [9].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [10].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [11].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [12].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [13].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [14].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [15].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [16].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [17].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [18].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [19].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [20].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [21].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [22].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [23].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [24].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [25].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [26].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [27].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [28].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [29].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [30].
  Removing unused output signal $flatten\ps2_core.$0\state[31:0] [31].
Optimizing FSM `$fsm$\uart_core.state$1373' from module `\top'.
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [0].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [1].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [2].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [3].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [4].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [5].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [6].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [7].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [8].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [9].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [10].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [11].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [12].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [13].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [14].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [15].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [16].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [17].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [18].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [19].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [20].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [21].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [22].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [23].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [24].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [25].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [26].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [27].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [28].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [29].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [30].
  Removing unused output signal $flatten\uart_core.$0\state[31:0] [31].

6.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\ps2_core.state$1367' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ---1
  00000000000000000000000000000010 -> --1-
  00000000000000000000000000000001 -> -1--
  00000000000000000000000000000011 -> 1---
Recoding FSM `$fsm$\uart_core.state$1373' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ---1
  00000000000000000000000000000010 -> --1-
  00000000000000000000000000000001 -> -1--
  00000000000000000000000000000011 -> 1---

6.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\ps2_core.state$1367' from module `top':
-------------------------------------

  Information on FSM $fsm$\ps2_core.state$1367 (\ps2_core.state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \button
    1: \converter.send
    2: $flatten\ps2_core.$lt$ps2_tx.sv:78$238_Y
    3: $flatten\ps2_core.$lt$ps2_tx.sv:56$232_Y

  Output signals:
    0: $flatten\ps2_core.$procmux$1194_CMP
    1: $flatten\ps2_core.$procmux$1190_CMP
    2: $flatten\ps2_core.$procmux$1189_CMP
    3: $flatten\ps2_core.$procmux$1188_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'0001
      1:     0 4'--01   ->     0 4'0001
      2:     0 4'--11   ->     2 4'0001
      3:     1 4'---0   ->     0 4'0100
      4:     1 4'01-1   ->     1 4'0100
      5:     1 4'1--1   ->     1 4'0100
      6:     1 4'00-1   ->     3 4'0100
      7:     2 4'---0   ->     0 4'0010
      8:     2 4'0--1   ->     1 4'0010
      9:     2 4'1--1   ->     2 4'0010
     10:     3 4'---0   ->     0 4'1000
     11:     3 4'0--1   ->     0 4'1000
     12:     3 4'1--1   ->     3 4'1000

-------------------------------------

FSM `$fsm$\uart_core.state$1373' from module `top':
-------------------------------------

  Information on FSM $fsm$\uart_core.state$1373 (\uart_core.state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \usb_rx
    1: \button
    2: $flatten\uart_core.$lt$uart_rx.sv:61$412_Y
    3: $flatten\uart_core.$lt$uart_rx.sv:55$401_Y
    4: $flatten\uart_core.$eq$uart_rx.sv:42$398_Y

  Output signals:
    0: $flatten\uart_core.$procmux$487_CMP
    1: $flatten\uart_core.$procmux$484_CMP
    2: $flatten\uart_core.$procmux$470_CMP
    3: $flatten\uart_core.$procmux$437_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---11   ->     0 4'0001
      1:     0 5'---0-   ->     0 4'0001
      2:     0 5'---10   ->     2 4'0001
      3:     1 5'---0-   ->     0 4'1000
      4:     1 5'-011-   ->     1 4'1000
      5:     1 5'-1-1-   ->     1 4'1000
      6:     1 5'-001-   ->     3 4'1000
      7:     2 5'1--11   ->     0 4'0010
      8:     2 5'---0-   ->     0 4'0010
      9:     2 5'1--10   ->     1 4'0010
     10:     2 5'0--1-   ->     2 4'0010
     11:     3 5'---0-   ->     0 4'0100
     12:     3 5'-0-1-   ->     0 4'0100
     13:     3 5'-1-1-   ->     3 4'0100

-------------------------------------

6.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\ps2_core.state$1367' from module `\top'.
Mapping FSM `$fsm$\uart_core.state$1373' from module `\top'.

6.14. Executing OPT pass (performing simple optimizations).

6.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

6.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

6.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

6.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\uart_core.$procdff$1300 ($dff) from module top (D = $flatten\uart_core.$procmux$499_Y, Q = \uart_core.index, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$1475 ($sdff) from module top (D = $flatten\uart_core.$procmux$499_Y, Q = \uart_core.index).
Adding SRST signal on $flatten\uart_core.$procdff$1299 ($dff) from module top (D = $flatten\uart_core.$procmux$509_Y, Q = \uart_core.clkd, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$1483 ($sdff) from module top (D = $flatten\uart_core.$procmux$509_Y, Q = \uart_core.clkd).
Adding EN signal on $flatten\uart_core.$procdff$1298 ($dff) from module top (D = $flatten\uart_core.$or$uart_rx.sv:0$411_Y, Q = \uart_core.data).
Adding SRST signal on $flatten\uart_core.$procdff$1297 ($dff) from module top (D = $flatten\uart_core.$procmux$527_Y, Q = \uart_core.finish, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1492 ($sdff) from module top (D = $flatten\uart_core.$procmux$527_Y, Q = \uart_core.finish).
Adding SRST signal on $flatten\ps2_core.$procdff$1339 ($dff) from module top (D = $flatten\ps2_core.$procmux$1255_Y, Q = \ps2_core.index, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1496 ($sdff) from module top (D = $flatten\ps2_core.$procmux$1255_Y, Q = \ps2_core.index).
Adding SRST signal on $flatten\ps2_core.$procdff$1338 ($dff) from module top (D = $flatten\ps2_core.$procmux$1271_Y, Q = \ps2_core.clkd, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1506 ($sdff) from module top (D = $flatten\ps2_core.$procmux$1271_Y, Q = \ps2_core.clkd).
Adding SRST signal on $flatten\ps2_core.$procdff$1337 ($dff) from module top (D = $flatten\ps2_core.$procmux$1288_Y, Q = \ps2_core.data_latch, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$1510 ($sdff) from module top (D = $flatten\ps2_core.$procmux$1288_Y, Q = \ps2_core.data_latch).
Adding SRST signal on $flatten\ps2_core.$procdff$1336 ($dff) from module top (D = $flatten\ps2_core.$procmux$1198_Y, Q = \ps2_core.ps2_data, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1520 ($sdff) from module top (D = $flatten\ps2_core.$procmux$1198_Y, Q = \ps2_core.ps2_data).
Adding SRST signal on $flatten\ps2_core.$procdff$1335 ($dff) from module top (D = $flatten\ps2_core.$procmux$1211_Y, Q = \ps2_core.ps2_clk, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1524 ($sdff) from module top (D = $flatten\ps2_core.$procmux$1211_Y, Q = \ps2_core.ps2_clk).
Adding SRST signal on $flatten\ps2_core.$procdff$1334 ($dff) from module top (D = $flatten\ps2_core.$procmux$1187_Y, Q = \ps2_core.ready, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1532 ($sdff) from module top (D = $flatten\ps2_core.$procmux$1187_Y, Q = \ps2_core.ready).
Adding SRST signal on $flatten\converter.$procdff$1307 ($dff) from module top (D = $flatten\converter.$procmux$1067_Y, Q = \converter.raddress, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1540 ($sdff) from module top (D = $flatten\converter.$procmux$1062_Y, Q = \converter.raddress).
Adding SRST signal on $flatten\converter.$procdff$1306 ($dff) from module top (D = $flatten\converter.$procmux$1085_Y, Q = \converter.waddress, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1546 ($sdff) from module top (D = $flatten\converter.$procmux$1083_Y, Q = \converter.waddress).
Adding SRST signal on $flatten\converter.$procdff$1305 ($dff) from module top (D = $flatten\converter.$procmux$1090_Y, Q = \converter.send, rval = 1'0).
Adding SRST signal on $flatten\converter.$procdff$1304 ($dff) from module top (D = $flatten\converter.$procmux$1101_Y, Q = \converter.scancode, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1553 ($sdff) from module top (D = $flatten\converter.$memrd$\buffer$ascii2ps2.sv:84$385_DATA, Q = \converter.scancode).

6.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 22 unused cells and 41 unused wires.
<suppressed ~23 debug messages>

6.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

6.14.9. Rerunning OPT passes. (Maybe there is more to do..)

6.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

6.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

6.14.13. Executing OPT_DFF pass (perform DFF optimizations).

6.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

6.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.14.16. Rerunning OPT passes. (Maybe there is more to do..)

6.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

6.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.14.20. Executing OPT_DFF pass (perform DFF optimizations).

6.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.14.23. Finished OPT passes. (There is nothing left to do.)

6.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1342 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1343 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1344 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1345 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1346 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1347 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1348 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1349 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1351 (converter.buffer).
Removed top 28 address bits (of 32) from memory init port top.$flatten\converter.$auto$proc_memwr.cc:45:proc_memwr$1352 (converter.buffer).
Removed top 25 address bits (of 32) from memory init port top.$flatten\converter.\translator.$auto$mem.cc:328:emit$420 ($flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418).
Removed top 25 address bits (of 32) from memory init port top.$flatten\converter.\translator.$auto$mem.cc:328:emit$424 ($flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$422).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1399 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1395 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1417 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_core.$add$uart_rx.sv:63$413 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\uart_core.$add$uart_rx.sv:63$413 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\uart_core.$lt$uart_rx.sv:61$412 ($lt).
Converting cell top.$flatten\uart_core.$neg$uart_rx.sv:0$405 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell top.$flatten\uart_core.$neg$uart_rx.sv:0$405 ($neg).
Removed top 23 bits (of 32) from port B of cell top.$flatten\uart_core.$lt$uart_rx.sv:55$401 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_core.$add$uart_rx.sv:51$400 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\uart_core.$add$uart_rx.sv:51$400 ($add).
Removed top 2 bits (of 10) from port B of cell top.$flatten\uart_core.$eq$uart_rx.sv:42$398 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1449 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1537 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1529 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1515 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1467 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1462 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1440 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1386 ($eq).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1176 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1167 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1149 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1140 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1134 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1119 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1113 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1044 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$1026 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$990 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$972 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$960 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$930 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$918 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$871 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$853 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$808 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$781 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$727 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$700 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$682 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$662 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$626 ($mux).
Removed top 28 bits (of 32) from mux cell top.$flatten\converter.$procmux$602 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\converter.$add$ascii2ps2.sv:89$387 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\converter.$add$ascii2ps2.sv:89$387 ($add).
Removed top 28 bits (of 32) from port B of cell top.$flatten\converter.$ge$ascii2ps2.sv:86$386 ($ge).
Removed top 29 bits (of 32) from port B of cell top.$flatten\converter.$add$ascii2ps2.sv:68$381 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\converter.$add$ascii2ps2.sv:68$381 ($add).
Removed top 28 bits (of 32) from port B of cell top.$flatten\converter.$ge$ascii2ps2.sv:65$380 ($ge).
Removed top 29 bits (of 32) from port B of cell top.$flatten\converter.$add$ascii2ps2.sv:53$376 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\converter.$add$ascii2ps2.sv:53$376 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\converter.$add$ascii2ps2.sv:52$375 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\converter.$add$ascii2ps2.sv:52$375 ($add).
Removed top 30 bits (of 32) from port B of cell top.$flatten\converter.$add$ascii2ps2.sv:50$374 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\converter.$add$ascii2ps2.sv:50$374 ($add).
Removed top 28 bits (of 32) from port B of cell top.$flatten\converter.$ge$ascii2ps2.sv:43$362 ($ge).
Removed top 30 bits (of 32) from port B of cell top.$flatten\converter.$add$ascii2ps2.sv:41$361 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\converter.$add$ascii2ps2.sv:41$361 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\converter.$add$ascii2ps2.sv:40$360 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\converter.$add$ascii2ps2.sv:40$360 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\ps2_core.$add$ps2_tx.sv:80$239 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\ps2_core.$add$ps2_tx.sv:80$239 ($add).
Removed top 28 bits (of 32) from port B of cell top.$flatten\ps2_core.$lt$ps2_tx.sv:78$238 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\ps2_core.$add$ps2_tx.sv:57$233 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\ps2_core.$add$ps2_tx.sv:57$233 ($add).
Removed top 20 bits (of 32) from port B of cell top.$flatten\ps2_core.$lt$ps2_tx.sv:56$232 ($lt).
Removed top 5 bits (of 16) from port B of cell top.$flatten\ps2_core.$eq$ps2_tx.sv:52$231 ($eq).
Removed top 28 bits (of 32) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:40$244_ADDR[31:0]$258.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:41$245_ADDR[31:0]$261.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$267.
Removed top 1 bits (of 8) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:50$249_DATA[7:0]$268.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$270.
Removed top 29 bits (of 32) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$272.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:57$253_ADDR[31:0]$277.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$0$memwr$\buffer$ascii2ps2.sv:58$254_ADDR[31:0]$279.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:40$244_ADDR[31:0]$310.
Removed top 1 bits (of 8) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:40$244_DATA[7:0]$311.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:41$245_ADDR[31:0]$313.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$319.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$322.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$324.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:57$253_ADDR[31:0]$329.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$2$memwr$\buffer$ascii2ps2.sv:58$254_ADDR[31:0]$331.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:40$244_ADDR[31:0]$336.
Removed top 1 bits (of 8) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:40$244_DATA[7:0]$337.
Removed top 29 bits (of 32) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:41$245_ADDR[31:0]$339.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$345.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$348.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$350.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:57$253_ADDR[31:0]$355.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$3$memwr$\buffer$ascii2ps2.sv:58$254_ADDR[31:0]$357.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:50$249_ADDR[31:0]$367.
Removed top 1 bits (of 8) from wire top.$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:50$249_DATA[7:0]$368.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:52$250_ADDR[31:0]$370.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$4$memwr$\buffer$ascii2ps2.sv:53$251_ADDR[31:0]$372.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$add$ascii2ps2.sv:40$360_Y.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$add$ascii2ps2.sv:41$361_Y.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$add$ascii2ps2.sv:50$374_Y.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$add$ascii2ps2.sv:52$375_Y.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$add$ascii2ps2.sv:53$376_Y.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$add$ascii2ps2.sv:68$381_Y.
Removed top 28 bits (of 32) from wire top.$flatten\converter.$add$ascii2ps2.sv:89$387_Y.
Removed top 16 bits (of 32) from wire top.$flatten\ps2_core.$add$ps2_tx.sv:57$233_Y.
Removed top 28 bits (of 32) from wire top.$flatten\ps2_core.$add$ps2_tx.sv:80$239_Y.
Removed top 22 bits (of 32) from wire top.$flatten\uart_core.$add$uart_rx.sv:51$400_Y.
Removed top 29 bits (of 32) from wire top.$flatten\uart_core.$add$uart_rx.sv:63$413_Y.

6.16. Executing PEEPOPT pass (run peephole optimizers).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

6.18. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\converter.\translator.$auto$mem.cc:282:emit$423 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal \uart_core.data [7].
    No candidates found.
  Analyzing resource sharing options for $flatten\converter.\translator.$auto$mem.cc:282:emit$419 ($memrd_v2):
    Found 2 activation_patterns using ctrl signal { \converter.shift \uart_core.finish \uart_core.data [7] \button }.
    No candidates found.

6.19. Executing TECHMAP pass (map to technology primitives).

6.19.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.19.2. Continuing TECHMAP pass.
Using template $paramod$254ef1516958dd5ebf9155b08a85a11a24f732fb\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$228ae4c0e3d19f1e80b2b5fb259649dba9197913\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$88d953c52e658e353c2ae1feec063faa3feba3f1\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$065511f8341ee6d5139f2ee4b5ec003cfdd26c5d\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$909cd69b6f23bd8cb612659b1263f26e598d4912\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~212 debug messages>

6.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

6.22. Executing TECHMAP pass (map to technology primitives).

6.22.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.22.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\converter.$add$ascii2ps2.sv:40$360 ($add).
  creating $macc model for $flatten\converter.$add$ascii2ps2.sv:41$361 ($add).
  creating $macc model for $flatten\converter.$add$ascii2ps2.sv:50$374 ($add).
  creating $macc model for $flatten\converter.$add$ascii2ps2.sv:52$375 ($add).
  creating $macc model for $flatten\converter.$add$ascii2ps2.sv:53$376 ($add).
  creating $macc model for $flatten\converter.$add$ascii2ps2.sv:68$381 ($add).
  creating $macc model for $flatten\converter.$add$ascii2ps2.sv:89$387 ($add).
  creating $macc model for $flatten\ps2_core.$add$ps2_tx.sv:57$233 ($add).
  creating $macc model for $flatten\ps2_core.$add$ps2_tx.sv:80$239 ($add).
  creating $macc model for $flatten\uart_core.$add$uart_rx.sv:51$400 ($add).
  creating $macc model for $flatten\uart_core.$add$uart_rx.sv:63$413 ($add).
  creating $macc model for $flatten\uart_core.$neg$uart_rx.sv:0$405 ($neg).
  creating $alu model for $macc $flatten\uart_core.$neg$uart_rx.sv:0$405.
  creating $alu model for $macc $flatten\uart_core.$add$uart_rx.sv:63$413.
  creating $alu model for $macc $flatten\uart_core.$add$uart_rx.sv:51$400.
  creating $alu model for $macc $flatten\ps2_core.$add$ps2_tx.sv:80$239.
  creating $alu model for $macc $flatten\ps2_core.$add$ps2_tx.sv:57$233.
  creating $alu model for $macc $flatten\converter.$add$ascii2ps2.sv:89$387.
  creating $alu model for $macc $flatten\converter.$add$ascii2ps2.sv:68$381.
  creating $alu model for $macc $flatten\converter.$add$ascii2ps2.sv:53$376.
  creating $alu model for $macc $flatten\converter.$add$ascii2ps2.sv:52$375.
  creating $alu model for $macc $flatten\converter.$add$ascii2ps2.sv:50$374.
  creating $alu model for $macc $flatten\converter.$add$ascii2ps2.sv:41$361.
  creating $alu model for $macc $flatten\converter.$add$ascii2ps2.sv:40$360.
  creating $alu model for $flatten\ps2_core.$lt$ps2_tx.sv:56$232 ($lt): new $alu
  creating $alu model for $flatten\uart_core.$lt$uart_rx.sv:55$401 ($lt): new $alu
  creating $alu cell for $flatten\uart_core.$lt$uart_rx.sv:55$401: $auto$alumacc.cc:495:replace_alu$1611
  creating $alu cell for $flatten\ps2_core.$lt$ps2_tx.sv:56$232: $auto$alumacc.cc:495:replace_alu$1616
  creating $alu cell for $flatten\converter.$add$ascii2ps2.sv:40$360: $auto$alumacc.cc:495:replace_alu$1621
  creating $alu cell for $flatten\converter.$add$ascii2ps2.sv:41$361: $auto$alumacc.cc:495:replace_alu$1624
  creating $alu cell for $flatten\converter.$add$ascii2ps2.sv:50$374: $auto$alumacc.cc:495:replace_alu$1627
  creating $alu cell for $flatten\converter.$add$ascii2ps2.sv:52$375: $auto$alumacc.cc:495:replace_alu$1630
  creating $alu cell for $flatten\converter.$add$ascii2ps2.sv:53$376: $auto$alumacc.cc:495:replace_alu$1633
  creating $alu cell for $flatten\converter.$add$ascii2ps2.sv:68$381: $auto$alumacc.cc:495:replace_alu$1636
  creating $alu cell for $flatten\converter.$add$ascii2ps2.sv:89$387: $auto$alumacc.cc:495:replace_alu$1639
  creating $alu cell for $flatten\ps2_core.$add$ps2_tx.sv:57$233: $auto$alumacc.cc:495:replace_alu$1642
  creating $alu cell for $flatten\ps2_core.$add$ps2_tx.sv:80$239: $auto$alumacc.cc:495:replace_alu$1645
  creating $alu cell for $flatten\uart_core.$add$uart_rx.sv:51$400: $auto$alumacc.cc:495:replace_alu$1648
  creating $alu cell for $flatten\uart_core.$add$uart_rx.sv:63$413: $auto$alumacc.cc:495:replace_alu$1651
  creating $alu cell for $flatten\uart_core.$neg$uart_rx.sv:0$405: $auto$alumacc.cc:495:replace_alu$1654
  created 14 $alu and 0 $macc cells.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

6.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.24.6. Executing OPT_DFF pass (perform DFF optimizations).

6.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

6.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.24.9. Rerunning OPT passes. (Maybe there is more to do..)

6.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

6.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.24.13. Executing OPT_DFF pass (perform DFF optimizations).

6.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.24.16. Finished OPT passes. (There is nothing left to do.)

6.25. Executing MEMORY pass.

6.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 27 transformations.

6.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.converter.buffer write port 0.
  Analyzing top.converter.buffer write port 1.
  Analyzing top.converter.buffer write port 2.
  Analyzing top.converter.buffer write port 3.
  Analyzing top.converter.buffer write port 4.
  Analyzing top.converter.buffer write port 5.
  Analyzing top.converter.buffer write port 6.
  Analyzing top.converter.buffer write port 7.
  Analyzing top.converter.buffer write port 8.
  Analyzing top.converter.buffer write port 9.
  Analyzing top.converter.buffer write port 10.
  Analyzing top.converter.buffer write port 11.

6.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418'[0] in module `\top': no output FF found.
Checking read port `$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$422'[0] in module `\top': no output FF found.
Checking read port `\converter.buffer'[0] in module `\top': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.
    Write port 4: non-transparent.
    Write port 5: non-transparent.
    Write port 6: non-transparent.
    Write port 7: non-transparent.
    Write port 8: non-transparent.
    Write port 9: don't care on collision.
    Write port 10: non-transparent.
    Write port 11: non-transparent.
Checking read port address `$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418'[0] in module `\top': merged address FF to cell.
Checking read port address `$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$422'[0] in module `\top': merged address FF to cell.

6.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

6.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.converter.buffer by address:
  Merging ports 0, 9 (address \converter.waddress).
  Merging ports 1, 10 (address $auto$wreduce.cc:514:run$1587 [3:0]).
  Merging ports 2, 11 (address $auto$wreduce.cc:514:run$1588 [3:0]).
  Merging ports 3, 4 (address 4'0000).
  Merging ports 3, 5 (address 4'0000).
Consolidating write ports of memory top.converter.buffer by address:
Consolidating write ports of memory top.converter.buffer using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 0, 1, 2, 4, 5, 6.
  Common input cone for all EN signals: 15 cells.
  Size of unconstrained SAT problem: 109 variables, 269 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 0 with port 2 is not possible.
  According to SAT solver sharing of port 0 with port 4 is not possible.
  According to SAT solver sharing of port 0 with port 5 is not possible.
  According to SAT solver sharing of port 0 with port 6 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 1 with port 4 is not possible.
  According to SAT solver sharing of port 1 with port 5 is not possible.
  According to SAT solver sharing of port 1 with port 6 is not possible.
  According to SAT solver sharing of port 2 with port 4 is not possible.
  According to SAT solver sharing of port 2 with port 5 is not possible.
  According to SAT solver sharing of port 2 with port 6 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 4 with port 6 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.

6.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 18 unused cells and 18 unused wires.
<suppressed ~19 debug messages>

6.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418
using FF mapping for memory top.$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$422
using FF mapping for memory top.converter.buffer
<suppressed ~326 debug messages>

6.28. Executing TECHMAP pass (map to technology primitives).

6.28.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

6.28.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

6.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.29. Executing OPT pass (performing simple optimizations).

6.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~48 debug messages>

6.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

6.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1547 ($sdffe) from module top (D = $flatten\converter.$procmux$1083_Y [0], Q = \converter.waddress [0]).

6.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

6.29.5. Rerunning OPT passes. (Removed registers in this run.)

6.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

6.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.29.8. Executing OPT_DFF pass (perform DFF optimizations).

6.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.29.10. Finished fast OPT passes.

6.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418 in module \top:
  created 128 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of top.$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418: $$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdreg[0]
  read interface: 1 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$422 in module \top:
  created 128 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of top.$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$422: $$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$422$rdreg[0]
  read interface: 1 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \converter.buffer in module \top:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of top.converter.buffer: $\converter.buffer$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 112 write mux blocks.

6.31. Executing OPT pass (performing simple optimizations).

6.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~199 debug messages>

6.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

6.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][62]$2199:
      Old ports: A=8'01011101, B=8'01011011, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$a$2011
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$a$2011 [2:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$a$2011 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$a$2011 [0] } = 6'010111
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][61]$2196:
      Old ports: A=8'00011010, B=8'01010100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [2:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [2] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][60]$2193:
      Old ports: A=8'00100010, B=8'00110101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008 [7:2] = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008 [0] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][59]$2190:
      Old ports: A=8'00101010, B=8'00011101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006 [7:2] = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006 [1:0] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][58]$2187:
      Old ports: A=8'00101100, B=8'00111100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$a$2005
      New ports: A=1'0, B=1'1, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$a$2005 [4]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$a$2005 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$a$2005 [3:0] } = 7'0011100
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][57]$2184:
      Old ports: A=8'00101101, B=8'00011011, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003 [2:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003 [0] } = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003 [2:1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][56]$2181:
      Old ports: A=8'01001101, B=8'00010101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002 [4:3]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002 [2:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002 [3] 4'0101 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][55]$2178:
      Old ports: A=8'00110001, B=8'01000100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][54]$2175:
      Old ports: A=8'01001011, B=8'00111010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [3:1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [4] 3'101 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][53]$2172:
      Old ports: A=8'00111011, B=8'01000010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [5:1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][52]$2169:
      Old ports: A=8'00110011, B=8'01000011, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [4] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [3:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][51]$2166:
      Old ports: A=8'00101011, B=8'00110100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [1] } = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][50]$2163:
      Old ports: A=8'00100011, B=8'00100100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993 [1] } = { 5'00100 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][49]$2160:
      Old ports: A=8'00110010, B=8'00100001, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$b$1991
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$b$1991 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$b$1991 [7:2] = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$b$1991 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][48]$2157:
      Old ports: A=8'00001110, B=8'00011100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990 [1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990 [3:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990 [0] } = 6'000110
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][47]$2154:
      Old ports: A=8'00110110, B=8'01001110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988 [4:3]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988 [2:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][46]$2151:
      Old ports: A=8'01011101, B=8'01011011, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$a$1987
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$a$1987 [2:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$a$1987 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$a$1987 [0] } = 6'010111
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][45]$2148:
      Old ports: A=8'00011010, B=8'01010100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [2:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [2] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][44]$2145:
      Old ports: A=8'00100010, B=8'00110101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984 [7:2] = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984 [0] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][43]$2142:
      Old ports: A=8'00101010, B=8'00011101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982 [7:2] = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982 [1:0] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][42]$2139:
      Old ports: A=8'00101100, B=8'00111100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$a$1981
      New ports: A=1'0, B=1'1, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$a$1981 [4]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$a$1981 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$a$1981 [3:0] } = 7'0011100
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][41]$2136:
      Old ports: A=8'00101101, B=8'00011011, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979 [2:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979 [0] } = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979 [2:1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][40]$2133:
      Old ports: A=8'01001101, B=8'00010101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978 [4:3]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978 [2:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978 [3] 4'0101 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][39]$2130:
      Old ports: A=8'00110001, B=8'01000100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][38]$2127:
      Old ports: A=8'01001011, B=8'00111010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [3:1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [4] 3'101 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][37]$2124:
      Old ports: A=8'00111011, B=8'01000010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [5:1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][36]$2121:
      Old ports: A=8'00110011, B=8'01000011, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [4] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [3:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][35]$2118:
      Old ports: A=8'00101011, B=8'00110100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [1] } = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][34]$2115:
      Old ports: A=8'00100011, B=8'00100100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969 [1] } = { 5'00100 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][33]$2112:
      Old ports: A=8'00110010, B=8'00100001, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$b$1967
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$b$1967 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$b$1967 [7:2] = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$b$1967 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][32]$2109:
      Old ports: A=8'00011110, B=8'00011100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$a$1966
      New ports: A=1'1, B=1'0, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$a$1966 [1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$a$1966 [7:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$a$1966 [0] } = 7'0001110
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][31]$2106:
      Old ports: A=8'01001001, B=8'01001010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$b$1964
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$b$1964 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$b$1964 [7:2] = 6'010010
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][30]$2103:
      Old ports: A=8'01000001, B=8'01010101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$a$1963
      New ports: A=1'0, B=1'1, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$a$1963 [2]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$a$1963 [7:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$a$1963 [1:0] } = { 3'010 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$a$1963 [2] 3'001 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][28]$2097:
      Old ports: A=8'00111110, B=8'01000110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [3] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [2:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [3] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][27]$2094:
      Old ports: A=8'00110110, B=8'00111101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$b$1958
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$b$1958 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$b$1958 [7:2] = { 4'0011 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$b$1958 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][26]$2091:
      Old ports: A=8'00100101, B=8'00101110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$a$1957
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$a$1957 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$a$1957 [7:2] = { 4'0010 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$a$1957 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][25]$2088:
      Old ports: A=8'00011110, B=8'00100110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [3] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [2:0] } = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [3] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][24]$2085:
      Old ports: A=8'01000101, B=8'00010110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954 [7:2] = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954 [0] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][23]$2082:
      Old ports: A=8'01001001, B=8'01001010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$b$1952
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$b$1952 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$b$1952 [7:2] = 6'010010
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][22]$2079:
      Old ports: A=8'01000001, B=8'01001110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [7:2] = { 4'0100 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][21]$2076:
      Old ports: A=8'00111110, B=8'01010101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [7:2] = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [1] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][20]$2073:
      Old ports: A=8'01000110, B=8'01000101, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [7:2] = 6'010001
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][19]$2070:
      Old ports: A=8'00111101, B=8'01010010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [7:2] = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [1:0] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][18]$2067:
      Old ports: A=8'00100101, B=8'00101110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$a$1945
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$a$1945 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$a$1945 [7:2] = { 4'0010 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$a$1945 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][17]$2064:
      Old ports: A=8'01010010, B=8'00100110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [2] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [1:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [2] 3'010 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][16]$2061:
      Old ports: A=8'00101001, B=8'00010110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [1:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [7:2] = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [1:0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][6]$2031:
      Old ports: A=8'00100110, B=8'01011010, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927
      New ports: A=2'01, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927 [3:2]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927 [7:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927 [1:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927 [3:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][5]$2028:
      Old ports: A=8'01011010, B=8'00100110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925
      New ports: A=2'10, B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925 [3:2]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925 [7:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925 [1:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925 [3:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][4]$2025:
      Old ports: A=8'11100000, B=8'00100110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [5:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [0] } = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [6] 3'100 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][6][63]$2202:
      Old ports: A=8'00001110, B=8'00100110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012 [3] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012 [2:0] } = 6'000110
    New ctrl vector for $pmux cell $flatten\ps2_core.$procmux$1187: $auto$opt_reduce.cc:137:opt_pmux$3491
    New ctrl vector for $pmux cell $flatten\ps2_core.$procmux$1255: \ps2_core.state [1]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3490: \ps2_core.state [3:1]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$2010:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$a$2011, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916
      New ports: A={ 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$a$2011 [2:1] 1'1 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][31]$b$2012 [3] 3'110 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [3:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [4] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$2007:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$a$1915
      New ports: A={ 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008 [0] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$a$2008 [1:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [2] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][30]$b$2009 [2:1] 1'0 }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$a$1915 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$a$1915 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$2004:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$a$2005, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913
      New ports: A={ 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$a$2005 [4] 3'100 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006 [1:0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][29]$b$2006 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913 [2:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913 [3] } = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$2001:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$a$1912
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002 [3] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$a$2002 [4:3] 2'10 }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003 [2:1] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][28]$b$2003 [2:1] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$a$1912 [6:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$a$1912 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$a$1912 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$1998:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [4] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$a$1999 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [2] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$b$2000 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [2:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [3] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$1995:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$a$1996 [4] 2'01 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$b$1997 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [2:1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$1992:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907
      New ports: A={ 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$a$1993 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$b$1994 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [4:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [1] } = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$1989:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$b$1991, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906
      New ports: A={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990 [4] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$a$1990 [1] 1'0 }, B={ 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$b$1991 [1] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][24]$b$1991 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [2:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [3] } = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$1986:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$a$1987, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$b$1904
      New ports: A={ 3'011 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$a$1987 [2:1] 1'1 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][23]$b$1988 [4:3] 3'110 }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$b$1904 [5:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$b$1904 [7:6] = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$b$1904 [3] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$1983:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$a$1903
      New ports: A={ 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984 [0] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$a$1984 [1:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [2] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][22]$b$1985 [2:1] 1'0 }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$a$1903 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$a$1903 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$1980:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$a$1981, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901
      New ports: A={ 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$a$1981 [4] 3'100 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982 [1:0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][21]$b$1982 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901 [2:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901 [3] } = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$1977:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$a$1900
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978 [3] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$a$1978 [4:3] 2'10 }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979 [2:1] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][20]$b$1979 [2:1] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$a$1900 [6:1]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$a$1900 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$a$1900 [0] } = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$1974:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [4] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$a$1975 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [2] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][19]$b$1976 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [2:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [3] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$1971:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$a$1972 [4] 2'01 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][18]$b$1973 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [2:1] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [4] 2'01 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$1968:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895
      New ports: A={ 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$a$1969 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][17]$b$1970 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [4:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [1] } = { 3'001 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$1965:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$a$1966, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$b$1967, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894
      New ports: A={ 3'011 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$a$1966 [1] 1'0 }, B={ 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$b$1967 [1] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][16]$b$1967 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [2:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [3] } = { 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$1962:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$a$1963, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$b$1964, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$b$1892
      New ports: A={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$a$1963 [2] 2'01 }, B={ 2'10 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][15]$b$1964 [1:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$b$1892 [3:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$b$1892 [7:4] = { 3'010 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$b$1892 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$1959:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960, B=8'01001100, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][14]$a$1960 [3] 1'1 }, B=4'1010, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [4] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$1956:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$a$1957, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$b$1958, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889
      New ports: A={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$a$1957 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$a$1957 [1:0] }, B={ 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$b$1958 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][13]$b$1958 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889 [1:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889 [2] } = 4'0011
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$1953:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888
      New ports: A={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954 [1] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$a$1954 [1:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][12]$b$1955 [3] 2'10 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [5:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [1:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [7:6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [2] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$1950:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$b$1952, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [1:0] }, B={ 2'10 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$b$1952 [1:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886 [3:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886 [7:4] = 4'0100
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$1947:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885
      New ports: A={ 3'100 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [0] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$b$1949 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [1:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [2] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [3] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$1944:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$a$1945, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883
      New ports: A={ 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$a$1945 [1] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$a$1945 [1:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [1] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$b$1946 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [4:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [5] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$1941:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882
      New ports: A={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$a$1942 [1:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][8]$b$1943 [2] 2'10 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [6:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [2:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [3] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$1926:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927, B=8'00100110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][3]$a$1927 [3:2], B=2'01, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874 [3:2]
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874 [7:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874 [1:0] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874 [3:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$1923:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [6] 2'10 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$a$1924 [1] }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925 [3:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$b$1925 [3:2] 1'1 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [3:1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [0] } = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [3] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$1914:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$a$1915, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$b$1868
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$a$1915 [6:0], B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][15]$b$1916 [3:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$b$1868 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$b$1868 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$1911:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$a$1912, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$a$1867
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$a$1912 [6:1] 1'1 }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913 [5:4] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][14]$b$1913 [2:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$a$1867 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$a$1867 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$1908:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [4:3] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [2:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [4:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [5] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [4] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$1905:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$a$1864
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$a$1906 [2:0] }, B={ 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [4:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$a$1864 [5:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$a$1864 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$1902:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$a$1903, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$b$1904, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$b$1862
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$a$1903 [6:0], B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$b$1904 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][11]$b$1904 [5:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$b$1862 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$b$1862 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$1899:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$a$1900, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$a$1861
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$a$1900 [6:1] 1'1 }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901 [5:4] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][10]$b$1901 [2:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$a$1861 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$a$1861 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$1896:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [4:3] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$a$1897 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][9]$b$1898 [2:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [4:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [5] } = { 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [4] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$1893:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$a$1858
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$a$1894 [2:0] }, B={ 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [4:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][8]$b$1895 [0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$a$1858 [5:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$a$1858 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$1890:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$b$1892, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$b$1856
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [4:3] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$a$1891 [1] 1'0 }, B={ 2'10 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$b$1892 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][7]$b$1892 [3:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$b$1856 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$b$1856 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$1887:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [5:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$a$1888 [1:0] }, B={ 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][6]$b$1889 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855 [6:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855 [1:0] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855 [2] } = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$1884:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$b$1853
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [4:3] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [1:0] }, B={ 3'100 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886 [3:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$b$1853 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$b$1853 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$1881:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$a$1852
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [6:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$a$1882 [2:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [4:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$a$1852 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$a$1852 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$1872:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [3:1] }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874 [3:2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$b$1874 [3:2] 1'1 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847 [3:1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847 [0] } = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847 [3] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$1866:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$a$1867, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$b$1868, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$b$1844
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$a$1867 [6:0], B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][7]$b$1868 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$b$1844 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$b$1844 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$1863:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$a$1864, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$a$1843
      New ports: A={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$a$1864 [5:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][6]$b$1865 [4:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$a$1843 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$a$1843 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$1860:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$a$1861, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$b$1862, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$b$1841
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$a$1861 [6:0], B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][5]$b$1862 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$b$1841 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$b$1841 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$1857:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$a$1858, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$a$1840
      New ports: A={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$a$1858 [5:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][4]$b$1859 [4:0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$a$1840 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$a$1840 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$1854:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$b$1856, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$b$1838
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855 [6:3] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$a$1855 [1:0] }, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][3]$b$1856 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$b$1838 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$b$1838 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$1851:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$a$1852, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$b$1853, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$a$1837
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$a$1852 [6:0], B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][2]$b$1853 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$a$1837 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$a$1837 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$1845:
      Old ports: A=8'00100110, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834
      New ports: A=6'001011, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][3][0]$b$1847 [3:1] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834 [3:1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834 [0] } = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834 [3] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$1842:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$a$1843, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$b$1844, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$b$1832
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$a$1843 [6:0], B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][3]$b$1844 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$b$1832 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$b$1832 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$1839:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$a$1840, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$b$1841, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$a$1831
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$a$1840 [6:0], B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][2]$b$1841 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$a$1831 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$a$1831 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$1836:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$a$1837, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$b$1838, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$b$1829
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$a$1837 [6:0], B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][1]$b$1838 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$b$1829 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$b$1829 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$1833:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834, B=8'00100110, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$a$1828
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][2][0]$a$1834 [3:1] }, B=6'001011, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$a$1828 [7:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$a$1828 [3:1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$a$1828 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$a$1828 [0] } = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][0]$a$1828 [3] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$1830:
      Old ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$a$1831, B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$b$1832, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][0][0]$b$1826
      New ports: A=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$a$1831 [6:0], B=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][1][1]$b$1832 [6:0], Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][0][0]$b$1826 [6:0]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][0][0]$b$1826 [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 104 changes.

6.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

6.31.6. Executing OPT_DFF pass (perform DFF optimizations).

6.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 518 unused wires.
<suppressed ~2 debug messages>

6.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.31.9. Rerunning OPT passes. (Maybe there is more to do..)

6.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

6.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$1947:
      Old ports: A={ 3'100 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [0] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [1:0] }
      New ports: A=3'100, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [0] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [5] }
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$a$1885 [1:0] = $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$1950:
      Old ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, B={ 2'10 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886 [3:0]
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] }, B=2'10, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886 [3:2]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][5]$b$1886 [1:0] = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][25]$1992:
      Old ports: A={ 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [4:1]
      New ports: A=2'00, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y=$memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [4:3]
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][12]$b$1907 [2:1] = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][26]$1995:
      Old ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] 2'01 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [6:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [0] }
      New ports: A=2'01, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [0] }
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$a$1909 [6:5] = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][27]$1998:
      Old ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 2'01 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [6:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [0] }
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 2'01 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 1'0 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [6:5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [2] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [3] }
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][13]$b$1910 [0] = $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][2]$1923:
      Old ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1] 2'10 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [0] }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0] 1'1 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [7:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [2:1] }
      New ports: A={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1] 2'10 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [0] }, B={ 1'0 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1] 1'1 }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [7] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [5:4] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [1] }
      New connections: { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][1]$a$1873 [2] } = $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][9]$1944:
      Old ports: A={ 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [5] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [1:0] }
      New ports: A={ 2'00 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 1'1 }, B={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] 1'1 $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }, Y={ $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [6] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [4:3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [5] }
      New connections: $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][4][4]$b$1883 [1:0] = { $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [3] $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][11]$a$1951 [0] }
  Optimizing cells in module \top.
Performed a total of 7 changes.

6.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $memory\converter.buffer[9]$2604 ($dff) from module top (D = { $memory\converter.buffer$wrmux[9][5][0]$y$3229 [7:5] $memory\converter.buffer$wrmux[9][5][0]$y$3229 [1] }, Q = { \converter.buffer[9] [7:5] \converter.buffer[9] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[9]$2604 ($dff) from module top (D = { $memory\converter.buffer$wrmux[9][4][0]$y$3223 [4:2] $memory\converter.buffer$wrmux[9][4][0]$y$3223 [0] }, Q = { \converter.buffer[9] [4:2] \converter.buffer[9] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3493 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[9][4][0]$y$3223 [4:2] $memory\converter.buffer$wrmux[9][4][0]$y$3223 [0] }, Q = { \converter.buffer[9] [4:2] \converter.buffer[9] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3492 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[9][5][0]$y$3229 [7:5] $memory\converter.buffer$wrmux[9][5][0]$y$3229 [1] }, Q = { \converter.buffer[9] [7:5] \converter.buffer[9] [1] }).
Adding SRST signal on $memory\converter.buffer[8]$2602 ($dff) from module top (D = { $memory\converter.buffer$wrmux[8][5][0]$y$3185 [7:5] $memory\converter.buffer$wrmux[8][5][0]$y$3185 [1] }, Q = { \converter.buffer[8] [7:5] \converter.buffer[8] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[8]$2602 ($dff) from module top (D = { $memory\converter.buffer$wrmux[8][4][0]$y$3175 [4:2] $memory\converter.buffer$wrmux[8][4][0]$y$3175 [0] }, Q = { \converter.buffer[8] [4:2] \converter.buffer[8] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3503 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[8][4][0]$y$3175 [4:2] $memory\converter.buffer$wrmux[8][4][0]$y$3175 [0] }, Q = { \converter.buffer[8] [4:2] \converter.buffer[8] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3502 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[8][5][0]$y$3185 [7:5] $memory\converter.buffer$wrmux[8][5][0]$y$3185 [1] }, Q = { \converter.buffer[8] [7:5] \converter.buffer[8] [1] }).
Adding SRST signal on $memory\converter.buffer[7]$2600 ($dff) from module top (D = { $memory\converter.buffer$wrmux[7][5][0]$y$3123 [7:5] $memory\converter.buffer$wrmux[7][5][0]$y$3123 [1] }, Q = { \converter.buffer[7] [7:5] \converter.buffer[7] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[7]$2600 ($dff) from module top (D = { $memory\converter.buffer$wrmux[7][4][0]$y$3117 [4:2] $memory\converter.buffer$wrmux[7][4][0]$y$3117 [0] }, Q = { \converter.buffer[7] [4:2] \converter.buffer[7] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3513 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[7][4][0]$y$3117 [4:2] $memory\converter.buffer$wrmux[7][4][0]$y$3117 [0] }, Q = { \converter.buffer[7] [4:2] \converter.buffer[7] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3512 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[7][5][0]$y$3123 [7:5] $memory\converter.buffer$wrmux[7][5][0]$y$3123 [1] }, Q = { \converter.buffer[7] [7:5] \converter.buffer[7] [1] }).
Adding SRST signal on $memory\converter.buffer[6]$2598 ($dff) from module top (D = { $memory\converter.buffer$wrmux[6][5][0]$y$3083 [7:5] $memory\converter.buffer$wrmux[6][5][0]$y$3083 [1] }, Q = { \converter.buffer[6] [7:5] \converter.buffer[6] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[6]$2598 ($dff) from module top (D = { $memory\converter.buffer$wrmux[6][4][0]$y$3077 [4:2] $memory\converter.buffer$wrmux[6][4][0]$y$3077 [0] }, Q = { \converter.buffer[6] [4:2] \converter.buffer[6] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3523 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[6][4][0]$y$3077 [4:2] $memory\converter.buffer$wrmux[6][4][0]$y$3077 [0] }, Q = { \converter.buffer[6] [4:2] \converter.buffer[6] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3522 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[6][5][0]$y$3083 [7:5] $memory\converter.buffer$wrmux[6][5][0]$y$3083 [1] }, Q = { \converter.buffer[6] [7:5] \converter.buffer[6] [1] }).
Adding SRST signal on $memory\converter.buffer[5]$2596 ($dff) from module top (D = { $memory\converter.buffer$wrmux[5][5][0]$y$3043 [7:5] $memory\converter.buffer$wrmux[5][5][0]$y$3043 [1] }, Q = { \converter.buffer[5] [7:5] \converter.buffer[5] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[5]$2596 ($dff) from module top (D = { $memory\converter.buffer$wrmux[5][4][0]$y$3037 [4:2] $memory\converter.buffer$wrmux[5][4][0]$y$3037 [0] }, Q = { \converter.buffer[5] [4:2] \converter.buffer[5] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3533 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[5][4][0]$y$3037 [4:2] $memory\converter.buffer$wrmux[5][4][0]$y$3037 [0] }, Q = { \converter.buffer[5] [4:2] \converter.buffer[5] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3532 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[5][5][0]$y$3043 [7:5] $memory\converter.buffer$wrmux[5][5][0]$y$3043 [1] }, Q = { \converter.buffer[5] [7:5] \converter.buffer[5] [1] }).
Adding SRST signal on $memory\converter.buffer[4]$2594 ($dff) from module top (D = { $memory\converter.buffer$wrmux[4][5][0]$y$2999 [7:5] $memory\converter.buffer$wrmux[4][5][0]$y$2999 [1] }, Q = { \converter.buffer[4] [7:5] \converter.buffer[4] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[4]$2594 ($dff) from module top (D = { $memory\converter.buffer$wrmux[4][4][0]$y$2989 [4:2] $memory\converter.buffer$wrmux[4][4][0]$y$2989 [0] }, Q = { \converter.buffer[4] [4:2] \converter.buffer[4] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3543 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[4][4][0]$y$2989 [4:2] $memory\converter.buffer$wrmux[4][4][0]$y$2989 [0] }, Q = { \converter.buffer[4] [4:2] \converter.buffer[4] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3542 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[4][5][0]$y$2999 [7:5] $memory\converter.buffer$wrmux[4][5][0]$y$2999 [1] }, Q = { \converter.buffer[4] [7:5] \converter.buffer[4] [1] }).
Adding SRST signal on $memory\converter.buffer[3]$2592 ($dff) from module top (D = { $memory\converter.buffer$wrmux[3][5][0]$y$2933 [7:5] $memory\converter.buffer$wrmux[3][5][0]$y$2933 [1] }, Q = { \converter.buffer[3] [7:5] \converter.buffer[3] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[3]$2592 ($dff) from module top (D = { $memory\converter.buffer$wrmux[3][4][0]$y$2927 [4:2] $memory\converter.buffer$wrmux[3][4][0]$y$2927 [0] }, Q = { \converter.buffer[3] [4:2] \converter.buffer[3] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3553 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[3][4][0]$y$2927 [4:2] $memory\converter.buffer$wrmux[3][4][0]$y$2927 [0] }, Q = { \converter.buffer[3] [4:2] \converter.buffer[3] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3552 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[3][5][0]$y$2933 [7:5] $memory\converter.buffer$wrmux[3][5][0]$y$2933 [1] }, Q = { \converter.buffer[3] [7:5] \converter.buffer[3] [1] }).
Adding SRST signal on $memory\converter.buffer[2]$2590 ($dff) from module top (D = { $memory\converter.buffer$wrmux[2][5][0]$y$2881 [7:5] $memory\converter.buffer$wrmux[2][5][0]$y$2881 [1] }, Q = { \converter.buffer[2] [7:5] \converter.buffer[2] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[2]$2590 ($dff) from module top (D = { $memory\converter.buffer$wrmux[2][4][0]$y$2875 [4:2] $memory\converter.buffer$wrmux[2][4][0]$y$2875 [0] }, Q = { \converter.buffer[2] [4:2] \converter.buffer[2] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3563 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[2][4][0]$y$2875 [4:2] $memory\converter.buffer$wrmux[2][4][0]$y$2875 [0] }, Q = { \converter.buffer[2] [4:2] \converter.buffer[2] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3562 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[2][5][0]$y$2881 [7:5] $memory\converter.buffer$wrmux[2][5][0]$y$2881 [1] }, Q = { \converter.buffer[2] [7:5] \converter.buffer[2] [1] }).
Adding SRST signal on $memory\converter.buffer[1]$2588 ($dff) from module top (D = { $memory\converter.buffer$wrmux[1][5][0]$y$2821 [7:5] $memory\converter.buffer$wrmux[1][5][0]$y$2821 [1] }, Q = { \converter.buffer[1] [7:5] \converter.buffer[1] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[1]$2588 ($dff) from module top (D = { $memory\converter.buffer$wrmux[1][4][0]$y$2815 [4:2] $memory\converter.buffer$wrmux[1][4][0]$y$2815 [0] }, Q = { \converter.buffer[1] [4:2] \converter.buffer[1] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3573 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[1][4][0]$y$2815 [4:2] $memory\converter.buffer$wrmux[1][4][0]$y$2815 [0] }, Q = { \converter.buffer[1] [4:2] \converter.buffer[1] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3572 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[1][5][0]$y$2821 [7:5] $memory\converter.buffer$wrmux[1][5][0]$y$2821 [1] }, Q = { \converter.buffer[1] [7:5] \converter.buffer[1] [1] }).
Adding SRST signal on $memory\converter.buffer[15]$2616 ($dff) from module top (D = { $memory\converter.buffer$wrmux[15][5][0]$y$3483 [7:5] $memory\converter.buffer$wrmux[15][5][0]$y$3483 [1] }, Q = { \converter.buffer[15] [7:5] \converter.buffer[15] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[15]$2616 ($dff) from module top (D = { $memory\converter.buffer$wrmux[15][4][0]$y$3477 [4:2] $memory\converter.buffer$wrmux[15][4][0]$y$3477 [0] }, Q = { \converter.buffer[15] [4:2] \converter.buffer[15] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3583 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[15][4][0]$y$3477 [4:2] $memory\converter.buffer$wrmux[15][4][0]$y$3477 [0] }, Q = { \converter.buffer[15] [4:2] \converter.buffer[15] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3582 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[15][5][0]$y$3483 [7:5] $memory\converter.buffer$wrmux[15][5][0]$y$3483 [1] }, Q = { \converter.buffer[15] [7:5] \converter.buffer[15] [1] }).
Adding SRST signal on $memory\converter.buffer[14]$2614 ($dff) from module top (D = { $memory\converter.buffer$wrmux[14][5][0]$y$3443 [7:5] $memory\converter.buffer$wrmux[14][5][0]$y$3443 [1] }, Q = { \converter.buffer[14] [7:5] \converter.buffer[14] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[14]$2614 ($dff) from module top (D = { $memory\converter.buffer$wrmux[14][4][0]$y$3437 [4:2] $memory\converter.buffer$wrmux[14][4][0]$y$3437 [0] }, Q = { \converter.buffer[14] [4:2] \converter.buffer[14] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3593 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[14][4][0]$y$3437 [4:2] $memory\converter.buffer$wrmux[14][4][0]$y$3437 [0] }, Q = { \converter.buffer[14] [4:2] \converter.buffer[14] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3592 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[14][5][0]$y$3443 [7:5] $memory\converter.buffer$wrmux[14][5][0]$y$3443 [1] }, Q = { \converter.buffer[14] [7:5] \converter.buffer[14] [1] }).
Adding SRST signal on $memory\converter.buffer[13]$2612 ($dff) from module top (D = { $memory\converter.buffer$wrmux[13][5][0]$y$3403 [7:5] $memory\converter.buffer$wrmux[13][5][0]$y$3403 [1] }, Q = { \converter.buffer[13] [7:5] \converter.buffer[13] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[13]$2612 ($dff) from module top (D = { $memory\converter.buffer$wrmux[13][4][0]$y$3397 [4:2] $memory\converter.buffer$wrmux[13][4][0]$y$3397 [0] }, Q = { \converter.buffer[13] [4:2] \converter.buffer[13] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3603 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[13][4][0]$y$3397 [4:2] $memory\converter.buffer$wrmux[13][4][0]$y$3397 [0] }, Q = { \converter.buffer[13] [4:2] \converter.buffer[13] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3602 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[13][5][0]$y$3403 [7:5] $memory\converter.buffer$wrmux[13][5][0]$y$3403 [1] }, Q = { \converter.buffer[13] [7:5] \converter.buffer[13] [1] }).
Adding SRST signal on $memory\converter.buffer[12]$2610 ($dff) from module top (D = { $memory\converter.buffer$wrmux[12][5][0]$y$3361 [7:5] $memory\converter.buffer$wrmux[12][5][0]$y$3361 [1] }, Q = { \converter.buffer[12] [7:5] \converter.buffer[12] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[12]$2610 ($dff) from module top (D = { $memory\converter.buffer$wrmux[12][4][0]$y$3353 [4:2] $memory\converter.buffer$wrmux[12][4][0]$y$3353 [0] }, Q = { \converter.buffer[12] [4:2] \converter.buffer[12] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3613 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[12][4][0]$y$3353 [4:2] $memory\converter.buffer$wrmux[12][4][0]$y$3353 [0] }, Q = { \converter.buffer[12] [4:2] \converter.buffer[12] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3612 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[12][5][0]$y$3361 [7:5] $memory\converter.buffer$wrmux[12][5][0]$y$3361 [1] }, Q = { \converter.buffer[12] [7:5] \converter.buffer[12] [1] }).
Adding SRST signal on $memory\converter.buffer[11]$2608 ($dff) from module top (D = { $memory\converter.buffer$wrmux[11][5][0]$y$3309 [7:5] $memory\converter.buffer$wrmux[11][5][0]$y$3309 [1] }, Q = { \converter.buffer[11] [7:5] \converter.buffer[11] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[11]$2608 ($dff) from module top (D = { $memory\converter.buffer$wrmux[11][4][0]$y$3303 [4:2] $memory\converter.buffer$wrmux[11][4][0]$y$3303 [0] }, Q = { \converter.buffer[11] [4:2] \converter.buffer[11] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3623 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[11][4][0]$y$3303 [4:2] $memory\converter.buffer$wrmux[11][4][0]$y$3303 [0] }, Q = { \converter.buffer[11] [4:2] \converter.buffer[11] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3622 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[11][5][0]$y$3309 [7:5] $memory\converter.buffer$wrmux[11][5][0]$y$3309 [1] }, Q = { \converter.buffer[11] [7:5] \converter.buffer[11] [1] }).
Adding SRST signal on $memory\converter.buffer[10]$2606 ($dff) from module top (D = { $memory\converter.buffer$wrmux[10][5][0]$y$3269 [7:5] $memory\converter.buffer$wrmux[10][5][0]$y$3269 [1] }, Q = { \converter.buffer[10] [7:5] \converter.buffer[10] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[10]$2606 ($dff) from module top (D = { $memory\converter.buffer$wrmux[10][4][0]$y$3263 [4:2] $memory\converter.buffer$wrmux[10][4][0]$y$3263 [0] }, Q = { \converter.buffer[10] [4:2] \converter.buffer[10] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3633 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[10][4][0]$y$3263 [4:2] $memory\converter.buffer$wrmux[10][4][0]$y$3263 [0] }, Q = { \converter.buffer[10] [4:2] \converter.buffer[10] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3632 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[10][5][0]$y$3269 [7:5] $memory\converter.buffer$wrmux[10][5][0]$y$3269 [1] }, Q = { \converter.buffer[10] [7:5] \converter.buffer[10] [1] }).
Adding SRST signal on $memory\converter.buffer[0]$2586 ($dff) from module top (D = { $memory\converter.buffer$wrmux[0][5][0]$y$2755 [7:5] $memory\converter.buffer$wrmux[0][5][0]$y$2755 [1] }, Q = { \converter.buffer[0] [7:5] \converter.buffer[0] [1] }, rval = 4'0001).
Adding SRST signal on $memory\converter.buffer[0]$2586 ($dff) from module top (D = { $memory\converter.buffer$wrmux[0][4][0]$y$2743 [4:2] $memory\converter.buffer$wrmux[0][4][0]$y$2743 [0] }, Q = { \converter.buffer[0] [4:2] \converter.buffer[0] [0] }, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$3643 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[0][4][0]$y$2743 [4:2] $memory\converter.buffer$wrmux[0][4][0]$y$2743 [0] }, Q = { \converter.buffer[0] [4:2] \converter.buffer[0] [0] }).
Adding EN signal on $auto$ff.cc:266:slice$3642 ($sdff) from module top (D = { $memory\converter.buffer$wrmux[0][5][0]$y$2755 [7:5] $memory\converter.buffer$wrmux[0][5][0]$y$2755 [1] }, Q = { \converter.buffer[0] [7:5] \converter.buffer[0] [1] }).
Adding SRST signal on $$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdreg[0] ($dff) from module top (D = $memory$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdmux[0][5][10]$a$1948 [1], Q = $flatten\converter.\translator.$auto$proc_rom.cc:154:do_switch$417 [7], rval = 1'0).

6.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 16 unused cells and 18 unused wires.
<suppressed ~17 debug messages>

6.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

6.31.16. Rerunning OPT passes. (Maybe there is more to do..)

6.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

6.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.31.20. Executing OPT_DFF pass (perform DFF optimizations).

6.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.31.23. Finished OPT passes. (There is nothing left to do.)

6.32. Executing TECHMAP pass (map to technology primitives).

6.32.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.32.2. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$025d767fc934a3e7d59a671de523743ebaa07759\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx'.

6.32.14. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4993.
    dead port 2/2 on $mux $procmux$4987.
    dead port 2/2 on $mux $procmux$4981.
Removed 3 multiplexer ports.
<suppressed ~652 debug messages>

6.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using template $paramod$a9c900cfac70fce03c31ed9e1b8decb8a10ccec8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$84080732754e0a1b49900de9a1f112a13f8436c0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$constmap:16ad23d9cea4c8e446383ec0f9f99cc90752b325$paramod$d2a990ff92b6f9aaeb9be2775be6b5097063d46f\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1361 debug messages>

6.33. Executing OPT pass (performing simple optimizations).

6.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~667 debug messages>

6.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~678 debug messages>
Removed a total of 226 cells.

6.33.3. Executing OPT_DFF pass (perform DFF optimizations).

6.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 144 unused cells and 822 unused wires.
<suppressed ~145 debug messages>

6.33.5. Finished fast OPT passes.

6.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.36. Executing TECHMAP pass (map to technology primitives).

6.36.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.36.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~309 debug messages>

6.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~146 debug messages>

6.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top.

6.40. Executing ATTRMVCP pass (move or copy attributes).

6.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 1274 unused wires.
<suppressed ~3 debug messages>

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.43. Executing ABC9 pass.

6.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.43.3. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$4858 $auto$simplemap.cc:134:simplemap_reduce$5945
Found 1 SCCs in module top.
Found 1 SCCs.

6.43.4. Executing ABC9_OPS pass (helper functions for ABC9).

6.43.5. Executing TECHMAP pass (map to technology primitives).

6.43.5.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.43.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~162 debug messages>

6.43.6. Executing OPT pass (performing simple optimizations).

6.43.6.1. Executing OPT_EXPR pass (perform const folding).

6.43.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

6.43.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

6.43.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

6.43.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

6.43.6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.43.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

6.43.6.8. Executing OPT_EXPR pass (perform const folding).

6.43.6.9. Finished OPT passes. (There is nothing left to do.)

6.43.7. Executing TECHMAP pass (map to technology primitives).

6.43.7.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

6.43.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

6.43.8. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

6.43.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.43.10. Executing ABC9_OPS pass (helper functions for ABC9).

6.43.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.43.12. Executing TECHMAP pass (map to technology primitives).

6.43.12.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.43.12.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~201 debug messages>

6.43.13. Executing OPT pass (performing simple optimizations).

6.43.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

6.43.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.43.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.43.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.43.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.43.13.6. Executing OPT_DFF pass (perform DFF optimizations).

6.43.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

6.43.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.43.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.43.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.43.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.43.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.43.13.13. Executing OPT_DFF pass (perform DFF optimizations).

6.43.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.43.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.43.13.16. Finished OPT passes. (There is nothing left to do.)

6.43.14. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

6.43.15. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 1223 cells with 7838 new cells, skipped 686 cells.
  replaced 3 cell types:
     241 $_OR_
      34 $_XOR_
     948 $_MUX_
  not replaced 6 cell types:
       4 $scopeinfo
     140 $_NOT_
     299 $_AND_
     216 TRELLIS_FF
       1 $__ABC9_SCC_BREAKER
      26 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

6.43.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.43.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.43.15.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 3486 AND gates and 8856 wires from module `top' to a netlist network with 220 inputs and 371 outputs.

6.43.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

6.43.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    220/    371  and =    2848  lev =   21 (5.08)  mem = 0.05 MB  box = 26  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    220/    371  and =    2364  lev =   20 (2.88)  mem = 0.04 MB  ch =  424  box = 24  bb = 0
ABC: cst =       0  cls =    358  lit =     424  unused =    1874  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =    2364.  Ch =   358.  Total mem =    0.51 MB. Peak cut mem =    0.11 MB.
ABC: P:  Del = 3087.00.  Ar =    2968.0.  Edge =     3271.  Cut =    34210.  T =     0.01 sec
ABC: P:  Del = 3087.00.  Ar =    2951.0.  Edge =     3272.  Cut =    33436.  T =     0.01 sec
ABC: P:  Del = 3076.00.  Ar =     901.0.  Edge =     2512.  Cut =    82103.  T =     0.01 sec
ABC: F:  Del = 3038.00.  Ar =     698.0.  Edge =     2137.  Cut =    67038.  T =     0.01 sec
ABC: A:  Del = 3035.00.  Ar =     669.0.  Edge =     1879.  Cut =    57670.  T =     0.02 sec
ABC: A:  Del = 3035.00.  Ar =     667.0.  Edge =     1861.  Cut =    67778.  T =     0.02 sec
ABC: Total time =     0.08 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    220/    371  and =    1984  lev =   19 (2.98)  mem = 0.04 MB  box = 24  bb = 0
ABC: Mapping (K=7)  :  lut =    517  edge =    1809  lev =    6 (1.82)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   19  mem = 0.02 MB
ABC: LUT = 517 : 2=146 28.2 %  3=79 15.3 %  4=193 37.3 %  5=89 17.2 %  6=7 1.4 %  7=3 0.6 %  Ave = 3.50
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.22 seconds, total: 0.22 seconds

6.43.15.6. Executing AIGER frontend.
<suppressed ~1196 debug messages>
Removed 2883 unused cells and 3892 unused wires.

6.43.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      518
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       24
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:      198
Removing temp directory.

6.43.16. Executing TECHMAP pass (map to technology primitives).

6.43.16.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

6.43.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000001 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~42 debug messages>
Removed 113 unused cells and 9339 unused wires.

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/share/silice/oss-cad-suite/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Continuing TECHMAP pass.
Using template $paramod$54be8e621ae4282a522339db42939afa1a0fca5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$4eda76f665dcbd983de0dda52c349cdd9af6e170\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$a5ca24457e6d029bf6e2fadc6ac169c07ba7c909\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$cf4ef4e3653330dc445c690bcca16fe40034a37f\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$a5903fd05ea0d3d262f94a53aeb820f3e8eb267c\$lut for cells of type $lut.
Using template $paramod$3e1cc7568a9e560ad7670fd187b1aade621331a3\$lut for cells of type $lut.
Using template $paramod$392bf21786b8f37101fb5dcd1f21e8be5baad3ee\$lut for cells of type $lut.
Using template $paramod$b9bfc54be9657886a7b570e95a15cff8a04ee136\$lut for cells of type $lut.
Using template $paramod$54f014821198dfce5e0e18b1274f8772b61bfed8\$lut for cells of type $lut.
Using template $paramod$8a73de4a92b49e20df7380c85e212b178ea45f9c\$lut for cells of type $lut.
Using template $paramod$ae1412d08a7a42ec7343cf278866f91b6014443b\$lut for cells of type $lut.
Using template $paramod$dca7f66bf49c971d553517ccf9edf240633e3ccc\$lut for cells of type $lut.
Using template $paramod$877c14c1e1f382e7be4852531b126363edbe765d\$lut for cells of type $lut.
Using template $paramod$5cc15d8b390fbeac94f761739361b616227fed9f\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$ccfd281e09ecbd7f963ca81d5144923360933377\$lut for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$1ec3fb8fd1fa98216cb96b4422de32c4ba5f6c9c\$lut for cells of type $lut.
Using template $paramod$a06aa83841491819ea0cf939b57a7ccfb595b114\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$3b18f434549c9e8e075b2ba63bdfc6ef022c6c05\$lut for cells of type $lut.
Using template $paramod$5f3e5e2bb043659ff2602c77b75c66bbdab94a17\$lut for cells of type $lut.
Using template $paramod$323dbb47a6d14615772fecb6fe7c4bec277e6c6b\$lut for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$8bb43605998e3bb841a37dbe658b67d6c698f01c\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$1c8aea8d15a8caa53bcd106d813c48ea86657836\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$1ecc01904ded707041bc8f393aa73ee836f64bf6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$150ee00bee81b2fcb159e621f4ef27bccb5ede20\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$2aaa12079182847297465988646cb720edf20cbf\$lut for cells of type $lut.
Using template $paramod$f5da45871c8b503030ab31c29fa1a0f1ebd3142e\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$b715e75c4b04e7fdac8bab04d2194264b6ca6cad\$lut for cells of type $lut.
Using template $paramod$4993e501b2bd74c15f402cdb1b73ab28d86eaada\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$5fe56540e2171ef7f04eadf49bbdce2c792c6e85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$0d26e42822227428593a6f2ed183ae9b22d4b575\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$0d464eecab84dc62b740a99750dee72e0733940f\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$265b66dee6592474ac2b1836de5055dd9637c507\$lut for cells of type $lut.
Using template $paramod$fc2be7cf2aa1cfc8ebe963e124f1c70016e3f0fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$0646728ca285927579b772953fe387eccb7de430\$lut for cells of type $lut.
Using template $paramod$db85a0c8749966e3667c3c5dab4426954f4d2d6c\$lut for cells of type $lut.
Using template $paramod$a8372e175876cbb66e220516f0b094622c6ad591\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$477d8ba8c14c9486836ea85defedf779fe634941\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$3afaacb47bae8874b9643c6a6ae9ee8474b6dd27\$lut for cells of type $lut.
Using template $paramod$d575d3554e876f643193272ee6813447059f103f\$lut for cells of type $lut.
Using template $paramod$c95600c22d16130655f2a86bbcbf5f6580781063\$lut for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$beae4210b922fc9ba2fcc4008a7474b475e38c50\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$2b3fe8db8b6c053607c9df7948af604a59ac4f8b\$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$ccef7ec26b80513138bbd785c2616d1f412845ed\$lut for cells of type $lut.
Using template $paramod$8ecfee142bf1fe767ab4cfe75be21f34189c1fda\$lut for cells of type $lut.
Using template $paramod$ae75fe8f6eaa3ae50b58943c1011b8a908786150\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$7c5f64b6cf68ca4389c34dfdee0b7ef33fda6b46\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$d708e7d815c6286f926bd8c3af062319e37a6ce1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$29442795ef2e10dd90e3826e90a6d7a832893bba\$lut for cells of type $lut.
Using template $paramod$487e6b74aac1139744dc2a03e5d2eb1900809cc8\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$e172f0bceae7209e56d8895e0154504218db3971\$lut for cells of type $lut.
Using template $paramod$01e6d1a0cbdb7f35115e7f02a389476f16077202\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$0a43940b591d385ff5f812665184be817b4fee4e\$lut for cells of type $lut.
Using template $paramod$2a03c284b8b01f13c7c209c37a72f3e8454d80d1\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$fa3b30705cf3aa0fcd4b8d618b26502b2a458b14\$lut for cells of type $lut.
Using template $paramod$66234a131e9e68cb4c2f2649f914633112541c7c\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$4b5441b45375d74dfe7211548fcabcabf8d1cc19\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$80348282cb5ff0bc6d37b98251754b3c6e307c1d\$lut for cells of type $lut.
Using template $paramod$03934238089b38363bbb8527e9252b3860a98d32\$lut for cells of type $lut.
Using template $paramod$bb7be8bae5c143932e2a0774e60657333fd7fa30\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$891b15ca71cae7bfa2a4d4926618029ecb66cf06\$lut for cells of type $lut.
Using template $paramod$e4f4c19ad82040e801949f1c067ba973f98e3480\$lut for cells of type $lut.
Using template $paramod$5a9bb4f33933c7d3ce052b84f16685758c2001aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$4e1e5c182c6e9679b2a755e5ed637c03a69045a6\$lut for cells of type $lut.
Using template $paramod$e3232e0a90c8340ac10328f8e4e3ccd56fa7779b\$lut for cells of type $lut.
Using template $paramod$1ba3f119841a8c470155557ecf427e165292c93f\$lut for cells of type $lut.
Using template $paramod$137525fc81b7ab1cd9b989d629faadccad5fe3f3\$lut for cells of type $lut.
Using template $paramod$01f38dafe767eff3b774c3e1f729826d7239b804\$lut for cells of type $lut.
Using template $paramod$c65ee0d291650bde18de6078fcbbcfc77070079e\$lut for cells of type $lut.
Using template $paramod$9953a305f78cb570a9f894107e32c05f55eb3990\$lut for cells of type $lut.
Using template $paramod$17e0dd827d0000adc6eb806d1966d8031b0aca6c\$lut for cells of type $lut.
Using template $paramod$79e75f78942207b6ae78eee23ea81eb36a0447af\$lut for cells of type $lut.
Using template $paramod$0feb5ecaef833ef91bb0fed685dd89d9319af545\$lut for cells of type $lut.
Using template $paramod$2f1ad36b363cbd094df76d920936218deb5e630a\$lut for cells of type $lut.
Using template $paramod$aaba1bd062cdcf78dc9b15362b0d561f821f25a5\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$23c64204820b74418bd167cc90daf7a4f1f31838\$lut for cells of type $lut.
Using template $paramod$d76ba0b6299c971666da20e46fa4746ca5640681\$lut for cells of type $lut.
Using template $paramod$758781725fd2e720531a5961d6cdb6e5bb90ca0f\$lut for cells of type $lut.
Using template $paramod$84e3d425898f9d58b789efc19144c86f9f9843de\$lut for cells of type $lut.
Using template $paramod$30b97f4621b00a3ed14cbab14531fb4ccb10fa37\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$56f97975cd534a6c9155374064513ebf517013e3\$lut for cells of type $lut.
Using template $paramod$315bb1a188d618dacbf4f198d1913f38a9979750\$lut for cells of type $lut.
Using template $paramod$65aca0fd441231bac218f141d3c519221ac2a635\$lut for cells of type $lut.
Using template $paramod$48760677d14deae2dbdcc3465a8d6b3602a88840\$lut for cells of type $lut.
Using template $paramod$8fe64a36b0fa69c5ecaeb25e65d545dfc3a6fdd4\$lut for cells of type $lut.
Using template $paramod$421fcc0731e046f7856b775dcb849b418f35e64e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$6a0d6b7c0960ea21090d6145562fb4158422d368\$lut for cells of type $lut.
Using template $paramod$63d48a9462a4934a3227c2e1c4cf1629026c1025\$lut for cells of type $lut.
Using template $paramod$6acc93c2e36da8ab18a2200453af44ee81a7357c\$lut for cells of type $lut.
Using template $paramod$72423bb4338844fc3504f402c9e42a01d2825d14\$lut for cells of type $lut.
Using template $paramod$01745592f0aa93b05e6f27281ae9178b2f353328\$lut for cells of type $lut.
Using template $paramod$8a76b86d018a63a96b1b0ffd82e5aae438a054fb\$lut for cells of type $lut.
Using template $paramod$1456a3d6409012e172409fb97b65555f24104fe9\$lut for cells of type $lut.
Using template $paramod$e20bbf8c9bd701df49d66a43ee090b99855058ed\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$d2f11a3a80c1b1e214dc49ad522f6f96165fb145\$lut for cells of type $lut.
Using template $paramod$9c78fb6d40655e0d0903bcb8f4034f72f4602933\$lut for cells of type $lut.
Using template $paramod$d3c88ca8da0c53a9be9fc2bc3ed1463118900c20\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$b6dc5dfd6239a7c8370cbde5e11ce5df6de09350\$lut for cells of type $lut.
Using template $paramod$0a4d85497e20c50068555dd5ad9ad3a7952cab73\$lut for cells of type $lut.
Using template $paramod$2777b6dfa11373f576688029b4884ffde934c3a3\$lut for cells of type $lut.
Using template $paramod$f26358768c17bb969835cffb14d936f3a9b08fad\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$7a98e3c834dd83a8af817c3899766b05346484c9\$lut for cells of type $lut.
Using template $paramod$8f60d25e02ec70cfe16a1681459c3905a8d1e9a4\$lut for cells of type $lut.
Using template $paramod$0110fc87fbd75b1924b115039ec045f8875b4874\$lut for cells of type $lut.
Using template $paramod$1771ece1ede81ed661dce7977284273a840f214a\$lut for cells of type $lut.
Using template $paramod$723bc95f10e60dafe7a334e0518baa725190c8ec\$lut for cells of type $lut.
Using template $paramod$7c30b949b9fb8b4023efc25b7734a5d793dd3365\$lut for cells of type $lut.
Using template $paramod$a4e013b689049af86c86c4788e1417a2548b8e09\$lut for cells of type $lut.
Using template $paramod$3fd3cd243a8b2f71b0ffe04bdaebf6ad83bcc78e\$lut for cells of type $lut.
Using template $paramod$73255a2e996c7d83e1b4e007f0014569809b816e\$lut for cells of type $lut.
Using template $paramod$e53493f89400484e4e19015869a8a6f7d3804aa9\$lut for cells of type $lut.
Using template $paramod$e277a522d8a930c8c8c8cdb56d33d42914aefec4\$lut for cells of type $lut.
Using template $paramod$572c99d1a96733dac320a41e1029905f5891c327\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$6d937d8a77a6356f2f9cc89d5646fb948bb8225e\$lut for cells of type $lut.
Using template $paramod$f3a0833d6ebbb1a3b6ce55afe48bf4ed8c9fa3f2\$lut for cells of type $lut.
Using template $paramod$f287c536b8c18246f7675a67693293183a13f2e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$6cfee7e550a74da501e6e3b3f751a8e7b3b12740\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$c3d2b1ca136b61a4c0de563fc4d3f82c9bc2587b\$lut for cells of type $lut.
Using template $paramod$5d62aff7cef448ed01e2499797f134f608c57cd1\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod$926a1601637b9d1d40cb28552e6777445618f5fa\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$a4ea12213fb79fce220c28889b63a1dc0afb556f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$676e09368786996681caa44760d08571976ead35\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod$39aa2b12fb4b9ca7d51e7a712794b1700a222add\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$31edba9b867183434befb29df8e66874111e1a60\$lut for cells of type $lut.
Using template $paramod$86a69f95bdbfc36792b7c7498d3544468c88bd9a\$lut for cells of type $lut.
Using template $paramod$5bb15af8c3314a9c9e693ec6678c224b0a9d5556\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$84e836cd1dbe5acfaca2cd5b316abc0209254fcf\$lut for cells of type $lut.
Using template $paramod$7b082453f8f50d473c2ca98926eb119a6094bfa4\$lut for cells of type $lut.
Using template $paramod$9592d298a17af411ee0ffc74cc2067346252f1cf\$lut for cells of type $lut.
Using template $paramod$cf1f4051f0ca7dbdd722e15def564368cc19d3f0\$lut for cells of type $lut.
Using template $paramod$1bab04d19c60255a8f3ce51288ab189cbeecf87e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$9afddf97a1bcdcd5623dd33ede64f1dbbcaf1bf0\$lut for cells of type $lut.
Using template $paramod$f93d37c76194f37d78105f36cde04955c6b29567\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$e7ba1656146a44f6cc9eb921239b3329d07359ec\$lut for cells of type $lut.
Using template $paramod$e208daeb0776fa9d53e2686752b7a3604163df3b\$lut for cells of type $lut.
Using template $paramod$3f9dbc864edca6093441e4a9eb53369433e01db2\$lut for cells of type $lut.
Using template $paramod$260529e2049527fadd2f561f5e1321d9964945d9\$lut for cells of type $lut.
Using template $paramod$10e18580820476c0fe1fe00e7bdb8bee09342662\$lut for cells of type $lut.
Using template $paramod$11a9a09b207c7d41ebb43944245ba3eec4a3459b\$lut for cells of type $lut.
Using template $paramod$51489c419ea5b2be055e5fd95476c64e64970496\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
No more expansions possible.
<suppressed ~3736 debug messages>

6.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$2149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[12][5][0]$y$3361[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$1639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$1255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$24014$lut$flatten\uart_core.$or$uart_rx.sv:0$411_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[15][5][0]$y$3483[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$1103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$1174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$1573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$1910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$1959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$2042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$2139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$2139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$2149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$2153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$2193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$1025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24014$lut$aiger24013$755.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$aiger24013$771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$auto$fsm_map.cc:170:map_fsm$1379[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$auto$fsm_map.cc:170:map_fsm$1379[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24014$lut$auto$opt_dff.cc:219:make_patterns_logic$1821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[3][5][0]$y$2933[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$flatten\uart_core.$or$uart_rx.sv:0$411_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24014$lut$auto$fsm_map.cc:170:map_fsm$1379[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$2215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24014$lut$$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdreg[0]$d[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24014$lut$$flatten\converter.\translator.$auto$proc_rom.cc:155:do_switch$418$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[4][5][0]$y$2999[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[4][5][0]$y$2999[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[4][5][0]$y$2999[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[5][5][0]$y$3043[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24014$lut$aiger24013$917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24014$lut$aiger24013$983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24014$lut$auto$fsm_map.cc:170:map_fsm$1379[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24014$lut$memory\converter.buffer$wrmux[8][5][0]$y$3185[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$24124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 1129 unused wires.

6.46. Executing AUTONAME pass.
Renamed 27172 objects in module top (103 iterations).
<suppressed ~1619 debug messages>

6.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

6.47.1. Analyzing design hierarchy..
Top module:  \top

6.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

6.48. Printing statistics.

=== top ===

   Number of wires:                656
   Number of wire bits:           1627
   Number of public wires:         656
   Number of public wire bits:    1627
   Number of ports:                  8
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1024
     $scopeinfo                      4
     CCU2C                          24
     L6MUX21                        16
     LUT4                          649
     PFUMX                         115
     TRELLIS_FF                    216

6.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

6.50. Executing JSON backend.

End of script. Logfile hash: 8770ac9a07, CPU: user 1.20s system 0.04s, MEM: 109.43 MB peak
Yosys 0.54+23 (git sha1 513f0f16d, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -flto=auto -fPIC -O3)
Time spent: 21% 11x techmap (0 sec), 16% 1x abc9_exe (0 sec), ...
nextpnr-ecp5 --25k --package CABGA256 --lpf icepi-zero.lpf --json bitstream.json --textcfg bitstream.config # 2> log.txt
# cat log.txt | grep Device -A 28
ecppack bitstream.config bitstream.bit
openFPGALoader -cft231X --pins=7:3:5:6 bitstream.bit
empty
Jtag probe limited to 3MHz
Jtag frequency : requested 6000000Hz -> real 3000000Hz
ret 0
Open file: DONE
b3bdffff
Parse file: DONE
Enable configuration: DONE
SRAM erase: DONE
Loading: [=================================                 ] 65.68%Loading: [==================================================] 100.00%
Done
Disable configuration: DONE
rm bitstream.config bitstream.json
