#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x147f74090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x147f732a0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x147fca080_0 .net "active", 0 0, L_0x147fd3400;  1 drivers
v0x147fca130_0 .var "clk", 0 0;
v0x147fca240_0 .var "clk_enable", 0 0;
v0x147fca2d0_0 .net "data_address", 31 0, v0x147fc7e60_0;  1 drivers
v0x147fca360_0 .net "data_read", 0 0, L_0x147fd2b60;  1 drivers
v0x147fca3f0_0 .var "data_readdata", 31 0;
v0x147fca480_0 .net "data_write", 0 0, L_0x147fd24d0;  1 drivers
v0x147fca510_0 .net "data_writedata", 31 0, v0x147fc0b00_0;  1 drivers
v0x147fca5e0_0 .net "instr_address", 31 0, L_0x147fd3530;  1 drivers
v0x147fca6f0_0 .var "instr_readdata", 31 0;
v0x147fca780_0 .net "register_v0", 31 0, L_0x147fd0da0;  1 drivers
v0x147fca850_0 .var "reset", 0 0;
S_0x147f75fa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x147f732a0;
 .timescale 0 0;
v0x147fb2780_0 .var "ex_imm", 31 0;
v0x147fbd7c0_0 .var "expected", 31 0;
v0x147fbd860_0 .var "i", 4 0;
v0x147fbd910_0 .var "imm", 15 0;
v0x147fbd9c0_0 .var "imm_instr", 31 0;
v0x147fbdab0_0 .var "opcode", 5 0;
v0x147fbdb60_0 .var "rs", 4 0;
v0x147fbdc10_0 .var "rt", 4 0;
v0x147fbdcc0_0 .var "test", 31 0;
v0x147fbddd0_0 .var "test_imm", 15 0;
E_0x147fa5cc0 .event posedge, v0x147fc0e70_0;
S_0x147fbde80 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x147f732a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x147fcbef0 .functor OR 1, L_0x147fcbba0, L_0x147fcbdb0, C4<0>, C4<0>;
L_0x147fcbfe0 .functor BUFZ 1, L_0x147fcb690, C4<0>, C4<0>, C4<0>;
L_0x147fcc370 .functor BUFZ 1, L_0x147fcb7b0, C4<0>, C4<0>, C4<0>;
L_0x147fcc4c0 .functor AND 1, L_0x147fcb690, L_0x147fcc610, C4<1>, C4<1>;
L_0x147fcc7b0 .functor OR 1, L_0x147fcc4c0, L_0x147fcc530, C4<0>, C4<0>;
L_0x147fcc8f0 .functor OR 1, L_0x147fcc7b0, L_0x147fcc290, C4<0>, C4<0>;
L_0x147fcc9e0 .functor OR 1, L_0x147fcc8f0, L_0x147fcdc80, C4<0>, C4<0>;
L_0x147fccad0 .functor OR 1, L_0x147fcc9e0, L_0x147fcd760, C4<0>, C4<0>;
L_0x147fcd620 .functor AND 1, L_0x147fcd130, L_0x147fcd250, C4<1>, C4<1>;
L_0x147fcd760 .functor OR 1, L_0x147fcced0, L_0x147fcd620, C4<0>, C4<0>;
L_0x147fcdc80 .functor AND 1, L_0x147fcd400, L_0x147fcd8f0, C4<1>, C4<1>;
L_0x147fce200 .functor OR 1, L_0x147fcdb20, L_0x147fcdeb0, C4<0>, C4<0>;
L_0x147fcb440 .functor OR 1, L_0x147fce590, L_0x147fce840, C4<0>, C4<0>;
L_0x147fcec20 .functor AND 1, L_0x147fcc190, L_0x147fcb440, C4<1>, C4<1>;
L_0x147fcedb0 .functor OR 1, L_0x147fcea00, L_0x147fceef0, C4<0>, C4<0>;
L_0x147fcebb0 .functor OR 1, L_0x147fcedb0, L_0x147fcf1a0, C4<0>, C4<0>;
L_0x147fcf300 .functor AND 1, L_0x147fcb690, L_0x147fcebb0, C4<1>, C4<1>;
L_0x147fcefd0 .functor AND 1, L_0x147fcb690, L_0x147fcf4c0, C4<1>, C4<1>;
L_0x147fcd540 .functor AND 1, L_0x147fcb690, L_0x147fcf040, C4<1>, C4<1>;
L_0x147fcff10 .functor AND 1, v0x147fc7d40_0, v0x147fc9d80_0, C4<1>, C4<1>;
L_0x147fcff80 .functor AND 1, L_0x147fcff10, L_0x147fccad0, C4<1>, C4<1>;
L_0x147fd0160 .functor OR 1, L_0x147fcd760, L_0x147fcdc80, C4<0>, C4<0>;
L_0x147fd0e10 .functor BUFZ 32, L_0x147fd0a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147fd0fc0 .functor BUFZ 32, L_0x147fd0cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147fd1e20 .functor AND 1, v0x147fca240_0, L_0x147fcf300, C4<1>, C4<1>;
L_0x147fd1f60 .functor AND 1, L_0x147fd1e20, v0x147fc7d40_0, C4<1>, C4<1>;
L_0x147fd07a0 .functor AND 1, L_0x147fd1f60, L_0x147fd2070, C4<1>, C4<1>;
L_0x147fd2460 .functor AND 1, v0x147fc7d40_0, v0x147fc9d80_0, C4<1>, C4<1>;
L_0x147fd24d0 .functor AND 1, L_0x147fd2460, L_0x147fccc60, C4<1>, C4<1>;
L_0x147fd21b0 .functor OR 1, L_0x147fd2380, L_0x147fd26b0, C4<0>, C4<0>;
L_0x147fd29f0 .functor AND 1, L_0x147fd21b0, L_0x147fd22a0, C4<1>, C4<1>;
L_0x147fd2b60 .functor OR 1, L_0x147fcc290, L_0x147fd29f0, C4<0>, C4<0>;
L_0x147fd3400 .functor BUFZ 1, v0x147fc7d40_0, C4<0>, C4<0>, C4<0>;
L_0x147fd3530 .functor BUFZ 32, v0x147fc7dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147fc2eb0_0 .net *"_ivl_102", 31 0, L_0x147fcd850;  1 drivers
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc2f40_0 .net *"_ivl_105", 25 0, L_0x1380884d8;  1 drivers
L_0x138088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc2fd0_0 .net/2u *"_ivl_106", 31 0, L_0x138088520;  1 drivers
v0x147fc3060_0 .net *"_ivl_108", 0 0, L_0x147fcd400;  1 drivers
v0x147fc30f0_0 .net *"_ivl_111", 5 0, L_0x147fcda80;  1 drivers
L_0x138088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x147fc3190_0 .net/2u *"_ivl_112", 5 0, L_0x138088568;  1 drivers
v0x147fc3240_0 .net *"_ivl_114", 0 0, L_0x147fcd8f0;  1 drivers
v0x147fc32e0_0 .net *"_ivl_118", 31 0, L_0x147fcde10;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x147fc3390_0 .net/2u *"_ivl_12", 5 0, L_0x1380880a0;  1 drivers
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc34a0_0 .net *"_ivl_121", 25 0, L_0x1380885b0;  1 drivers
L_0x1380885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x147fc3550_0 .net/2u *"_ivl_122", 31 0, L_0x1380885f8;  1 drivers
v0x147fc3600_0 .net *"_ivl_124", 0 0, L_0x147fcdb20;  1 drivers
v0x147fc36a0_0 .net *"_ivl_126", 31 0, L_0x147fcdfe0;  1 drivers
L_0x138088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc3750_0 .net *"_ivl_129", 25 0, L_0x138088640;  1 drivers
L_0x138088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x147fc3800_0 .net/2u *"_ivl_130", 31 0, L_0x138088688;  1 drivers
v0x147fc38b0_0 .net *"_ivl_132", 0 0, L_0x147fcdeb0;  1 drivers
v0x147fc3950_0 .net *"_ivl_136", 31 0, L_0x147fce2f0;  1 drivers
L_0x1380886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc3ae0_0 .net *"_ivl_139", 25 0, L_0x1380886d0;  1 drivers
L_0x138088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc3b70_0 .net/2u *"_ivl_140", 31 0, L_0x138088718;  1 drivers
v0x147fc3c20_0 .net *"_ivl_142", 0 0, L_0x147fcc190;  1 drivers
v0x147fc3cc0_0 .net *"_ivl_145", 5 0, L_0x147fce6a0;  1 drivers
L_0x138088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x147fc3d70_0 .net/2u *"_ivl_146", 5 0, L_0x138088760;  1 drivers
v0x147fc3e20_0 .net *"_ivl_148", 0 0, L_0x147fce590;  1 drivers
v0x147fc3ec0_0 .net *"_ivl_151", 5 0, L_0x147fce960;  1 drivers
L_0x1380887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x147fc3f70_0 .net/2u *"_ivl_152", 5 0, L_0x1380887a8;  1 drivers
v0x147fc4020_0 .net *"_ivl_154", 0 0, L_0x147fce840;  1 drivers
v0x147fc40c0_0 .net *"_ivl_157", 0 0, L_0x147fcb440;  1 drivers
L_0x1380880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x147fc4160_0 .net/2u *"_ivl_16", 5 0, L_0x1380880e8;  1 drivers
v0x147fc4210_0 .net *"_ivl_161", 1 0, L_0x147fcecd0;  1 drivers
L_0x1380887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x147fc42c0_0 .net/2u *"_ivl_162", 1 0, L_0x1380887f0;  1 drivers
v0x147fc4370_0 .net *"_ivl_164", 0 0, L_0x147fcea00;  1 drivers
L_0x138088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x147fc4410_0 .net/2u *"_ivl_166", 5 0, L_0x138088838;  1 drivers
v0x147fc44c0_0 .net *"_ivl_168", 0 0, L_0x147fceef0;  1 drivers
v0x147fc39f0_0 .net *"_ivl_171", 0 0, L_0x147fcedb0;  1 drivers
L_0x138088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x147fc4750_0 .net/2u *"_ivl_172", 5 0, L_0x138088880;  1 drivers
v0x147fc47e0_0 .net *"_ivl_174", 0 0, L_0x147fcf1a0;  1 drivers
v0x147fc4870_0 .net *"_ivl_177", 0 0, L_0x147fcebb0;  1 drivers
L_0x1380888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x147fc4900_0 .net/2u *"_ivl_180", 5 0, L_0x1380888c8;  1 drivers
v0x147fc49a0_0 .net *"_ivl_182", 0 0, L_0x147fcf4c0;  1 drivers
L_0x138088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x147fc4a40_0 .net/2u *"_ivl_186", 5 0, L_0x138088910;  1 drivers
v0x147fc4af0_0 .net *"_ivl_188", 0 0, L_0x147fcf040;  1 drivers
L_0x138088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x147fc4b90_0 .net/2u *"_ivl_196", 4 0, L_0x138088958;  1 drivers
v0x147fc4c40_0 .net *"_ivl_199", 4 0, L_0x147fcf600;  1 drivers
v0x147fc4cf0_0 .net *"_ivl_20", 31 0, L_0x147fcba00;  1 drivers
v0x147fc4da0_0 .net *"_ivl_201", 4 0, L_0x147fcfbc0;  1 drivers
v0x147fc4e50_0 .net *"_ivl_202", 4 0, L_0x147fcfc60;  1 drivers
v0x147fc4f00_0 .net *"_ivl_207", 0 0, L_0x147fcff10;  1 drivers
v0x147fc4fa0_0 .net *"_ivl_211", 0 0, L_0x147fd0160;  1 drivers
L_0x1380889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x147fc5040_0 .net/2u *"_ivl_212", 31 0, L_0x1380889a0;  1 drivers
v0x147fc50f0_0 .net *"_ivl_214", 31 0, L_0x147fd01d0;  1 drivers
v0x147fc51a0_0 .net *"_ivl_216", 31 0, L_0x147fcfd00;  1 drivers
v0x147fc5250_0 .net *"_ivl_218", 31 0, L_0x147fd0470;  1 drivers
v0x147fc5300_0 .net *"_ivl_220", 31 0, L_0x147fd0330;  1 drivers
v0x147fc53b0_0 .net *"_ivl_229", 0 0, L_0x147fd1e20;  1 drivers
L_0x138088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc5450_0 .net *"_ivl_23", 25 0, L_0x138088130;  1 drivers
v0x147fc5500_0 .net *"_ivl_231", 0 0, L_0x147fd1f60;  1 drivers
v0x147fc55a0_0 .net *"_ivl_232", 31 0, L_0x147fd1fd0;  1 drivers
L_0x138088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc5650_0 .net *"_ivl_235", 30 0, L_0x138088ac0;  1 drivers
L_0x138088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x147fc5700_0 .net/2u *"_ivl_236", 31 0, L_0x138088b08;  1 drivers
v0x147fc57b0_0 .net *"_ivl_238", 0 0, L_0x147fd2070;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x147fc5850_0 .net/2u *"_ivl_24", 31 0, L_0x138088178;  1 drivers
v0x147fc5900_0 .net *"_ivl_243", 0 0, L_0x147fd2460;  1 drivers
L_0x138088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x147fc59a0_0 .net/2u *"_ivl_246", 5 0, L_0x138088b50;  1 drivers
L_0x138088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x147fc5a50_0 .net/2u *"_ivl_250", 5 0, L_0x138088b98;  1 drivers
v0x147fc5b00_0 .net *"_ivl_257", 0 0, L_0x147fd22a0;  1 drivers
v0x147fc4560_0 .net *"_ivl_259", 0 0, L_0x147fd29f0;  1 drivers
v0x147fc4600_0 .net *"_ivl_26", 0 0, L_0x147fcbba0;  1 drivers
L_0x138088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x147fc46a0_0 .net/2u *"_ivl_262", 5 0, L_0x138088be0;  1 drivers
L_0x138088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x147fc5b90_0 .net/2u *"_ivl_266", 5 0, L_0x138088c28;  1 drivers
v0x147fc5c40_0 .net *"_ivl_271", 15 0, L_0x147fd30a0;  1 drivers
v0x147fc5cf0_0 .net *"_ivl_272", 17 0, L_0x147fd2c50;  1 drivers
L_0x138088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147fc5da0_0 .net *"_ivl_275", 1 0, L_0x138088cb8;  1 drivers
v0x147fc5e50_0 .net *"_ivl_278", 15 0, L_0x147fd3360;  1 drivers
v0x147fc5f00_0 .net *"_ivl_28", 31 0, L_0x147fcbcc0;  1 drivers
L_0x138088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147fc5fb0_0 .net *"_ivl_280", 1 0, L_0x138088d00;  1 drivers
v0x147fc6060_0 .net *"_ivl_283", 0 0, L_0x147fd3280;  1 drivers
L_0x138088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x147fc6110_0 .net/2u *"_ivl_284", 13 0, L_0x138088d48;  1 drivers
L_0x138088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc61c0_0 .net/2u *"_ivl_286", 13 0, L_0x138088d90;  1 drivers
v0x147fc6270_0 .net *"_ivl_288", 13 0, L_0x147fd3620;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc6320_0 .net *"_ivl_31", 25 0, L_0x1380881c0;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x147fc63d0_0 .net/2u *"_ivl_32", 31 0, L_0x138088208;  1 drivers
v0x147fc6480_0 .net *"_ivl_34", 0 0, L_0x147fcbdb0;  1 drivers
v0x147fc6520_0 .net *"_ivl_4", 31 0, L_0x147fcb560;  1 drivers
v0x147fc65d0_0 .net *"_ivl_41", 2 0, L_0x147fcc090;  1 drivers
L_0x138088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x147fc6680_0 .net/2u *"_ivl_42", 2 0, L_0x138088250;  1 drivers
v0x147fc6730_0 .net *"_ivl_49", 2 0, L_0x147fcc420;  1 drivers
L_0x138088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x147fc67e0_0 .net/2u *"_ivl_50", 2 0, L_0x138088298;  1 drivers
v0x147fc6890_0 .net *"_ivl_55", 0 0, L_0x147fcc610;  1 drivers
v0x147fc6930_0 .net *"_ivl_57", 0 0, L_0x147fcc4c0;  1 drivers
v0x147fc69d0_0 .net *"_ivl_59", 0 0, L_0x147fcc7b0;  1 drivers
v0x147fc6a70_0 .net *"_ivl_61", 0 0, L_0x147fcc8f0;  1 drivers
v0x147fc6b10_0 .net *"_ivl_63", 0 0, L_0x147fcc9e0;  1 drivers
v0x147fc6bb0_0 .net *"_ivl_67", 2 0, L_0x147fccba0;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x147fc6c60_0 .net/2u *"_ivl_68", 2 0, L_0x1380882e0;  1 drivers
L_0x138088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc6d10_0 .net *"_ivl_7", 25 0, L_0x138088010;  1 drivers
v0x147fc6dc0_0 .net *"_ivl_72", 31 0, L_0x147fcce30;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc6e70_0 .net *"_ivl_75", 25 0, L_0x138088328;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x147fc6f20_0 .net/2u *"_ivl_76", 31 0, L_0x138088370;  1 drivers
v0x147fc6fd0_0 .net *"_ivl_78", 0 0, L_0x147fcced0;  1 drivers
L_0x138088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc7070_0 .net/2u *"_ivl_8", 31 0, L_0x138088058;  1 drivers
v0x147fc7120_0 .net *"_ivl_80", 31 0, L_0x147fcd090;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc71d0_0 .net *"_ivl_83", 25 0, L_0x1380883b8;  1 drivers
L_0x138088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x147fc7280_0 .net/2u *"_ivl_84", 31 0, L_0x138088400;  1 drivers
v0x147fc7330_0 .net *"_ivl_86", 0 0, L_0x147fcd130;  1 drivers
v0x147fc73d0_0 .net *"_ivl_89", 0 0, L_0x147fccff0;  1 drivers
v0x147fc7480_0 .net *"_ivl_90", 31 0, L_0x147fcd300;  1 drivers
L_0x138088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fc7530_0 .net *"_ivl_93", 30 0, L_0x138088448;  1 drivers
L_0x138088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x147fc75e0_0 .net/2u *"_ivl_94", 31 0, L_0x138088490;  1 drivers
v0x147fc7690_0 .net *"_ivl_96", 0 0, L_0x147fcd250;  1 drivers
v0x147fc7730_0 .net *"_ivl_99", 0 0, L_0x147fcd620;  1 drivers
v0x147fc77d0_0 .net "active", 0 0, L_0x147fd3400;  alias, 1 drivers
v0x147fc7870_0 .net "alu_op1", 31 0, L_0x147fd0e10;  1 drivers
v0x147fc7910_0 .net "alu_op2", 31 0, L_0x147fd0fc0;  1 drivers
v0x147fc79b0_0 .net "alui_instr", 0 0, L_0x147fcc530;  1 drivers
v0x147fc7a50_0 .net "b_flag", 0 0, v0x147fbeae0_0;  1 drivers
v0x147fc7b00_0 .net "b_imm", 17 0, L_0x147fd3160;  1 drivers
v0x147fc7b90_0 .net "b_offset", 31 0, L_0x147fd37a0;  1 drivers
v0x147fc7c20_0 .net "clk", 0 0, v0x147fca130_0;  1 drivers
v0x147fc7cb0_0 .net "clk_enable", 0 0, v0x147fca240_0;  1 drivers
v0x147fc7d40_0 .var "cpu_active", 0 0;
v0x147fc7dd0_0 .var "curr_addr", 31 0;
v0x147fc7e60_0 .var "data_address", 31 0;
v0x147fc7f00_0 .net "data_read", 0 0, L_0x147fd2b60;  alias, 1 drivers
v0x147fc7fa0_0 .net "data_readdata", 31 0, v0x147fca3f0_0;  1 drivers
v0x147fc8080_0 .net "data_write", 0 0, L_0x147fd24d0;  alias, 1 drivers
v0x147fc8120_0 .net "data_writedata", 31 0, v0x147fc0b00_0;  alias, 1 drivers
v0x147fc81c0_0 .var "delay_slot", 31 0;
v0x147fc8260_0 .net "effective_addr", 31 0, v0x147fbeea0_0;  1 drivers
v0x147fc8300_0 .net "funct_code", 5 0, L_0x147fcb4c0;  1 drivers
v0x147fc83b0_0 .net "hi_out", 31 0, v0x147fc0f00_0;  1 drivers
v0x147fc8470_0 .net "hl_reg_enable", 0 0, L_0x147fd07a0;  1 drivers
v0x147fc8540_0 .net "instr_address", 31 0, L_0x147fd3530;  alias, 1 drivers
v0x147fc85e0_0 .net "instr_opcode", 5 0, L_0x147fcb360;  1 drivers
v0x147fc8680_0 .net "instr_readdata", 31 0, v0x147fca6f0_0;  1 drivers
v0x147fc8750_0 .net "j_imm", 0 0, L_0x147fce200;  1 drivers
v0x147fc87f0_0 .net "j_reg", 0 0, L_0x147fcec20;  1 drivers
v0x147fc8890_0 .net "link_const", 0 0, L_0x147fcd760;  1 drivers
v0x147fc8930_0 .net "link_reg", 0 0, L_0x147fcdc80;  1 drivers
v0x147fc89d0_0 .net "lo_out", 31 0, v0x147fc1610_0;  1 drivers
v0x147fc8a70_0 .net "load_data", 31 0, v0x147fbff50_0;  1 drivers
v0x147fc8b20_0 .net "load_instr", 0 0, L_0x147fcc290;  1 drivers
v0x147fc8bb0_0 .net "lw", 0 0, L_0x147fcb7b0;  1 drivers
v0x147fc8c50_0 .net "lwl", 0 0, L_0x147fd2600;  1 drivers
v0x147fc8cf0_0 .net "lwr", 0 0, L_0x147fd2790;  1 drivers
v0x147fc8d90_0 .net "mem_to_reg", 0 0, L_0x147fcc370;  1 drivers
v0x147fc8e30_0 .net "mfhi", 0 0, L_0x147fcefd0;  1 drivers
v0x147fc8ed0_0 .net "mflo", 0 0, L_0x147fcd540;  1 drivers
v0x147fc8f70_0 .net "movefrom", 0 0, L_0x147fcbef0;  1 drivers
v0x147fc9010_0 .net "muldiv", 0 0, L_0x147fcf300;  1 drivers
v0x147fc90b0_0 .var "next_delay_slot", 31 0;
v0x147fc9160_0 .net "partial_store", 0 0, L_0x147fd21b0;  1 drivers
v0x147fc9200_0 .net "r_format", 0 0, L_0x147fcb690;  1 drivers
v0x147fc92a0_0 .net "reg_a_read_data", 31 0, L_0x147fd0a40;  1 drivers
v0x147fc9360_0 .net "reg_a_read_index", 4 0, L_0x147fcf960;  1 drivers
v0x147fc9410_0 .net "reg_b_read_data", 31 0, L_0x147fd0cf0;  1 drivers
v0x147fc94e0_0 .net "reg_b_read_index", 4 0, L_0x147fcf560;  1 drivers
v0x147fc9580_0 .net "reg_dst", 0 0, L_0x147fcbfe0;  1 drivers
v0x147fc9610_0 .net "reg_write", 0 0, L_0x147fccad0;  1 drivers
v0x147fc96b0_0 .net "reg_write_data", 31 0, L_0x147fd0700;  1 drivers
v0x147fc9770_0 .net "reg_write_enable", 0 0, L_0x147fcff80;  1 drivers
v0x147fc9820_0 .net "reg_write_index", 4 0, L_0x147fcfac0;  1 drivers
v0x147fc98d0_0 .net "register_v0", 31 0, L_0x147fd0da0;  alias, 1 drivers
v0x147fc9980_0 .net "reset", 0 0, v0x147fca850_0;  1 drivers
v0x147fc9a10_0 .net "result", 31 0, v0x147fbf2f0_0;  1 drivers
v0x147fc9ac0_0 .net "result_hi", 31 0, v0x147fbec90_0;  1 drivers
v0x147fc9b90_0 .net "result_lo", 31 0, v0x147fbedf0_0;  1 drivers
v0x147fc9c60_0 .net "sb", 0 0, L_0x147fd2380;  1 drivers
v0x147fc9cf0_0 .net "sh", 0 0, L_0x147fd26b0;  1 drivers
v0x147fc9d80_0 .var "state", 0 0;
v0x147fc9e20_0 .net "store_instr", 0 0, L_0x147fccc60;  1 drivers
v0x147fc9ec0_0 .net "sw", 0 0, L_0x147fcb920;  1 drivers
E_0x147fbda50/0 .event edge, v0x147fbeae0_0, v0x147fc81c0_0, v0x147fc7b90_0, v0x147fc8750_0;
E_0x147fbda50/1 .event edge, v0x147fbed40_0, v0x147fc87f0_0, v0x147fc22d0_0, v0x147fc7dd0_0;
E_0x147fbda50 .event/or E_0x147fbda50/0, E_0x147fbda50/1;
E_0x147fbe210 .event edge, v0x147fc8c50_0, v0x147fc8cf0_0, v0x147fc0800_0, v0x147fbeea0_0;
L_0x147fcb360 .part v0x147fca6f0_0, 26, 6;
L_0x147fcb4c0 .part v0x147fca6f0_0, 0, 6;
L_0x147fcb560 .concat [ 6 26 0 0], L_0x147fcb360, L_0x138088010;
L_0x147fcb690 .cmp/eq 32, L_0x147fcb560, L_0x138088058;
L_0x147fcb7b0 .cmp/eq 6, L_0x147fcb360, L_0x1380880a0;
L_0x147fcb920 .cmp/eq 6, L_0x147fcb360, L_0x1380880e8;
L_0x147fcba00 .concat [ 6 26 0 0], L_0x147fcb360, L_0x138088130;
L_0x147fcbba0 .cmp/eq 32, L_0x147fcba00, L_0x138088178;
L_0x147fcbcc0 .concat [ 6 26 0 0], L_0x147fcb360, L_0x1380881c0;
L_0x147fcbdb0 .cmp/eq 32, L_0x147fcbcc0, L_0x138088208;
L_0x147fcc090 .part L_0x147fcb360, 3, 3;
L_0x147fcc290 .cmp/eq 3, L_0x147fcc090, L_0x138088250;
L_0x147fcc420 .part L_0x147fcb360, 3, 3;
L_0x147fcc530 .cmp/eq 3, L_0x147fcc420, L_0x138088298;
L_0x147fcc610 .reduce/nor L_0x147fcf300;
L_0x147fccba0 .part L_0x147fcb360, 3, 3;
L_0x147fccc60 .cmp/eq 3, L_0x147fccba0, L_0x1380882e0;
L_0x147fcce30 .concat [ 6 26 0 0], L_0x147fcb360, L_0x138088328;
L_0x147fcced0 .cmp/eq 32, L_0x147fcce30, L_0x138088370;
L_0x147fcd090 .concat [ 6 26 0 0], L_0x147fcb360, L_0x1380883b8;
L_0x147fcd130 .cmp/eq 32, L_0x147fcd090, L_0x138088400;
L_0x147fccff0 .part v0x147fca6f0_0, 20, 1;
L_0x147fcd300 .concat [ 1 31 0 0], L_0x147fccff0, L_0x138088448;
L_0x147fcd250 .cmp/eq 32, L_0x147fcd300, L_0x138088490;
L_0x147fcd850 .concat [ 6 26 0 0], L_0x147fcb360, L_0x1380884d8;
L_0x147fcd400 .cmp/eq 32, L_0x147fcd850, L_0x138088520;
L_0x147fcda80 .part v0x147fca6f0_0, 0, 6;
L_0x147fcd8f0 .cmp/eq 6, L_0x147fcda80, L_0x138088568;
L_0x147fcde10 .concat [ 6 26 0 0], L_0x147fcb360, L_0x1380885b0;
L_0x147fcdb20 .cmp/eq 32, L_0x147fcde10, L_0x1380885f8;
L_0x147fcdfe0 .concat [ 6 26 0 0], L_0x147fcb360, L_0x138088640;
L_0x147fcdeb0 .cmp/eq 32, L_0x147fcdfe0, L_0x138088688;
L_0x147fce2f0 .concat [ 6 26 0 0], L_0x147fcb360, L_0x1380886d0;
L_0x147fcc190 .cmp/eq 32, L_0x147fce2f0, L_0x138088718;
L_0x147fce6a0 .part v0x147fca6f0_0, 0, 6;
L_0x147fce590 .cmp/eq 6, L_0x147fce6a0, L_0x138088760;
L_0x147fce960 .part v0x147fca6f0_0, 0, 6;
L_0x147fce840 .cmp/eq 6, L_0x147fce960, L_0x1380887a8;
L_0x147fcecd0 .part L_0x147fcb4c0, 3, 2;
L_0x147fcea00 .cmp/eq 2, L_0x147fcecd0, L_0x1380887f0;
L_0x147fceef0 .cmp/eq 6, L_0x147fcb4c0, L_0x138088838;
L_0x147fcf1a0 .cmp/eq 6, L_0x147fcb4c0, L_0x138088880;
L_0x147fcf4c0 .cmp/eq 6, L_0x147fcb4c0, L_0x1380888c8;
L_0x147fcf040 .cmp/eq 6, L_0x147fcb4c0, L_0x138088910;
L_0x147fcf960 .part v0x147fca6f0_0, 21, 5;
L_0x147fcf560 .part v0x147fca6f0_0, 16, 5;
L_0x147fcf600 .part v0x147fca6f0_0, 11, 5;
L_0x147fcfbc0 .part v0x147fca6f0_0, 16, 5;
L_0x147fcfc60 .functor MUXZ 5, L_0x147fcfbc0, L_0x147fcf600, L_0x147fcbfe0, C4<>;
L_0x147fcfac0 .functor MUXZ 5, L_0x147fcfc60, L_0x138088958, L_0x147fcd760, C4<>;
L_0x147fd01d0 .arith/sum 32, v0x147fc81c0_0, L_0x1380889a0;
L_0x147fcfd00 .functor MUXZ 32, v0x147fbf2f0_0, v0x147fbff50_0, L_0x147fcc370, C4<>;
L_0x147fd0470 .functor MUXZ 32, L_0x147fcfd00, v0x147fc1610_0, L_0x147fcd540, C4<>;
L_0x147fd0330 .functor MUXZ 32, L_0x147fd0470, v0x147fc0f00_0, L_0x147fcefd0, C4<>;
L_0x147fd0700 .functor MUXZ 32, L_0x147fd0330, L_0x147fd01d0, L_0x147fd0160, C4<>;
L_0x147fd1fd0 .concat [ 1 31 0 0], v0x147fc9d80_0, L_0x138088ac0;
L_0x147fd2070 .cmp/eq 32, L_0x147fd1fd0, L_0x138088b08;
L_0x147fd2380 .cmp/eq 6, L_0x147fcb360, L_0x138088b50;
L_0x147fd26b0 .cmp/eq 6, L_0x147fcb360, L_0x138088b98;
L_0x147fd22a0 .reduce/nor v0x147fc9d80_0;
L_0x147fd2600 .cmp/eq 6, L_0x147fcb360, L_0x138088be0;
L_0x147fd2790 .cmp/eq 6, L_0x147fcb360, L_0x138088c28;
L_0x147fd30a0 .part v0x147fca6f0_0, 0, 16;
L_0x147fd2c50 .concat [ 16 2 0 0], L_0x147fd30a0, L_0x138088cb8;
L_0x147fd3360 .part L_0x147fd2c50, 0, 16;
L_0x147fd3160 .concat [ 2 16 0 0], L_0x138088d00, L_0x147fd3360;
L_0x147fd3280 .part L_0x147fd3160, 17, 1;
L_0x147fd3620 .functor MUXZ 14, L_0x138088d90, L_0x138088d48, L_0x147fd3280, C4<>;
L_0x147fd37a0 .concat [ 18 14 0 0], L_0x147fd3160, L_0x147fd3620;
S_0x147fbe260 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x147fbde80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x147fbe5b0_0 .net *"_ivl_10", 15 0, L_0x147fd18a0;  1 drivers
L_0x138088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147fbe670_0 .net/2u *"_ivl_14", 15 0, L_0x138088a78;  1 drivers
v0x147fbe720_0 .net *"_ivl_17", 15 0, L_0x147fd19e0;  1 drivers
v0x147fbe7e0_0 .net *"_ivl_5", 0 0, L_0x147fd11f0;  1 drivers
v0x147fbe890_0 .net *"_ivl_6", 15 0, L_0x147fce740;  1 drivers
v0x147fbe980_0 .net *"_ivl_9", 15 0, L_0x147fd15a0;  1 drivers
v0x147fbea30_0 .net "addr_rt", 4 0, L_0x147fd1bc0;  1 drivers
v0x147fbeae0_0 .var "b_flag", 0 0;
v0x147fbeb80_0 .net "funct", 5 0, L_0x147fd1150;  1 drivers
v0x147fbec90_0 .var "hi", 31 0;
v0x147fbed40_0 .net "instructionword", 31 0, v0x147fca6f0_0;  alias, 1 drivers
v0x147fbedf0_0 .var "lo", 31 0;
v0x147fbeea0_0 .var "memaddroffset", 31 0;
v0x147fbef50_0 .var "multresult", 63 0;
v0x147fbf000_0 .net "op1", 31 0, L_0x147fd0e10;  alias, 1 drivers
v0x147fbf0b0_0 .net "op2", 31 0, L_0x147fd0fc0;  alias, 1 drivers
v0x147fbf160_0 .net "opcode", 5 0, L_0x147fd10b0;  1 drivers
v0x147fbf2f0_0 .var "result", 31 0;
v0x147fbf380_0 .net "shamt", 4 0, L_0x147fd1b20;  1 drivers
v0x147fbf430_0 .net/s "sign_op1", 31 0, L_0x147fd0e10;  alias, 1 drivers
v0x147fbf4f0_0 .net/s "sign_op2", 31 0, L_0x147fd0fc0;  alias, 1 drivers
v0x147fbf580_0 .net "simmediatedata", 31 0, L_0x147fd1940;  1 drivers
v0x147fbf610_0 .net "simmediatedatas", 31 0, L_0x147fd1940;  alias, 1 drivers
v0x147fbf6a0_0 .net "uimmediatedata", 31 0, L_0x147fd1a80;  1 drivers
v0x147fbf730_0 .net "unsign_op1", 31 0, L_0x147fd0e10;  alias, 1 drivers
v0x147fbf800_0 .net "unsign_op2", 31 0, L_0x147fd0fc0;  alias, 1 drivers
v0x147fbf8e0_0 .var "unsigned_result", 31 0;
E_0x147fbe520/0 .event edge, v0x147fbf160_0, v0x147fbeb80_0, v0x147fbf0b0_0, v0x147fbf380_0;
E_0x147fbe520/1 .event edge, v0x147fbf000_0, v0x147fbef50_0, v0x147fbea30_0, v0x147fbf580_0;
E_0x147fbe520/2 .event edge, v0x147fbf6a0_0, v0x147fbf8e0_0;
E_0x147fbe520 .event/or E_0x147fbe520/0, E_0x147fbe520/1, E_0x147fbe520/2;
L_0x147fd10b0 .part v0x147fca6f0_0, 26, 6;
L_0x147fd1150 .part v0x147fca6f0_0, 0, 6;
L_0x147fd11f0 .part v0x147fca6f0_0, 15, 1;
LS_0x147fce740_0_0 .concat [ 1 1 1 1], L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0;
LS_0x147fce740_0_4 .concat [ 1 1 1 1], L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0;
LS_0x147fce740_0_8 .concat [ 1 1 1 1], L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0;
LS_0x147fce740_0_12 .concat [ 1 1 1 1], L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0, L_0x147fd11f0;
L_0x147fce740 .concat [ 4 4 4 4], LS_0x147fce740_0_0, LS_0x147fce740_0_4, LS_0x147fce740_0_8, LS_0x147fce740_0_12;
L_0x147fd15a0 .part v0x147fca6f0_0, 0, 16;
L_0x147fd18a0 .concat [ 16 0 0 0], L_0x147fd15a0;
L_0x147fd1940 .concat [ 16 16 0 0], L_0x147fd18a0, L_0x147fce740;
L_0x147fd19e0 .part v0x147fca6f0_0, 0, 16;
L_0x147fd1a80 .concat [ 16 16 0 0], L_0x147fd19e0, L_0x138088a78;
L_0x147fd1b20 .part v0x147fca6f0_0, 6, 5;
L_0x147fd1bc0 .part v0x147fca6f0_0, 16, 5;
S_0x147fbfa30 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x147fbde80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x147fbfc80_0 .net "address", 31 0, v0x147fbeea0_0;  alias, 1 drivers
v0x147fbfd40_0 .net "datafromMem", 31 0, v0x147fca3f0_0;  alias, 1 drivers
v0x147fbfde0_0 .net "instr_word", 31 0, v0x147fca6f0_0;  alias, 1 drivers
v0x147fbfeb0_0 .net "opcode", 5 0, L_0x147fd1c60;  1 drivers
v0x147fbff50_0 .var "out_transformed", 31 0;
v0x147fc0040_0 .net "whichbyte", 1 0, L_0x147fd1d00;  1 drivers
E_0x147fbfc50 .event edge, v0x147fbfeb0_0, v0x147fbfd40_0, v0x147fc0040_0, v0x147fbed40_0;
L_0x147fd1c60 .part v0x147fca6f0_0, 26, 6;
L_0x147fd1d00 .part v0x147fbeea0_0, 0, 2;
S_0x147fc0130 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x147fbde80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x147fc0400_0 .net *"_ivl_1", 1 0, L_0x147fd2870;  1 drivers
L_0x138088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147fc04c0_0 .net *"_ivl_5", 0 0, L_0x138088c70;  1 drivers
v0x147fc0570_0 .net "bytenum", 2 0, L_0x147fd2e40;  1 drivers
v0x147fc0630_0 .net "dataword", 31 0, v0x147fca3f0_0;  alias, 1 drivers
v0x147fc06f0_0 .net "eff_addr", 31 0, v0x147fbeea0_0;  alias, 1 drivers
v0x147fc0800_0 .net "opcode", 5 0, L_0x147fcb360;  alias, 1 drivers
v0x147fc0890_0 .net "regbyte", 7 0, L_0x147fd2f20;  1 drivers
v0x147fc0940_0 .net "reghalfword", 15 0, L_0x147fd2fe0;  1 drivers
v0x147fc09f0_0 .net "regword", 31 0, L_0x147fd0cf0;  alias, 1 drivers
v0x147fc0b00_0 .var "storedata", 31 0;
E_0x147fc03a0/0 .event edge, v0x147fc0800_0, v0x147fc09f0_0, v0x147fc0570_0, v0x147fc0890_0;
E_0x147fc03a0/1 .event edge, v0x147fbfd40_0, v0x147fc0940_0;
E_0x147fc03a0 .event/or E_0x147fc03a0/0, E_0x147fc03a0/1;
L_0x147fd2870 .part v0x147fbeea0_0, 0, 2;
L_0x147fd2e40 .concat [ 2 1 0 0], L_0x147fd2870, L_0x138088c70;
L_0x147fd2f20 .part L_0x147fd0cf0, 0, 8;
L_0x147fd2fe0 .part L_0x147fd0cf0, 0, 16;
S_0x147fc0c30 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x147fbde80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x147fc0e70_0 .net "clk", 0 0, v0x147fca130_0;  alias, 1 drivers
v0x147fc0f00_0 .var "data", 31 0;
v0x147fc0f90_0 .net "data_in", 31 0, v0x147fbec90_0;  alias, 1 drivers
v0x147fc1060_0 .net "data_out", 31 0, v0x147fc0f00_0;  alias, 1 drivers
v0x147fc1100_0 .net "enable", 0 0, L_0x147fd07a0;  alias, 1 drivers
v0x147fc11e0_0 .net "reset", 0 0, v0x147fca850_0;  alias, 1 drivers
S_0x147fc1300 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x147fbde80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x147fc1580_0 .net "clk", 0 0, v0x147fca130_0;  alias, 1 drivers
v0x147fc1610_0 .var "data", 31 0;
v0x147fc16a0_0 .net "data_in", 31 0, v0x147fbedf0_0;  alias, 1 drivers
v0x147fc1770_0 .net "data_out", 31 0, v0x147fc1610_0;  alias, 1 drivers
v0x147fc1810_0 .net "enable", 0 0, L_0x147fd07a0;  alias, 1 drivers
v0x147fc18e0_0 .net "reset", 0 0, v0x147fca850_0;  alias, 1 drivers
S_0x147fc19f0 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x147fbde80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x147fd0a40 .functor BUFZ 32, L_0x147fd05d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147fd0cf0 .functor BUFZ 32, L_0x147fd0b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147fc2650_2 .array/port v0x147fc2650, 2;
L_0x147fd0da0 .functor BUFZ 32, v0x147fc2650_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147fc1d20_0 .net *"_ivl_0", 31 0, L_0x147fd05d0;  1 drivers
v0x147fc1de0_0 .net *"_ivl_10", 6 0, L_0x147fd0bd0;  1 drivers
L_0x138088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147fc1e80_0 .net *"_ivl_13", 1 0, L_0x138088a30;  1 drivers
v0x147fc1f20_0 .net *"_ivl_2", 6 0, L_0x147fd0960;  1 drivers
L_0x1380889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147fc1fd0_0 .net *"_ivl_5", 1 0, L_0x1380889e8;  1 drivers
v0x147fc20c0_0 .net *"_ivl_8", 31 0, L_0x147fd0b30;  1 drivers
v0x147fc2170_0 .net "r_clk", 0 0, v0x147fca130_0;  alias, 1 drivers
v0x147fc2240_0 .net "r_clk_enable", 0 0, v0x147fca240_0;  alias, 1 drivers
v0x147fc22d0_0 .net "read_data1", 31 0, L_0x147fd0a40;  alias, 1 drivers
v0x147fc23e0_0 .net "read_data2", 31 0, L_0x147fd0cf0;  alias, 1 drivers
v0x147fc2490_0 .net "read_reg1", 4 0, L_0x147fcf960;  alias, 1 drivers
v0x147fc2520_0 .net "read_reg2", 4 0, L_0x147fcf560;  alias, 1 drivers
v0x147fc25b0_0 .net "register_v0", 31 0, L_0x147fd0da0;  alias, 1 drivers
v0x147fc2650 .array "registers", 0 31, 31 0;
v0x147fc29f0_0 .net "reset", 0 0, v0x147fca850_0;  alias, 1 drivers
v0x147fc2ac0_0 .net "write_control", 0 0, L_0x147fcff80;  alias, 1 drivers
v0x147fc2b60_0 .net "write_data", 31 0, L_0x147fd0700;  alias, 1 drivers
v0x147fc2cf0_0 .net "write_reg", 4 0, L_0x147fcfac0;  alias, 1 drivers
L_0x147fd05d0 .array/port v0x147fc2650, L_0x147fd0960;
L_0x147fd0960 .concat [ 5 2 0 0], L_0x147fcf960, L_0x1380889e8;
L_0x147fd0b30 .array/port v0x147fc2650, L_0x147fd0bd0;
L_0x147fd0bd0 .concat [ 5 2 0 0], L_0x147fcf560, L_0x138088a30;
S_0x147fa8500 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x147fa7290 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1380536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147fca960_0 .net "in", 31 0, o0x1380536d0;  0 drivers
v0x147fca9f0_0 .var "out", 31 0;
S_0x147f94870 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x138053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x147fcaa80_0 .net "clk", 0 0, o0x138053790;  0 drivers
o0x1380537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147fcab10_0 .net "data_address", 31 0, o0x1380537c0;  0 drivers
o0x1380537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x147fcabc0_0 .net "data_read", 0 0, o0x1380537f0;  0 drivers
v0x147fcac70_0 .var "data_readdata", 31 0;
o0x138053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x147fcad20_0 .net "data_write", 0 0, o0x138053850;  0 drivers
o0x138053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147fcae00_0 .net "data_writedata", 31 0, o0x138053880;  0 drivers
S_0x147fa6540 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1380539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x147fcaf40_0 .net "clk", 0 0, o0x1380539d0;  0 drivers
v0x147fcaff0_0 .var "curr_addr", 31 0;
o0x138053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x147fcb0a0_0 .net "enable", 0 0, o0x138053a30;  0 drivers
o0x138053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147fcb150_0 .net "next_addr", 31 0, o0x138053a60;  0 drivers
o0x138053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x147fcb200_0 .net "reset", 0 0, o0x138053a90;  0 drivers
E_0x147fb2f40 .event posedge, v0x147fcaf40_0;
    .scope S_0x147fc19f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147fc2650, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x147fc19f0;
T_1 ;
    %wait E_0x147fa5cc0;
    %load/vec4 v0x147fc29f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x147fc2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x147fc2ac0_0;
    %load/vec4 v0x147fc2cf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x147fc2b60_0;
    %load/vec4 v0x147fc2cf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147fc2650, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x147fbe260;
T_2 ;
    %wait E_0x147fbe520;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %load/vec4 v0x147fbf160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x147fbeb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x147fbf4f0_0;
    %ix/getv 4, v0x147fbf380_0;
    %shiftl 4;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x147fbf4f0_0;
    %ix/getv 4, v0x147fbf380_0;
    %shiftr 4;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x147fbf4f0_0;
    %ix/getv 4, v0x147fbf380_0;
    %shiftr/s 4;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x147fbf4f0_0;
    %load/vec4 v0x147fbf730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x147fbf4f0_0;
    %load/vec4 v0x147fbf730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x147fbf4f0_0;
    %load/vec4 v0x147fbf730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x147fbf430_0;
    %pad/s 64;
    %load/vec4 v0x147fbf4f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x147fbef50_0, 0, 64;
    %load/vec4 v0x147fbef50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x147fbec90_0, 0, 32;
    %load/vec4 v0x147fbef50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x147fbedf0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x147fbf730_0;
    %pad/u 64;
    %load/vec4 v0x147fbf800_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x147fbef50_0, 0, 64;
    %load/vec4 v0x147fbef50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x147fbec90_0, 0, 32;
    %load/vec4 v0x147fbef50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x147fbedf0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf4f0_0;
    %mod/s;
    %store/vec4 v0x147fbec90_0, 0, 32;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf4f0_0;
    %div/s;
    %store/vec4 v0x147fbedf0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %mod;
    %store/vec4 v0x147fbec90_0, 0, 32;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %div;
    %store/vec4 v0x147fbedf0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x147fbf000_0;
    %store/vec4 v0x147fbec90_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x147fbf000_0;
    %store/vec4 v0x147fbedf0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf4f0_0;
    %add;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %add;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %sub;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %and;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %or;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %xor;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %or;
    %inv;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf4f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf800_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x147fbea30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x147fbf430_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x147fbf430_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x147fbf430_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x147fbf430_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf4f0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf0b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x147fbf430_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x147fbf430_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fbeae0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf610_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf6a0_0;
    %and;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf6a0_0;
    %or;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x147fbf730_0;
    %load/vec4 v0x147fbf6a0_0;
    %xor;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x147fbf6a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x147fbf8e0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x147fbf430_0;
    %load/vec4 v0x147fbf580_0;
    %add;
    %store/vec4 v0x147fbeea0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x147fbf8e0_0;
    %store/vec4 v0x147fbf2f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x147fbfa30;
T_3 ;
    %wait E_0x147fbfc50;
    %load/vec4 v0x147fbfeb0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x147fc0040_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x147fc0040_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x147fc0040_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x147fc0040_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x147fbfd40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x147fbfde0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x147fbff50_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x147fc1300;
T_4 ;
    %wait E_0x147fa5cc0;
    %load/vec4 v0x147fc18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147fc1610_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x147fc1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x147fc16a0_0;
    %assign/vec4 v0x147fc1610_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147fc0c30;
T_5 ;
    %wait E_0x147fa5cc0;
    %load/vec4 v0x147fc11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147fc0f00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x147fc1100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x147fc0f90_0;
    %assign/vec4 v0x147fc0f00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x147fc0130;
T_6 ;
    %wait E_0x147fc03a0;
    %load/vec4 v0x147fc0800_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x147fc09f0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147fc0b00_0, 4, 8;
    %load/vec4 v0x147fc09f0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147fc0b00_0, 4, 8;
    %load/vec4 v0x147fc09f0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147fc0b00_0, 4, 8;
    %load/vec4 v0x147fc09f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147fc0b00_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x147fc0800_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x147fc0570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x147fc0890_0;
    %load/vec4 v0x147fc0630_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fc0b00_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x147fc0630_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x147fc0890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fc0630_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x147fc0b00_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x147fc0630_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x147fc0890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fc0630_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fc0b00_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x147fc0630_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x147fc0890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fc0b00_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x147fc0800_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x147fc0570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x147fc0940_0;
    %load/vec4 v0x147fc0630_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fc0b00_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x147fc0630_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x147fc0940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fc0b00_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x147fbde80;
T_7 ;
    %wait E_0x147fbe210;
    %load/vec4 v0x147fc8c50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x147fc8cf0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x147fc85e0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x147fc8260_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x147fc7e60_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x147fbde80;
T_8 ;
    %wait E_0x147fbda50;
    %load/vec4 v0x147fc7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x147fc81c0_0;
    %load/vec4 v0x147fc7b90_0;
    %add;
    %store/vec4 v0x147fc90b0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x147fc8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x147fc81c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x147fc8680_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x147fc90b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x147fc87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x147fc92a0_0;
    %store/vec4 v0x147fc90b0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x147fc7dd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x147fc90b0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x147fbde80;
T_9 ;
    %wait E_0x147fa5cc0;
    %load/vec4 v0x147fc7cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x147fc9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x147fc7dd0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x147fc81c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x147fc7d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147fc9d80_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x147fc7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x147fc9d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x147fc9d80_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x147fc9d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147fc9d80_0, 0;
    %load/vec4 v0x147fc81c0_0;
    %assign/vec4 v0x147fc7dd0_0, 0;
    %load/vec4 v0x147fc90b0_0;
    %assign/vec4 v0x147fc81c0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x147fc81c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147fc7d40_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x147fbde80;
T_10 ;
    %wait E_0x147fa5cc0;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x147fc9980_0, v0x147fc7cb0_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x147fc8680_0, v0x147fc77d0_0, v0x147fc9610_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x147fc9360_0, v0x147fc94e0_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x147fc92a0_0, v0x147fc9410_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x147fc96b0_0, v0x147fc9a10_0, v0x147fc9820_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x147fc9010_0, v0x147fc9b90_0, v0x147fc9ac0_0, v0x147fc89d0_0, v0x147fc83b0_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x147fc7dd0_0, v0x147fc9d80_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_writedata", v0x147fc8120_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x147f732a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fca130_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x147fca130_0;
    %inv;
    %store/vec4 v0x147fca130_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x147f732a0;
T_12 ;
    %fork t_1, S_0x147f75fa0;
    %jmp t_0;
    .scope S_0x147f75fa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fca850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fca240_0, 0, 1;
    %wait E_0x147fa5cc0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147fca850_0, 0, 1;
    %wait E_0x147fa5cc0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x147fbd860_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x147fca3f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x147fbdab0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x147fbdb60_0, 0, 5;
    %load/vec4 v0x147fbd860_0;
    %store/vec4 v0x147fbdc10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x147fbd910_0, 0, 16;
    %load/vec4 v0x147fbdab0_0;
    %load/vec4 v0x147fbdb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbdc10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbd910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbd9c0_0, 0, 32;
    %load/vec4 v0x147fbd9c0_0;
    %store/vec4 v0x147fca6f0_0, 0, 32;
    %load/vec4 v0x147fca3f0_0;
    %load/vec4 v0x147fbd860_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x147fca3f0_0, 0, 32;
    %wait E_0x147fa5cc0;
    %wait E_0x147fa5cc0;
    %delay 2, 0;
    %load/vec4 v0x147fca480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x147fca360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x147fbd860_0;
    %addi 1, 0, 5;
    %store/vec4 v0x147fbd860_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x147fbd860_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x147fbdab0_0, 0, 6;
    %load/vec4 v0x147fbd860_0;
    %store/vec4 v0x147fbdb60_0, 0, 5;
    %load/vec4 v0x147fbd860_0;
    %addi 15, 0, 5;
    %store/vec4 v0x147fbdc10_0, 0, 5;
    %load/vec4 v0x147fbd860_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x147fbd910_0, 0, 16;
    %load/vec4 v0x147fbdab0_0;
    %load/vec4 v0x147fbdb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbdc10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbd910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbd9c0_0, 0, 32;
    %load/vec4 v0x147fbd9c0_0;
    %store/vec4 v0x147fca6f0_0, 0, 32;
    %wait E_0x147fa5cc0;
    %wait E_0x147fa5cc0;
    %delay 2, 0;
    %load/vec4 v0x147fbd860_0;
    %addi 1, 0, 5;
    %store/vec4 v0x147fbd860_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x147fbd860_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x147fbdcc0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x147fbdab0_0, 0, 6;
    %load/vec4 v0x147fbd860_0;
    %addi 15, 0, 5;
    %store/vec4 v0x147fbdb60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x147fbdc10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x147fbd910_0, 0, 16;
    %load/vec4 v0x147fbdab0_0;
    %load/vec4 v0x147fbdb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbdc10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147fbd910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fbd9c0_0, 0, 32;
    %load/vec4 v0x147fbd9c0_0;
    %store/vec4 v0x147fca6f0_0, 0, 32;
    %wait E_0x147fa5cc0;
    %delay 2, 0;
    %load/vec4 v0x147fbd860_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x147fbddd0_0, 0, 16;
    %load/vec4 v0x147fbddd0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x147fbddd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147fb2780_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x147fb2780_0 {0 0 0};
    %load/vec4 v0x147fbdcc0_0;
    %load/vec4 v0x147fbd860_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x147fbdcc0_0, 0, 32;
    %load/vec4 v0x147fbdcc0_0;
    %load/vec4 v0x147fb2780_0;
    %add;
    %store/vec4 v0x147fbd7c0_0, 0, 32;
    %load/vec4 v0x147fca780_0;
    %load/vec4 v0x147fbd7c0_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x147fbd7c0_0, v0x147fca780_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x147fbd860_0;
    %addi 1, 0, 5;
    %store/vec4 v0x147fbd860_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x147f732a0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x147fa6540;
T_13 ;
    %wait E_0x147fb2f40;
    %load/vec4 v0x147fcb200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x147fcaff0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x147fcb0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x147fcb150_0;
    %assign/vec4 v0x147fcaff0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
