#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  5 16:45:42 2019
# Process ID: 8220
# Current directory: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26388 E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.xpr
# Log file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/vivado.log
# Journal file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado/hls_lab/edge_detector'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 907.574 ; gain = 316.254
update_compile_order -fileset sources_1
open_bd_design {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:ax_pwm:1.0 - ax_pwm_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- xilinx.com:hls:edge_detector:1.0 - edge_detector_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Successfully read diagram <system> from BD file <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.137 ; gain = 0.000
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
save_bd_design
Wrote  : <E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </edge_detector_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1554.137 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {edge_detector_0/s_axi_AXILiteS/Reg }]
</edge_detector_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C30000 [ 64K ]>
open_bd_design {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd}
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1554.137 ; gain = 0.000
generate_target all [get_files  E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ax_pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
WARNING: [IP_Flow 19-519] IP 'system_edge_detector_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_cc .
Exporting to file E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1554.137 ; gain = 0.000
export_ip_user_files -of_objects [get_files E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xbar_1_synth_1 system_edge_detector_0_0_synth_1 system_util_ds_buf_0_0_synth_1 system_util_ds_buf_1_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1 system_auto_cc_0_synth_1}
[Mon Aug  5 16:51:24 2019] Launched system_xbar_1_synth_1, system_edge_detector_0_0_synth_1, system_util_ds_buf_0_0_synth_1, system_util_ds_buf_1_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, system_auto_cc_0_synth_1...
Run output will be captured here:
system_xbar_1_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_xbar_1_synth_1/runme.log
system_edge_detector_0_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_edge_detector_0_0_synth_1/runme.log
system_util_ds_buf_0_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_util_ds_buf_0_0_synth_1/runme.log
system_util_ds_buf_1_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_util_ds_buf_1_0_synth_1/runme.log
system_auto_pc_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
system_auto_cc_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.ip_user_files -ipstatic_source_dir E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.cache/compile_simlib/modelsim} {questa=E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.cache/compile_simlib/questa} {riviera=E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.cache/compile_simlib/riviera} {activehdl=E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Aug  5 16:52:37 2019] Launched system_xbar_1_synth_1, system_edge_detector_0_0_synth_1, system_util_ds_buf_0_0_synth_1, system_util_ds_buf_1_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, system_auto_cc_0_synth_1...
Run output will be captured here:
system_xbar_1_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_xbar_1_synth_1/runme.log
system_edge_detector_0_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_edge_detector_0_0_synth_1/runme.log
system_util_ds_buf_0_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_util_ds_buf_0_0_synth_1/runme.log
system_util_ds_buf_1_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_util_ds_buf_1_0_synth_1/runme.log
system_auto_pc_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
system_auto_cc_0_synth_1: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
[Mon Aug  5 16:52:38 2019] Launched synth_1...
Run output will be captured here: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.137 ; gain = 0.000
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
launch_runs impl_1 -jobs 4
[Mon Aug  5 17:07:37 2019] Launched impl_1...
Run output will be captured here: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug  5 17:14:42 2019] Launched impl_1...
Run output will be captured here: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.105 ; gain = 674.969
set_property PROGRAM.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/alinx_ov5640_0/inst/ila.ila_0_m0"}]]
WARNING: Simulation object cmos1_d_IBUF was not found in the design.
WARNING: Simulation object cmos1_href_IBUF was not found in the design.
WARNING: Simulation object cmos1_vsync_IBUF was not found in the design.
set_property PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_i/alinx_ov5640_0/inst/ila.ila_0_m0' at location 'uuid_7641B5EC8D115AC8B64566EEE4F25010' from probes file, since it cannot be found on the programmed device.
file copy -force E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.sysdef E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk -hwspec E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk -hwspec E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.sysdef E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk/system_wrapper.hdf

set_property PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_i/alinx_ov5640_0/inst/ila.ila_0_m0' at location 'uuid_7641B5EC8D115AC8B64566EEE4F25010' from probes file, since it cannot be found on the programmed device.
file copy -force E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.sysdef E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk/system_wrapper.hdf

launch_sdk -workspace E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk -hwspec E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk -hwspec E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_i/alinx_ov5640_0/inst/ila.ila_0_m0' at location 'uuid_7641B5EC8D115AC8B64566EEE4F25010' from probes file, since it cannot be found on the programmed device.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 18:11:44 2019...
