#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 19 13:11:10 2023
# Process ID: 7714
# Current directory: /home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.848 ; gain = 35.016 ; free physical = 5487 ; free virtual = 10721
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7722 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1985.191 ; gain = 198.715 ; free physical = 4916 ; free virtual = 10178
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect' [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d743/hdl/verilog/loop_imperfect.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d743/hdl/verilog/loop_imperfect.v:63]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect' (1#1) [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d743/hdl/verilog/loop_imperfect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (2#1) [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2049.910 ; gain = 263.434 ; free physical = 4948 ; free virtual = 10212
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2049.910 ; gain = 263.434 ; free physical = 4945 ; free virtual = 10209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2049.910 ; gain = 263.434 ; free physical = 4945 ; free virtual = 10209
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.910 ; gain = 0.000 ; free physical = 4937 ; free virtual = 10201
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.664 ; gain = 0.000 ; free physical = 4839 ; free virtual = 10117
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2152.664 ; gain = 0.000 ; free physical = 4839 ; free virtual = 10117
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4905 ; free virtual = 10183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4905 ; free virtual = 10183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4904 ; free virtual = 10183
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4897 ; free virtual = 10177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module loop_imperfect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[11]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port A_q0[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4883 ; free virtual = 10168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:01:06 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4739 ; free virtual = 10033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:01:06 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |    36|
|3     |LUT3   |     6|
|4     |LUT4   |     1|
|5     |LUT5   |    23|
|6     |LUT6   |    15|
|7     |FDRE   |    69|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   159|
|2     |  inst   |loop_imperfect |   159|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.664 ; gain = 366.188 ; free physical = 4737 ; free virtual = 10031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:01:09 . Memory (MB): peak = 2152.664 ; gain = 263.434 ; free physical = 4784 ; free virtual = 10078
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2152.672 ; gain = 366.188 ; free physical = 4788 ; free virtual = 10082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.672 ; gain = 0.000 ; free physical = 4842 ; free virtual = 10139
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.672 ; gain = 0.000 ; free physical = 4774 ; free virtual = 10071
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:42 . Memory (MB): peak = 2152.672 ; gain = 618.105 ; free physical = 4905 ; free virtual = 10201
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.672 ; gain = 0.000 ; free physical = 4905 ; free virtual = 10201
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 7c7dd2419c4810a5
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.672 ; gain = 0.000 ; free physical = 4902 ; free virtual = 10197
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/loop_imperfect/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 13:13:24 2023...
