
STM32-SPI-C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050dc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08005280  08005280  00015280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005370  08005370  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005370  08005370  00015370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005378  08005378  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005378  08005378  00015378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800537c  0800537c  0001537c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005380  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000070  080053f0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  080053f0  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001313f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002738  00000000  00000000  000331df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed8  00000000  00000000  00035918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd0  00000000  00000000  000367f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c03  00000000  00000000  000375c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d85  00000000  00000000  0004f1c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090325  00000000  00000000  00060f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f126d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043d8  00000000  00000000  000f12c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005264 	.word	0x08005264

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08005264 	.word	0x08005264

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2f>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b44:	bf24      	itt	cs
 8000b46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b4e:	d90d      	bls.n	8000b6c <__aeabi_d2f+0x30>
 8000b50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b64:	bf08      	it	eq
 8000b66:	f020 0001 	biceq.w	r0, r0, #1
 8000b6a:	4770      	bx	lr
 8000b6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b70:	d121      	bne.n	8000bb6 <__aeabi_d2f+0x7a>
 8000b72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b76:	bfbc      	itt	lt
 8000b78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	4770      	bxlt	lr
 8000b7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b86:	f1c2 0218 	rsb	r2, r2, #24
 8000b8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b92:	fa20 f002 	lsr.w	r0, r0, r2
 8000b96:	bf18      	it	ne
 8000b98:	f040 0001 	orrne.w	r0, r0, #1
 8000b9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba8:	ea40 000c 	orr.w	r0, r0, ip
 8000bac:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb4:	e7cc      	b.n	8000b50 <__aeabi_d2f+0x14>
 8000bb6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bba:	d107      	bne.n	8000bcc <__aeabi_d2f+0x90>
 8000bbc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bc6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bca:	4770      	bxne	lr
 8000bcc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bf0:	f000 b96e 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c10:	9d08      	ldr	r5, [sp, #32]
 8000c12:	4604      	mov	r4, r0
 8000c14:	468c      	mov	ip, r1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	f040 8083 	bne.w	8000d22 <__udivmoddi4+0x116>
 8000c1c:	428a      	cmp	r2, r1
 8000c1e:	4617      	mov	r7, r2
 8000c20:	d947      	bls.n	8000cb2 <__udivmoddi4+0xa6>
 8000c22:	fab2 f282 	clz	r2, r2
 8000c26:	b142      	cbz	r2, 8000c3a <__udivmoddi4+0x2e>
 8000c28:	f1c2 0020 	rsb	r0, r2, #32
 8000c2c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c30:	4091      	lsls	r1, r2
 8000c32:	4097      	lsls	r7, r2
 8000c34:	ea40 0c01 	orr.w	ip, r0, r1
 8000c38:	4094      	lsls	r4, r2
 8000c3a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c3e:	0c23      	lsrs	r3, r4, #16
 8000c40:	fbbc f6f8 	udiv	r6, ip, r8
 8000c44:	fa1f fe87 	uxth.w	lr, r7
 8000c48:	fb08 c116 	mls	r1, r8, r6, ip
 8000c4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c50:	fb06 f10e 	mul.w	r1, r6, lr
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x60>
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c5e:	f080 8119 	bcs.w	8000e94 <__udivmoddi4+0x288>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 8116 	bls.w	8000e94 <__udivmoddi4+0x288>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	443b      	add	r3, r7
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c80:	45a6      	cmp	lr, r4
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x8c>
 8000c84:	193c      	adds	r4, r7, r4
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8a:	f080 8105 	bcs.w	8000e98 <__udivmoddi4+0x28c>
 8000c8e:	45a6      	cmp	lr, r4
 8000c90:	f240 8102 	bls.w	8000e98 <__udivmoddi4+0x28c>
 8000c94:	3802      	subs	r0, #2
 8000c96:	443c      	add	r4, r7
 8000c98:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9c:	eba4 040e 	sub.w	r4, r4, lr
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa0>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	b902      	cbnz	r2, 8000cb6 <__udivmoddi4+0xaa>
 8000cb4:	deff      	udf	#255	; 0xff
 8000cb6:	fab2 f282 	clz	r2, r2
 8000cba:	2a00      	cmp	r2, #0
 8000cbc:	d150      	bne.n	8000d60 <__udivmoddi4+0x154>
 8000cbe:	1bcb      	subs	r3, r1, r7
 8000cc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc4:	fa1f f887 	uxth.w	r8, r7
 8000cc8:	2601      	movs	r6, #1
 8000cca:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cce:	0c21      	lsrs	r1, r4, #16
 8000cd0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cd4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd8:	fb08 f30c 	mul.w	r3, r8, ip
 8000cdc:	428b      	cmp	r3, r1
 8000cde:	d907      	bls.n	8000cf0 <__udivmoddi4+0xe4>
 8000ce0:	1879      	adds	r1, r7, r1
 8000ce2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ce6:	d202      	bcs.n	8000cee <__udivmoddi4+0xe2>
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	f200 80e9 	bhi.w	8000ec0 <__udivmoddi4+0x2b4>
 8000cee:	4684      	mov	ip, r0
 8000cf0:	1ac9      	subs	r1, r1, r3
 8000cf2:	b2a3      	uxth	r3, r4
 8000cf4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cfc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d00:	fb08 f800 	mul.w	r8, r8, r0
 8000d04:	45a0      	cmp	r8, r4
 8000d06:	d907      	bls.n	8000d18 <__udivmoddi4+0x10c>
 8000d08:	193c      	adds	r4, r7, r4
 8000d0a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0e:	d202      	bcs.n	8000d16 <__udivmoddi4+0x10a>
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	f200 80d9 	bhi.w	8000ec8 <__udivmoddi4+0x2bc>
 8000d16:	4618      	mov	r0, r3
 8000d18:	eba4 0408 	sub.w	r4, r4, r8
 8000d1c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d20:	e7bf      	b.n	8000ca2 <__udivmoddi4+0x96>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0x12e>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80b1 	beq.w	8000e8e <__udivmoddi4+0x282>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x1cc>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0x140>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80b8 	bhi.w	8000ebc <__udivmoddi4+0x2b0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	468c      	mov	ip, r1
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0a8      	beq.n	8000cac <__udivmoddi4+0xa0>
 8000d5a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d5e:	e7a5      	b.n	8000cac <__udivmoddi4+0xa0>
 8000d60:	f1c2 0320 	rsb	r3, r2, #32
 8000d64:	fa20 f603 	lsr.w	r6, r0, r3
 8000d68:	4097      	lsls	r7, r2
 8000d6a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d6e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d72:	40d9      	lsrs	r1, r3
 8000d74:	4330      	orrs	r0, r6
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d7c:	fa1f f887 	uxth.w	r8, r7
 8000d80:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f108 	mul.w	r1, r6, r8
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x19c>
 8000d94:	18fb      	adds	r3, r7, r3
 8000d96:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d9a:	f080 808d 	bcs.w	8000eb8 <__udivmoddi4+0x2ac>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 808a 	bls.w	8000eb8 <__udivmoddi4+0x2ac>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	443b      	add	r3, r7
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b281      	uxth	r1, r0
 8000dac:	fbb3 f0fe 	udiv	r0, r3, lr
 8000db0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000db4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db8:	fb00 f308 	mul.w	r3, r0, r8
 8000dbc:	428b      	cmp	r3, r1
 8000dbe:	d907      	bls.n	8000dd0 <__udivmoddi4+0x1c4>
 8000dc0:	1879      	adds	r1, r7, r1
 8000dc2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000dc6:	d273      	bcs.n	8000eb0 <__udivmoddi4+0x2a4>
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d971      	bls.n	8000eb0 <__udivmoddi4+0x2a4>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	4439      	add	r1, r7
 8000dd0:	1acb      	subs	r3, r1, r3
 8000dd2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dd6:	e778      	b.n	8000cca <__udivmoddi4+0xbe>
 8000dd8:	f1c6 0c20 	rsb	ip, r6, #32
 8000ddc:	fa03 f406 	lsl.w	r4, r3, r6
 8000de0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000de4:	431c      	orrs	r4, r3
 8000de6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000df2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000df6:	431f      	orrs	r7, r3
 8000df8:	0c3b      	lsrs	r3, r7, #16
 8000dfa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfe:	fa1f f884 	uxth.w	r8, r4
 8000e02:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e06:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e0a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e0e:	458a      	cmp	sl, r1
 8000e10:	fa02 f206 	lsl.w	r2, r2, r6
 8000e14:	fa00 f306 	lsl.w	r3, r0, r6
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x220>
 8000e1a:	1861      	adds	r1, r4, r1
 8000e1c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e20:	d248      	bcs.n	8000eb4 <__udivmoddi4+0x2a8>
 8000e22:	458a      	cmp	sl, r1
 8000e24:	d946      	bls.n	8000eb4 <__udivmoddi4+0x2a8>
 8000e26:	f1a9 0902 	sub.w	r9, r9, #2
 8000e2a:	4421      	add	r1, r4
 8000e2c:	eba1 010a 	sub.w	r1, r1, sl
 8000e30:	b2bf      	uxth	r7, r7
 8000e32:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e36:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e3a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e3e:	fb00 f808 	mul.w	r8, r0, r8
 8000e42:	45b8      	cmp	r8, r7
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x24a>
 8000e46:	19e7      	adds	r7, r4, r7
 8000e48:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e4c:	d22e      	bcs.n	8000eac <__udivmoddi4+0x2a0>
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d92c      	bls.n	8000eac <__udivmoddi4+0x2a0>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4427      	add	r7, r4
 8000e56:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e5a:	eba7 0708 	sub.w	r7, r7, r8
 8000e5e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e62:	454f      	cmp	r7, r9
 8000e64:	46c6      	mov	lr, r8
 8000e66:	4649      	mov	r1, r9
 8000e68:	d31a      	bcc.n	8000ea0 <__udivmoddi4+0x294>
 8000e6a:	d017      	beq.n	8000e9c <__udivmoddi4+0x290>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x27a>
 8000e6e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e72:	eb67 0701 	sbc.w	r7, r7, r1
 8000e76:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e7a:	40f2      	lsrs	r2, r6
 8000e7c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e80:	40f7      	lsrs	r7, r6
 8000e82:	e9c5 2700 	strd	r2, r7, [r5]
 8000e86:	2600      	movs	r6, #0
 8000e88:	4631      	mov	r1, r6
 8000e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8e:	462e      	mov	r6, r5
 8000e90:	4628      	mov	r0, r5
 8000e92:	e70b      	b.n	8000cac <__udivmoddi4+0xa0>
 8000e94:	4606      	mov	r6, r0
 8000e96:	e6e9      	b.n	8000c6c <__udivmoddi4+0x60>
 8000e98:	4618      	mov	r0, r3
 8000e9a:	e6fd      	b.n	8000c98 <__udivmoddi4+0x8c>
 8000e9c:	4543      	cmp	r3, r8
 8000e9e:	d2e5      	bcs.n	8000e6c <__udivmoddi4+0x260>
 8000ea0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ea4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	e7df      	b.n	8000e6c <__udivmoddi4+0x260>
 8000eac:	4608      	mov	r0, r1
 8000eae:	e7d2      	b.n	8000e56 <__udivmoddi4+0x24a>
 8000eb0:	4660      	mov	r0, ip
 8000eb2:	e78d      	b.n	8000dd0 <__udivmoddi4+0x1c4>
 8000eb4:	4681      	mov	r9, r0
 8000eb6:	e7b9      	b.n	8000e2c <__udivmoddi4+0x220>
 8000eb8:	4666      	mov	r6, ip
 8000eba:	e775      	b.n	8000da8 <__udivmoddi4+0x19c>
 8000ebc:	4630      	mov	r0, r6
 8000ebe:	e74a      	b.n	8000d56 <__udivmoddi4+0x14a>
 8000ec0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec4:	4439      	add	r1, r7
 8000ec6:	e713      	b.n	8000cf0 <__udivmoddi4+0xe4>
 8000ec8:	3802      	subs	r0, #2
 8000eca:	443c      	add	r4, r7
 8000ecc:	e724      	b.n	8000d18 <__udivmoddi4+0x10c>
 8000ece:	bf00      	nop

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <MPU_begin>:

/// @brief Check for connection, reset IMU, and set full range scale
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
uint8_t MPU_begin(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
    // Initialize variables
    uint8_t check, addr, val;

    // Confirm device
    MPU_REG_READ(SPIx, pMPU9250, WHO_AM_I, &check, 1);
 8000ede:	f107 030f 	add.w	r3, r7, #15
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	9200      	str	r2, [sp, #0]
 8000ee6:	2275      	movs	r2, #117	; 0x75
 8000ee8:	6839      	ldr	r1, [r7, #0]
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f000 f853 	bl	8000f96 <MPU_REG_READ>
    if (check == WHO_AM_I_9250_ANS)
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	2b71      	cmp	r3, #113	; 0x71
 8000ef4:	d129      	bne.n	8000f4a <MPU_begin+0x76>
    {
        // Startup / reset the sensor
        addr = PWR_MGMT_1;
 8000ef6:	236b      	movs	r3, #107	; 0x6b
 8000ef8:	73bb      	strb	r3, [r7, #14]
        val = 0x00;
 8000efa:	2300      	movs	r3, #0
 8000efc:	737b      	strb	r3, [r7, #13]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8000efe:	f107 030d 	add.w	r3, r7, #13
 8000f02:	f107 020e 	add.w	r2, r7, #14
 8000f06:	6839      	ldr	r1, [r7, #0]
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 f823 	bl	8000f54 <MPU_REG_WRITE>

        // Disable I2C (SPI only)
        addr = USER_CTRL;
 8000f0e:	236a      	movs	r3, #106	; 0x6a
 8000f10:	73bb      	strb	r3, [r7, #14]
        val = 0x10;
 8000f12:	2310      	movs	r3, #16
 8000f14:	737b      	strb	r3, [r7, #13]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8000f16:	f107 030d 	add.w	r3, r7, #13
 8000f1a:	f107 020e 	add.w	r2, r7, #14
 8000f1e:	6839      	ldr	r1, [r7, #0]
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 f817 	bl	8000f54 <MPU_REG_WRITE>

        // Set the full scale ranges
        MPU_setAccFullScaleRange(SPIx, pMPU9250, pMPU9250->settings.aFullScaleRange);
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	6839      	ldr	r1, [r7, #0]
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f000 f86d 	bl	8001010 <MPU_setAccFullScaleRange>
        MPU_setGyroFullScaleRange(SPIx, pMPU9250, pMPU9250->settings.gFullScaleRange);
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	6839      	ldr	r1, [r7, #0]
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f000 f8cd 	bl	80010e0 <MPU_setGyroFullScaleRange>
        return 1;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e000      	b.n	8000f4c <MPU_begin+0x78>
    }
    else
    {
        return 0;
 8000f4a:	2300      	movs	r3, #0
    }
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <MPU_REG_WRITE>:
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param pAddr Pointer to address to be written to
/// @param pVal Pointer of value to write to given address
void MPU_REG_WRITE(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t *pAddr, uint8_t *pVal)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
 8000f60:	603b      	str	r3, [r7, #0]
    MPU_CS(pMPU9250, CS_SELECT);
 8000f62:	2100      	movs	r1, #0
 8000f64:	68b8      	ldr	r0, [r7, #8]
 8000f66:	f000 f83e 	bl	8000fe6 <MPU_CS>
    HAL_SPI_Transmit(SPIx, pAddr, 1, SPI_TIMOUT_MS);
 8000f6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6e:	2201      	movs	r2, #1
 8000f70:	6879      	ldr	r1, [r7, #4]
 8000f72:	68f8      	ldr	r0, [r7, #12]
 8000f74:	f001 ffcb 	bl	8002f0e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(SPIx, pVal, 1, SPI_TIMOUT_MS);
 8000f78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	6839      	ldr	r1, [r7, #0]
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f001 ffc4 	bl	8002f0e <HAL_SPI_Transmit>
    MPU_CS(pMPU9250, CS_DESELECT);
 8000f86:	2101      	movs	r1, #1
 8000f88:	68b8      	ldr	r0, [r7, #8]
 8000f8a:	f000 f82c 	bl	8000fe6 <MPU_CS>
}
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <MPU_REG_READ>:
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param addr Address to start reading at
/// @param pRxData Pointer to data buffer
/// @param RxSize Size of data buffer
void MPU_REG_READ(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t addr, uint8_t *pRxData, uint16_t RxSize)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b086      	sub	sp, #24
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	603b      	str	r3, [r7, #0]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	71fb      	strb	r3, [r7, #7]
    MPU_CS(pMPU9250, CS_SELECT);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	68b8      	ldr	r0, [r7, #8]
 8000faa:	f000 f81c 	bl	8000fe6 <MPU_CS>
    uint8_t writeAddr = addr | READWRITE;
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	75fb      	strb	r3, [r7, #23]
    HAL_SPI_Transmit(SPIx, &writeAddr, 1, SPI_TIMOUT_MS);
 8000fb8:	f107 0117 	add.w	r1, r7, #23
 8000fbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f001 ffa3 	bl	8002f0e <HAL_SPI_Transmit>
    HAL_SPI_Receive(SPIx, pRxData, RxSize, SPI_TIMOUT_MS);
 8000fc8:	8c3a      	ldrh	r2, [r7, #32]
 8000fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fce:	6839      	ldr	r1, [r7, #0]
 8000fd0:	68f8      	ldr	r0, [r7, #12]
 8000fd2:	f002 f8d8 	bl	8003186 <HAL_SPI_Receive>
    MPU_CS(pMPU9250, CS_DESELECT);
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	68b8      	ldr	r0, [r7, #8]
 8000fda:	f000 f804 	bl	8000fe6 <MPU_CS>
}
 8000fde:	bf00      	nop
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <MPU_CS>:

/// @brief Set CS state to either start or end transmissions
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param state Set low to select, high to deselect
void MPU_CS(MPU9250_t *pMPU9250, uint8_t state)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(pMPU9250->settings.CS_PORT, pMPU9250->settings.CS_PIN, state);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	78fa      	ldrb	r2, [r7, #3]
 8001000:	4619      	mov	r1, r3
 8001002:	f001 fa41 	bl	8002488 <HAL_GPIO_WritePin>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <MPU_setAccFullScaleRange>:
/// @brief Set the accelerometer full scale range
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param aScale Set 0 for ±2g, 1 for ±4g, 2 for ±8g, and 3 for ±16g
void MPU_setAccFullScaleRange(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t aScale)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	4613      	mov	r3, r2
 800101c:	71fb      	strb	r3, [r7, #7]
    // Variable init
    uint8_t addr = ACCEL_CONFIG;
 800101e:	231c      	movs	r3, #28
 8001020:	75fb      	strb	r3, [r7, #23]
    uint8_t val;

    // Set the value
    switch (aScale)
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	2b03      	cmp	r3, #3
 8001026:	d847      	bhi.n	80010b8 <MPU_setAccFullScaleRange+0xa8>
 8001028:	a201      	add	r2, pc, #4	; (adr r2, 8001030 <MPU_setAccFullScaleRange+0x20>)
 800102a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102e:	bf00      	nop
 8001030:	08001041 	.word	0x08001041
 8001034:	0800105f 	.word	0x0800105f
 8001038:	0800107d 	.word	0x0800107d
 800103c:	0800109b 	.word	0x0800109b
    {
    case AFS_2G:
        pMPU9250->sensorData.aScaleFactor = 16384.0;
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8001046:	60da      	str	r2, [r3, #12]
        val = 0x00;
 8001048:	2300      	movs	r3, #0
 800104a:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 800104c:	f107 0316 	add.w	r3, r7, #22
 8001050:	f107 0217 	add.w	r2, r7, #23
 8001054:	68b9      	ldr	r1, [r7, #8]
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f7ff ff7c 	bl	8000f54 <MPU_REG_WRITE>
        break;
 800105c:	e03b      	b.n	80010d6 <MPU_setAccFullScaleRange+0xc6>
    case AFS_4G:
        pMPU9250->sensorData.aScaleFactor = 8192.0;
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8001064:	60da      	str	r2, [r3, #12]
        val = 0x08;
 8001066:	2308      	movs	r3, #8
 8001068:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 800106a:	f107 0316 	add.w	r3, r7, #22
 800106e:	f107 0217 	add.w	r2, r7, #23
 8001072:	68b9      	ldr	r1, [r7, #8]
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f7ff ff6d 	bl	8000f54 <MPU_REG_WRITE>
        break;
 800107a:	e02c      	b.n	80010d6 <MPU_setAccFullScaleRange+0xc6>
    case AFS_8G:
        pMPU9250->sensorData.aScaleFactor = 4096.0;
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8001082:	60da      	str	r2, [r3, #12]
        val = 0x10;
 8001084:	2310      	movs	r3, #16
 8001086:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8001088:	f107 0316 	add.w	r3, r7, #22
 800108c:	f107 0217 	add.w	r2, r7, #23
 8001090:	68b9      	ldr	r1, [r7, #8]
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	f7ff ff5e 	bl	8000f54 <MPU_REG_WRITE>
        break;
 8001098:	e01d      	b.n	80010d6 <MPU_setAccFullScaleRange+0xc6>
    case AFS_16G:
        pMPU9250->sensorData.aScaleFactor = 2048.0;
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 80010a0:	60da      	str	r2, [r3, #12]
        val = 0x18;
 80010a2:	2318      	movs	r3, #24
 80010a4:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80010a6:	f107 0316 	add.w	r3, r7, #22
 80010aa:	f107 0217 	add.w	r2, r7, #23
 80010ae:	68b9      	ldr	r1, [r7, #8]
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f7ff ff4f 	bl	8000f54 <MPU_REG_WRITE>
        break;
 80010b6:	e00e      	b.n	80010d6 <MPU_setAccFullScaleRange+0xc6>
    default:
        pMPU9250->sensorData.aScaleFactor = 8192.0;
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80010be:	60da      	str	r2, [r3, #12]
        val = 0x08;
 80010c0:	2308      	movs	r3, #8
 80010c2:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80010c4:	f107 0316 	add.w	r3, r7, #22
 80010c8:	f107 0217 	add.w	r2, r7, #23
 80010cc:	68b9      	ldr	r1, [r7, #8]
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f7ff ff40 	bl	8000f54 <MPU_REG_WRITE>
        break;
 80010d4:	bf00      	nop
    }
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop

080010e0 <MPU_setGyroFullScaleRange>:
/// @brief Set the gyroscope full scale range
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param gScale Set 0 for ±250°/s, 1 for ±500°/s, 2 for ±1000°/s, and 3 for ±2000°/s
void MPU_setGyroFullScaleRange(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t gScale)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	4613      	mov	r3, r2
 80010ec:	71fb      	strb	r3, [r7, #7]
    // Variable init
    uint8_t addr = GYRO_CONFIG;
 80010ee:	231b      	movs	r3, #27
 80010f0:	75fb      	strb	r3, [r7, #23]
    uint8_t val;

    // Set the value
    switch (gScale)
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	2b03      	cmp	r3, #3
 80010f6:	d843      	bhi.n	8001180 <MPU_setGyroFullScaleRange+0xa0>
 80010f8:	a201      	add	r2, pc, #4	; (adr r2, 8001100 <MPU_setGyroFullScaleRange+0x20>)
 80010fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010fe:	bf00      	nop
 8001100:	08001111 	.word	0x08001111
 8001104:	0800112d 	.word	0x0800112d
 8001108:	08001149 	.word	0x08001149
 800110c:	08001165 	.word	0x08001165
    {
    case GFS_250DPS:
        pMPU9250->sensorData.gScaleFactor = 131.0;
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	4a24      	ldr	r2, [pc, #144]	; (80011a4 <MPU_setGyroFullScaleRange+0xc4>)
 8001114:	611a      	str	r2, [r3, #16]
        val = 0x00;
 8001116:	2300      	movs	r3, #0
 8001118:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 800111a:	f107 0316 	add.w	r3, r7, #22
 800111e:	f107 0217 	add.w	r2, r7, #23
 8001122:	68b9      	ldr	r1, [r7, #8]
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f7ff ff15 	bl	8000f54 <MPU_REG_WRITE>
        break;
 800112a:	e037      	b.n	800119c <MPU_setGyroFullScaleRange+0xbc>
    case GFS_500DPS:
        pMPU9250->sensorData.gScaleFactor = 65.5;
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	4a1e      	ldr	r2, [pc, #120]	; (80011a8 <MPU_setGyroFullScaleRange+0xc8>)
 8001130:	611a      	str	r2, [r3, #16]
        val = 0x08;
 8001132:	2308      	movs	r3, #8
 8001134:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8001136:	f107 0316 	add.w	r3, r7, #22
 800113a:	f107 0217 	add.w	r2, r7, #23
 800113e:	68b9      	ldr	r1, [r7, #8]
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f7ff ff07 	bl	8000f54 <MPU_REG_WRITE>
        break;
 8001146:	e029      	b.n	800119c <MPU_setGyroFullScaleRange+0xbc>
    case GFS_1000DPS:
        pMPU9250->sensorData.gScaleFactor = 32.8;
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	4a18      	ldr	r2, [pc, #96]	; (80011ac <MPU_setGyroFullScaleRange+0xcc>)
 800114c:	611a      	str	r2, [r3, #16]
        val = 0x10;
 800114e:	2310      	movs	r3, #16
 8001150:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8001152:	f107 0316 	add.w	r3, r7, #22
 8001156:	f107 0217 	add.w	r2, r7, #23
 800115a:	68b9      	ldr	r1, [r7, #8]
 800115c:	68f8      	ldr	r0, [r7, #12]
 800115e:	f7ff fef9 	bl	8000f54 <MPU_REG_WRITE>
        break;
 8001162:	e01b      	b.n	800119c <MPU_setGyroFullScaleRange+0xbc>
    case GFS_2000DPS:
        pMPU9250->sensorData.gScaleFactor = 16.4;
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <MPU_setGyroFullScaleRange+0xd0>)
 8001168:	611a      	str	r2, [r3, #16]
        val = 0x18;
 800116a:	2318      	movs	r3, #24
 800116c:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 800116e:	f107 0316 	add.w	r3, r7, #22
 8001172:	f107 0217 	add.w	r2, r7, #23
 8001176:	68b9      	ldr	r1, [r7, #8]
 8001178:	68f8      	ldr	r0, [r7, #12]
 800117a:	f7ff feeb 	bl	8000f54 <MPU_REG_WRITE>
        break;
 800117e:	e00d      	b.n	800119c <MPU_setGyroFullScaleRange+0xbc>
    default:
        pMPU9250->sensorData.gScaleFactor = 65.5;
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4a09      	ldr	r2, [pc, #36]	; (80011a8 <MPU_setGyroFullScaleRange+0xc8>)
 8001184:	611a      	str	r2, [r3, #16]
        val = 0x08;
 8001186:	2308      	movs	r3, #8
 8001188:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 800118a:	f107 0316 	add.w	r3, r7, #22
 800118e:	f107 0217 	add.w	r2, r7, #23
 8001192:	68b9      	ldr	r1, [r7, #8]
 8001194:	68f8      	ldr	r0, [r7, #12]
 8001196:	f7ff fedd 	bl	8000f54 <MPU_REG_WRITE>
        break;
 800119a:	bf00      	nop
    }
}
 800119c:	bf00      	nop
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	43030000 	.word	0x43030000
 80011a8:	42830000 	.word	0x42830000
 80011ac:	42033333 	.word	0x42033333
 80011b0:	41833333 	.word	0x41833333

080011b4 <MPU_readRawData>:

/// @brief Read raw data from IMU
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
void MPU_readRawData(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af02      	add	r7, sp, #8
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
    uint8_t buf[14];

    // Subroutine for reading the raw data
    MPU_REG_READ(SPIx, pMPU9250, ACCEL_XOUT_H, &buf[0], 14);
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	220e      	movs	r2, #14
 80011c4:	9200      	str	r2, [sp, #0]
 80011c6:	223b      	movs	r2, #59	; 0x3b
 80011c8:	6839      	ldr	r1, [r7, #0]
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff fee3 	bl	8000f96 <MPU_REG_READ>

    // Bit shift the data
    pMPU9250->rawData.ax = buf[0] << 8 | buf[1];
 80011d0:	7a3b      	ldrb	r3, [r7, #8]
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	7a7b      	ldrb	r3, [r7, #9]
 80011d8:	b21b      	sxth	r3, r3
 80011da:	4313      	orrs	r3, r2
 80011dc:	b21a      	sxth	r2, r3
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	801a      	strh	r2, [r3, #0]
    pMPU9250->rawData.ay = buf[2] << 8 | buf[3];
 80011e2:	7abb      	ldrb	r3, [r7, #10]
 80011e4:	021b      	lsls	r3, r3, #8
 80011e6:	b21a      	sxth	r2, r3
 80011e8:	7afb      	ldrb	r3, [r7, #11]
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	4313      	orrs	r3, r2
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	805a      	strh	r2, [r3, #2]
    pMPU9250->rawData.az = buf[4] << 8 | buf[5];
 80011f4:	7b3b      	ldrb	r3, [r7, #12]
 80011f6:	021b      	lsls	r3, r3, #8
 80011f8:	b21a      	sxth	r2, r3
 80011fa:	7b7b      	ldrb	r3, [r7, #13]
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	4313      	orrs	r3, r2
 8001200:	b21a      	sxth	r2, r3
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	809a      	strh	r2, [r3, #4]

    // temperature = buf[6] << 8 | buf[7];

    pMPU9250->rawData.gx = buf[8] << 8 | buf[9];
 8001206:	7c3b      	ldrb	r3, [r7, #16]
 8001208:	021b      	lsls	r3, r3, #8
 800120a:	b21a      	sxth	r2, r3
 800120c:	7c7b      	ldrb	r3, [r7, #17]
 800120e:	b21b      	sxth	r3, r3
 8001210:	4313      	orrs	r3, r2
 8001212:	b21a      	sxth	r2, r3
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	80da      	strh	r2, [r3, #6]
    pMPU9250->rawData.gy = buf[10] << 8 | buf[11];
 8001218:	7cbb      	ldrb	r3, [r7, #18]
 800121a:	021b      	lsls	r3, r3, #8
 800121c:	b21a      	sxth	r2, r3
 800121e:	7cfb      	ldrb	r3, [r7, #19]
 8001220:	b21b      	sxth	r3, r3
 8001222:	4313      	orrs	r3, r2
 8001224:	b21a      	sxth	r2, r3
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	811a      	strh	r2, [r3, #8]
    pMPU9250->rawData.gz = buf[12] << 8 | buf[13];
 800122a:	7d3b      	ldrb	r3, [r7, #20]
 800122c:	021b      	lsls	r3, r3, #8
 800122e:	b21a      	sxth	r2, r3
 8001230:	7d7b      	ldrb	r3, [r7, #21]
 8001232:	b21b      	sxth	r3, r3
 8001234:	4313      	orrs	r3, r2
 8001236:	b21a      	sxth	r2, r3
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	815a      	strh	r2, [r3, #10]
}
 800123c:	bf00      	nop
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <MPU_calibrateGyro>:
/// @brief Find offsets for each axis of gyroscope
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param numCalPoints Number of data points to average
void MPU_calibrateGyro(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint16_t numCalPoints)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	4613      	mov	r3, r2
 8001250:	80fb      	strh	r3, [r7, #6]
    // Init
    int32_t x = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	61bb      	str	r3, [r7, #24]
    int32_t z = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]

    // Zero guard
    if (numCalPoints == 0)
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d101      	bne.n	8001268 <MPU_calibrateGyro+0x24>
    {
        numCalPoints = 1;
 8001264:	2301      	movs	r3, #1
 8001266:	80fb      	strh	r3, [r7, #6]
    }

    // Save specified number of points
    for (uint16_t ii = 0; ii < numCalPoints; ii++)
 8001268:	2300      	movs	r3, #0
 800126a:	827b      	strh	r3, [r7, #18]
 800126c:	e01e      	b.n	80012ac <MPU_calibrateGyro+0x68>
    {
        MPU_readRawData(SPIx, pMPU9250);
 800126e:	68b9      	ldr	r1, [r7, #8]
 8001270:	68f8      	ldr	r0, [r7, #12]
 8001272:	f7ff ff9f 	bl	80011b4 <MPU_readRawData>
        x += pMPU9250->rawData.gx;
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800127c:	461a      	mov	r2, r3
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	4413      	add	r3, r2
 8001282:	61fb      	str	r3, [r7, #28]
        y += pMPU9250->rawData.gy;
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800128a:	461a      	mov	r2, r3
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	4413      	add	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        z += pMPU9250->rawData.gz;
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001298:	461a      	mov	r2, r3
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	4413      	add	r3, r2
 800129e:	617b      	str	r3, [r7, #20]
        HAL_Delay(3);
 80012a0:	2003      	movs	r0, #3
 80012a2:	f000 fe17 	bl	8001ed4 <HAL_Delay>
    for (uint16_t ii = 0; ii < numCalPoints; ii++)
 80012a6:	8a7b      	ldrh	r3, [r7, #18]
 80012a8:	3301      	adds	r3, #1
 80012aa:	827b      	strh	r3, [r7, #18]
 80012ac:	8a7a      	ldrh	r2, [r7, #18]
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d3dc      	bcc.n	800126e <MPU_calibrateGyro+0x2a>
    }

    // Average the saved data points to find the gyroscope offset
    pMPU9250->gyroCal.x = (float)x / (float)numCalPoints;
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    pMPU9250->gyroCal.y = (float)y / (float)numCalPoints;
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	ee07 3a90 	vmov	s15, r3
 80012d8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	ee07 3a90 	vmov	s15, r3
 80012e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    pMPU9250->gyroCal.z = (float)z / (float)numCalPoints;
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	ee07 3a90 	vmov	s15, r3
 80012f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012fa:	88fb      	ldrh	r3, [r7, #6]
 80012fc:	ee07 3a90 	vmov	s15, r3
 8001300:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
 800130e:	bf00      	nop
 8001310:	3720      	adds	r7, #32
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <MPU_readProcessedData>:

/// @brief Calculate the real world sensor values
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
void MPU_readProcessedData(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
 800131e:	6039      	str	r1, [r7, #0]
    // Get raw values from the IMU
    MPU_readRawData(SPIx, pMPU9250);
 8001320:	6839      	ldr	r1, [r7, #0]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff46 	bl	80011b4 <MPU_readRawData>

    // Convert accelerometer values to g's
    pMPU9250->sensorData.ax = pMPU9250->rawData.ax / pMPU9250->sensorData.aScaleFactor;
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132e:	ee07 3a90 	vmov	s15, r3
 8001332:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	ed93 7a03 	vldr	s14, [r3, #12]
 800133c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	edc3 7a05 	vstr	s15, [r3, #20]
    pMPU9250->sensorData.ay = pMPU9250->rawData.ay / pMPU9250->sensorData.aScaleFactor;
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800134c:	ee07 3a90 	vmov	s15, r3
 8001350:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	ed93 7a03 	vldr	s14, [r3, #12]
 800135a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	edc3 7a06 	vstr	s15, [r3, #24]
    pMPU9250->sensorData.az = pMPU9250->rawData.az / pMPU9250->sensorData.aScaleFactor;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	ed93 7a03 	vldr	s14, [r3, #12]
 8001378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	edc3 7a07 	vstr	s15, [r3, #28]

    // Compensate for gyro offset
    pMPU9250->sensorData.gx = pMPU9250->rawData.gx - pMPU9250->gyroCal.x;
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001396:	ee77 7a67 	vsub.f32	s15, s14, s15
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	edc3 7a08 	vstr	s15, [r3, #32]
    pMPU9250->sensorData.gy = pMPU9250->rawData.gy - pMPU9250->gyroCal.y;
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80013b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    pMPU9250->sensorData.gz = pMPU9250->rawData.gz - pMPU9250->gyroCal.z;
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80013d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    // Convert gyro values to deg/s
    pMPU9250->sensorData.gx /= pMPU9250->sensorData.gScaleFactor;
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	edd3 6a08 	vldr	s13, [r3, #32]
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	ed93 7a04 	vldr	s14, [r3, #16]
 80013e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	edc3 7a08 	vstr	s15, [r3, #32]
    pMPU9250->sensorData.gy /= pMPU9250->sensorData.gScaleFactor;
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	ed93 7a04 	vldr	s14, [r3, #16]
 80013fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    pMPU9250->sensorData.gz /= pMPU9250->sensorData.gScaleFactor;
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	ed93 7a04 	vldr	s14, [r3, #16]
 8001414:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <MPU_calcAttitude>:

/// @brief Calculate the attitude of the sensor in degrees using a complementary filter
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
void MPU_calcAttitude(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
    // Read processed data
    MPU_readProcessedData(SPIx, pMPU9250);
 8001432:	6839      	ldr	r1, [r7, #0]
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff ff6e 	bl	8001316 <MPU_readProcessedData>

    // Complementary filter
    float accelPitch = atan2(pMPU9250->sensorData.ay, pMPU9250->sensorData.az) * RAD2DEG;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f88a 	bl	8000558 <__aeabi_f2d>
 8001444:	4604      	mov	r4, r0
 8001446:	460d      	mov	r5, r1
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	69db      	ldr	r3, [r3, #28]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f883 	bl	8000558 <__aeabi_f2d>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	ec43 2b11 	vmov	d1, r2, r3
 800145a:	ec45 4b10 	vmov	d0, r4, r5
 800145e:	f003 fc87 	bl	8004d70 <atan2>
 8001462:	ec51 0b10 	vmov	r0, r1, d0
 8001466:	a344      	add	r3, pc, #272	; (adr r3, 8001578 <MPU_calcAttitude+0x150>)
 8001468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146c:	f7ff f8cc 	bl	8000608 <__aeabi_dmul>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff fb60 	bl	8000b3c <__aeabi_d2f>
 800147c:	4603      	mov	r3, r0
 800147e:	60fb      	str	r3, [r7, #12]
    float accelRoll = atan2(pMPU9250->sensorData.ax, pMPU9250->sensorData.az) * RAD2DEG;
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	695b      	ldr	r3, [r3, #20]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff f867 	bl	8000558 <__aeabi_f2d>
 800148a:	4604      	mov	r4, r0
 800148c:	460d      	mov	r5, r1
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff f860 	bl	8000558 <__aeabi_f2d>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	ec43 2b11 	vmov	d1, r2, r3
 80014a0:	ec45 4b10 	vmov	d0, r4, r5
 80014a4:	f003 fc64 	bl	8004d70 <atan2>
 80014a8:	ec51 0b10 	vmov	r0, r1, d0
 80014ac:	a332      	add	r3, pc, #200	; (adr r3, 8001578 <MPU_calcAttitude+0x150>)
 80014ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b2:	f7ff f8a9 	bl	8000608 <__aeabi_dmul>
 80014b6:	4602      	mov	r2, r0
 80014b8:	460b      	mov	r3, r1
 80014ba:	4610      	mov	r0, r2
 80014bc:	4619      	mov	r1, r3
 80014be:	f7ff fb3d 	bl	8000b3c <__aeabi_d2f>
 80014c2:	4603      	mov	r3, r0
 80014c4:	60bb      	str	r3, [r7, #8]

    pMPU9250->attitude.r = pMPU9250->attitude.tau * (pMPU9250->attitude.r - pMPU9250->sensorData.gy * pMPU9250->attitude.dt) + (1 - pMPU9250->attitude.tau) * accelRoll;
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	ed93 6a09 	vldr	s12, [r3, #36]	; 0x24
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80014de:	ee66 7a27 	vmul.f32	s15, s12, s15
 80014e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80014f0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80014f4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80014fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001500:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    pMPU9250->attitude.p = pMPU9250->attitude.tau * (pMPU9250->attitude.p - pMPU9250->sensorData.gx * pMPU9250->attitude.dt) + (1 - pMPU9250->attitude.tau) * accelPitch;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	ed93 6a08 	vldr	s12, [r3, #32]
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001522:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001526:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800152a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001534:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001538:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800153c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001540:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    pMPU9250->attitude.y += (pMPU9250->sensorData.gz * pMPU9250->attitude.dt);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001560:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
}
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bdb0      	pop	{r4, r5, r7, pc}
 8001576:	bf00      	nop
 8001578:	1a63cbb0 	.word	0x1a63cbb0
 800157c:	404ca5dc 	.word	0x404ca5dc

08001580 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	; 0x28
 8001584:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]
 8001594:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	4b37      	ldr	r3, [pc, #220]	; (8001678 <MX_GPIO_Init+0xf8>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	4a36      	ldr	r2, [pc, #216]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	6313      	str	r3, [r2, #48]	; 0x30
 80015a6:	4b34      	ldr	r3, [pc, #208]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f003 0304 	and.w	r3, r3, #4
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b30      	ldr	r3, [pc, #192]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	4a2f      	ldr	r2, [pc, #188]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
 80015c2:	4b2d      	ldr	r3, [pc, #180]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	4b29      	ldr	r3, [pc, #164]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a28      	ldr	r2, [pc, #160]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b26      	ldr	r3, [pc, #152]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60bb      	str	r3, [r7, #8]
 80015e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	4b22      	ldr	r3, [pc, #136]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	4a21      	ldr	r2, [pc, #132]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015f4:	f043 0302 	orr.w	r3, r3, #2
 80015f8:	6313      	str	r3, [r2, #48]	; 0x30
 80015fa:	4b1f      	ldr	r3, [pc, #124]	; (8001678 <MX_GPIO_Init+0xf8>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	607b      	str	r3, [r7, #4]
 8001604:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	2120      	movs	r1, #32
 800160a:	481c      	ldr	r0, [pc, #112]	; (800167c <MX_GPIO_Init+0xfc>)
 800160c:	f000 ff3c 	bl	8002488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001610:	2201      	movs	r2, #1
 8001612:	2140      	movs	r1, #64	; 0x40
 8001614:	481a      	ldr	r0, [pc, #104]	; (8001680 <MX_GPIO_Init+0x100>)
 8001616:	f000 ff37 	bl	8002488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800161a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001620:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 0314 	add.w	r3, r7, #20
 800162e:	4619      	mov	r1, r3
 8001630:	4814      	ldr	r0, [pc, #80]	; (8001684 <MX_GPIO_Init+0x104>)
 8001632:	f000 fda5 	bl	8002180 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001636:	2320      	movs	r3, #32
 8001638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2300      	movs	r3, #0
 8001644:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	480b      	ldr	r0, [pc, #44]	; (800167c <MX_GPIO_Init+0xfc>)
 800164e:	f000 fd97 	bl	8002180 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001652:	2340      	movs	r3, #64	; 0x40
 8001654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	2301      	movs	r3, #1
 8001658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800165e:	2302      	movs	r3, #2
 8001660:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_GPIO_Init+0x100>)
 800166a:	f000 fd89 	bl	8002180 <HAL_GPIO_Init>

}
 800166e:	bf00      	nop
 8001670:	3728      	adds	r7, #40	; 0x28
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800
 800167c:	40020000 	.word	0x40020000
 8001680:	40020400 	.word	0x40020400
 8001684:	40020800 	.word	0x40020800

08001688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  MPU9250.settings.gFullScaleRange = GFS_500DPS;
 800168c:	4b2c      	ldr	r3, [pc, #176]	; (8001740 <main+0xb8>)
 800168e:	2201      	movs	r2, #1
 8001690:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  MPU9250.settings.aFullScaleRange = AFS_4G;
 8001694:	4b2a      	ldr	r3, [pc, #168]	; (8001740 <main+0xb8>)
 8001696:	2201      	movs	r2, #1
 8001698:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  MPU9250.settings.CS_PIN = GPIO_PIN_6;
 800169c:	4b28      	ldr	r3, [pc, #160]	; (8001740 <main+0xb8>)
 800169e:	2240      	movs	r2, #64	; 0x40
 80016a0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  MPU9250.settings.CS_PORT = GPIOB;
 80016a4:	4b26      	ldr	r3, [pc, #152]	; (8001740 <main+0xb8>)
 80016a6:	4a27      	ldr	r2, [pc, #156]	; (8001744 <main+0xbc>)
 80016a8:	651a      	str	r2, [r3, #80]	; 0x50
  MPU9250.attitude.tau = 0.98;
 80016aa:	4b25      	ldr	r3, [pc, #148]	; (8001740 <main+0xb8>)
 80016ac:	4a26      	ldr	r2, [pc, #152]	; (8001748 <main+0xc0>)
 80016ae:	639a      	str	r2, [r3, #56]	; 0x38
  MPU9250.attitude.dt = 0.004;
 80016b0:	4b23      	ldr	r3, [pc, #140]	; (8001740 <main+0xb8>)
 80016b2:	4a26      	ldr	r2, [pc, #152]	; (800174c <main+0xc4>)
 80016b4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b6:	f000 fb9b 	bl	8001df0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ba:	f000 f855 	bl	8001768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016be:	f7ff ff5f 	bl	8001580 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80016c2:	f000 faf9 	bl	8001cb8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80016c6:	f000 f989 	bl	80019dc <MX_SPI1_Init>
  MX_TIM11_Init();
 80016ca:	f000 faa9 	bl	8001c20 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  // Check if IMU configured properly and block if it didn't
  if (MPU_begin(&hspi1, &MPU9250) != TRUE)
 80016ce:	491c      	ldr	r1, [pc, #112]	; (8001740 <main+0xb8>)
 80016d0:	481f      	ldr	r0, [pc, #124]	; (8001750 <main+0xc8>)
 80016d2:	f7ff fbff 	bl	8000ed4 <MPU_begin>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d00f      	beq.n	80016fc <main+0x74>
  {
    sprintf((char *)serialBuf, "ERROR!\r\n");
 80016dc:	491d      	ldr	r1, [pc, #116]	; (8001754 <main+0xcc>)
 80016de:	481e      	ldr	r0, [pc, #120]	; (8001758 <main+0xd0>)
 80016e0:	f002 fef2 	bl	80044c8 <siprintf>
    HAL_UART_Transmit(&huart2, serialBuf, strlen((char *)serialBuf), HAL_MAX_DELAY);
 80016e4:	481c      	ldr	r0, [pc, #112]	; (8001758 <main+0xd0>)
 80016e6:	f7fe fd7b 	bl	80001e0 <strlen>
 80016ea:	4603      	mov	r3, r0
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016f2:	4919      	ldr	r1, [pc, #100]	; (8001758 <main+0xd0>)
 80016f4:	4819      	ldr	r0, [pc, #100]	; (800175c <main+0xd4>)
 80016f6:	f002 fbec 	bl	8003ed2 <HAL_UART_Transmit>
    while (1){}
 80016fa:	e7fe      	b.n	80016fa <main+0x72>
  }

  // Calibrate the IMU
  sprintf((char *)serialBuf, "CALIBRATING...\r\n");
 80016fc:	4918      	ldr	r1, [pc, #96]	; (8001760 <main+0xd8>)
 80016fe:	4816      	ldr	r0, [pc, #88]	; (8001758 <main+0xd0>)
 8001700:	f002 fee2 	bl	80044c8 <siprintf>
  HAL_UART_Transmit(&huart2, serialBuf, strlen((char *)serialBuf), HAL_MAX_DELAY);
 8001704:	4814      	ldr	r0, [pc, #80]	; (8001758 <main+0xd0>)
 8001706:	f7fe fd6b 	bl	80001e0 <strlen>
 800170a:	4603      	mov	r3, r0
 800170c:	b29a      	uxth	r2, r3
 800170e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001712:	4911      	ldr	r1, [pc, #68]	; (8001758 <main+0xd0>)
 8001714:	4811      	ldr	r0, [pc, #68]	; (800175c <main+0xd4>)
 8001716:	f002 fbdc 	bl	8003ed2 <HAL_UART_Transmit>
  MPU_calibrateGyro(&hspi1, &MPU9250, 1500);
 800171a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800171e:	4908      	ldr	r1, [pc, #32]	; (8001740 <main+0xb8>)
 8001720:	480b      	ldr	r0, [pc, #44]	; (8001750 <main+0xc8>)
 8001722:	f7ff fd8f 	bl	8001244 <MPU_calibrateGyro>

  // Start timer and put processor into an efficient low power mode
  HAL_TIM_Base_Start_IT(&htim11);
 8001726:	480f      	ldr	r0, [pc, #60]	; (8001764 <main+0xdc>)
 8001728:	f002 f960 	bl	80039ec <HAL_TIM_Base_Start_IT>
  HAL_PWR_EnableSleepOnExit();
 800172c:	f000 fee2 	bl	80024f4 <HAL_PWR_EnableSleepOnExit>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001730:	2101      	movs	r1, #1
 8001732:	2000      	movs	r0, #0
 8001734:	f000 fec2 	bl	80024bc <HAL_PWR_EnterSLEEPMode>
 8001738:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  // }
  /* USER CODE END 3 */
}
 800173a:	4618      	mov	r0, r3
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200000fc 	.word	0x200000fc
 8001744:	40020400 	.word	0x40020400
 8001748:	3f7ae148 	.word	0x3f7ae148
 800174c:	3b83126f 	.word	0x3b83126f
 8001750:	20000154 	.word	0x20000154
 8001754:	08005280 	.word	0x08005280
 8001758:	20000098 	.word	0x20000098
 800175c:	200001f4 	.word	0x200001f4
 8001760:	0800528c 	.word	0x0800528c
 8001764:	200001ac 	.word	0x200001ac

08001768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b094      	sub	sp, #80	; 0x50
 800176c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176e:	f107 0320 	add.w	r3, r7, #32
 8001772:	2230      	movs	r2, #48	; 0x30
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f002 fe9e 	bl	80044b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800177c:	f107 030c 	add.w	r3, r7, #12
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800178c:	2300      	movs	r3, #0
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	4b29      	ldr	r3, [pc, #164]	; (8001838 <SystemClock_Config+0xd0>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	4a28      	ldr	r2, [pc, #160]	; (8001838 <SystemClock_Config+0xd0>)
 8001796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800179a:	6413      	str	r3, [r2, #64]	; 0x40
 800179c:	4b26      	ldr	r3, [pc, #152]	; (8001838 <SystemClock_Config+0xd0>)
 800179e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80017a8:	2300      	movs	r3, #0
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	4b23      	ldr	r3, [pc, #140]	; (800183c <SystemClock_Config+0xd4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017b4:	4a21      	ldr	r2, [pc, #132]	; (800183c <SystemClock_Config+0xd4>)
 80017b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017ba:	6013      	str	r3, [r2, #0]
 80017bc:	4b1f      	ldr	r3, [pc, #124]	; (800183c <SystemClock_Config+0xd4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017c4:	607b      	str	r3, [r7, #4]
 80017c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017c8:	2302      	movs	r3, #2
 80017ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017cc:	2301      	movs	r3, #1
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017d0:	2310      	movs	r3, #16
 80017d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017d4:	2302      	movs	r3, #2
 80017d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017d8:	2300      	movs	r3, #0
 80017da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80017dc:	2310      	movs	r3, #16
 80017de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017e0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80017e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017e6:	2304      	movs	r3, #4
 80017e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017ea:	2307      	movs	r3, #7
 80017ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ee:	f107 0320 	add.w	r3, r7, #32
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 fe8e 	bl	8002514 <HAL_RCC_OscConfig>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80017fe:	f000 f8e7 	bl	80019d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001802:	230f      	movs	r3, #15
 8001804:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001806:	2302      	movs	r3, #2
 8001808:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800180e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001812:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001814:	2300      	movs	r3, #0
 8001816:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	2102      	movs	r1, #2
 800181e:	4618      	mov	r0, r3
 8001820:	f001 f8f0 	bl	8002a04 <HAL_RCC_ClockConfig>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800182a:	f000 f8d1 	bl	80019d0 <Error_Handler>
  }
}
 800182e:	bf00      	nop
 8001830:	3750      	adds	r7, #80	; 0x50
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40023800 	.word	0x40023800
 800183c:	40007000 	.word	0x40007000

08001840 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b5b0      	push	{r4, r5, r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af04      	add	r7, sp, #16
 8001846:	6078      	str	r0, [r7, #4]
  // Check if timer has triggered and update attitude
  if (htim == &htim11)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a5a      	ldr	r2, [pc, #360]	; (80019b4 <HAL_TIM_PeriodElapsedCallback+0x174>)
 800184c:	4293      	cmp	r3, r2
 800184e:	f040 80ad 	bne.w	80019ac <HAL_TIM_PeriodElapsedCallback+0x16c>
  {
    HAL_ResumeTick();
 8001852:	f000 fb73 	bl	8001f3c <HAL_ResumeTick>

    MPU_calcAttitude(&hspi1, &MPU9250);
 8001856:	4958      	ldr	r1, [pc, #352]	; (80019b8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001858:	4858      	ldr	r0, [pc, #352]	; (80019bc <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800185a:	f7ff fde5 	bl	8001428 <MPU_calcAttitude>
    int16_t roll = roundf(10 * MPU9250.attitude.r);
 800185e:	4b56      	ldr	r3, [pc, #344]	; (80019b8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001860:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001864:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800186c:	eeb0 0a67 	vmov.f32	s0, s15
 8001870:	f003 fa58 	bl	8004d24 <roundf>
 8001874:	eef0 7a40 	vmov.f32	s15, s0
 8001878:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800187c:	ee17 3a90 	vmov	r3, s15
 8001880:	82fb      	strh	r3, [r7, #22]
    uint8_t rollDecimal = abs(roll % 10);
 8001882:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001886:	4b4e      	ldr	r3, [pc, #312]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001888:	fb83 1302 	smull	r1, r3, r3, r2
 800188c:	1099      	asrs	r1, r3, #2
 800188e:	17d3      	asrs	r3, r2, #31
 8001890:	1ac9      	subs	r1, r1, r3
 8001892:	460b      	mov	r3, r1
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	440b      	add	r3, r1
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	b21b      	sxth	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	bfb8      	it	lt
 80018a2:	425b      	neglt	r3, r3
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	757b      	strb	r3, [r7, #21]
    int16_t pitch = roundf(10 * MPU9250.attitude.p);
 80018a8:	4b43      	ldr	r3, [pc, #268]	; (80019b8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80018aa:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80018ae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80018b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b6:	eeb0 0a67 	vmov.f32	s0, s15
 80018ba:	f003 fa33 	bl	8004d24 <roundf>
 80018be:	eef0 7a40 	vmov.f32	s15, s0
 80018c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018c6:	ee17 3a90 	vmov	r3, s15
 80018ca:	827b      	strh	r3, [r7, #18]
    uint8_t pitchDecimal = abs(pitch % 10);
 80018cc:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80018d0:	4b3b      	ldr	r3, [pc, #236]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80018d2:	fb83 1302 	smull	r1, r3, r3, r2
 80018d6:	1099      	asrs	r1, r3, #2
 80018d8:	17d3      	asrs	r3, r2, #31
 80018da:	1ac9      	subs	r1, r1, r3
 80018dc:	460b      	mov	r3, r1
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	440b      	add	r3, r1
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	b21b      	sxth	r3, r3
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	bfb8      	it	lt
 80018ec:	425b      	neglt	r3, r3
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	747b      	strb	r3, [r7, #17]
    int16_t yaw = roundf(10 * MPU9250.attitude.y);
 80018f2:	4b31      	ldr	r3, [pc, #196]	; (80019b8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80018f4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80018f8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80018fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001900:	eeb0 0a67 	vmov.f32	s0, s15
 8001904:	f003 fa0e 	bl	8004d24 <roundf>
 8001908:	eef0 7a40 	vmov.f32	s15, s0
 800190c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001910:	ee17 3a90 	vmov	r3, s15
 8001914:	81fb      	strh	r3, [r7, #14]
    uint8_t yawDecimal = abs(yaw % 10);
 8001916:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800191a:	4b29      	ldr	r3, [pc, #164]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800191c:	fb83 1302 	smull	r1, r3, r3, r2
 8001920:	1099      	asrs	r1, r3, #2
 8001922:	17d3      	asrs	r3, r2, #31
 8001924:	1ac9      	subs	r1, r1, r3
 8001926:	460b      	mov	r3, r1
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	440b      	add	r3, r1
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	b21b      	sxth	r3, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	bfb8      	it	lt
 8001936:	425b      	neglt	r3, r3
 8001938:	b29b      	uxth	r3, r3
 800193a:	737b      	strb	r3, [r7, #13]

    sprintf((char *)serialBuf, "%d.%d,%d.%d,%d.%d\r\n", roll/10, rollDecimal, pitch/10, pitchDecimal, yaw/10, yawDecimal);
 800193c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001940:	4a1f      	ldr	r2, [pc, #124]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001942:	fb82 1203 	smull	r1, r2, r2, r3
 8001946:	1092      	asrs	r2, r2, #2
 8001948:	17db      	asrs	r3, r3, #31
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	b21b      	sxth	r3, r3
 800194e:	461d      	mov	r5, r3
 8001950:	7d78      	ldrb	r0, [r7, #21]
 8001952:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001956:	4a1a      	ldr	r2, [pc, #104]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001958:	fb82 1203 	smull	r1, r2, r2, r3
 800195c:	1092      	asrs	r2, r2, #2
 800195e:	17db      	asrs	r3, r3, #31
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	b21b      	sxth	r3, r3
 8001964:	461c      	mov	r4, r3
 8001966:	7c7a      	ldrb	r2, [r7, #17]
 8001968:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800196c:	4914      	ldr	r1, [pc, #80]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800196e:	fb81 c103 	smull	ip, r1, r1, r3
 8001972:	1089      	asrs	r1, r1, #2
 8001974:	17db      	asrs	r3, r3, #31
 8001976:	1acb      	subs	r3, r1, r3
 8001978:	b21b      	sxth	r3, r3
 800197a:	4619      	mov	r1, r3
 800197c:	7b7b      	ldrb	r3, [r7, #13]
 800197e:	9303      	str	r3, [sp, #12]
 8001980:	9102      	str	r1, [sp, #8]
 8001982:	9201      	str	r2, [sp, #4]
 8001984:	9400      	str	r4, [sp, #0]
 8001986:	4603      	mov	r3, r0
 8001988:	462a      	mov	r2, r5
 800198a:	490e      	ldr	r1, [pc, #56]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800198c:	480e      	ldr	r0, [pc, #56]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800198e:	f002 fd9b 	bl	80044c8 <siprintf>
    HAL_UART_Transmit(&huart2, serialBuf, strlen((char *)serialBuf), HAL_MAX_DELAY);
 8001992:	480d      	ldr	r0, [pc, #52]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001994:	f7fe fc24 	bl	80001e0 <strlen>
 8001998:	4603      	mov	r3, r0
 800199a:	b29a      	uxth	r2, r3
 800199c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019a0:	4909      	ldr	r1, [pc, #36]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80019a2:	480a      	ldr	r0, [pc, #40]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80019a4:	f002 fa95 	bl	8003ed2 <HAL_UART_Transmit>

    HAL_SuspendTick();
 80019a8:	f000 fab8 	bl	8001f1c <HAL_SuspendTick>
  }
}
 80019ac:	bf00      	nop
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bdb0      	pop	{r4, r5, r7, pc}
 80019b4:	200001ac 	.word	0x200001ac
 80019b8:	200000fc 	.word	0x200000fc
 80019bc:	20000154 	.word	0x20000154
 80019c0:	66666667 	.word	0x66666667
 80019c4:	080052a0 	.word	0x080052a0
 80019c8:	20000098 	.word	0x20000098
 80019cc:	200001f4 	.word	0x200001f4

080019d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d4:	b672      	cpsid	i
}
 80019d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019d8:	e7fe      	b.n	80019d8 <Error_Handler+0x8>
	...

080019dc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019e0:	4b17      	ldr	r3, [pc, #92]	; (8001a40 <MX_SPI1_Init+0x64>)
 80019e2:	4a18      	ldr	r2, [pc, #96]	; (8001a44 <MX_SPI1_Init+0x68>)
 80019e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019e6:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <MX_SPI1_Init+0x64>)
 80019e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019ee:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <MX_SPI1_Init+0x64>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019f4:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <MX_SPI1_Init+0x64>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <MX_SPI1_Init+0x64>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a10:	2230      	movs	r2, #48	; 0x30
 8001a12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a14:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a1a:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a20:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a26:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a28:	220a      	movs	r2, #10
 8001a2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a2c:	4804      	ldr	r0, [pc, #16]	; (8001a40 <MX_SPI1_Init+0x64>)
 8001a2e:	f001 f9e5 	bl	8002dfc <HAL_SPI_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a38:	f7ff ffca 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000154 	.word	0x20000154
 8001a44:	40013000 	.word	0x40013000

08001a48 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08a      	sub	sp, #40	; 0x28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a19      	ldr	r2, [pc, #100]	; (8001acc <HAL_SPI_MspInit+0x84>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d12b      	bne.n	8001ac2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	4b18      	ldr	r3, [pc, #96]	; (8001ad0 <HAL_SPI_MspInit+0x88>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a72:	4a17      	ldr	r2, [pc, #92]	; (8001ad0 <HAL_SPI_MspInit+0x88>)
 8001a74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a78:	6453      	str	r3, [r2, #68]	; 0x44
 8001a7a:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <HAL_SPI_MspInit+0x88>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <HAL_SPI_MspInit+0x88>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	4a10      	ldr	r2, [pc, #64]	; (8001ad0 <HAL_SPI_MspInit+0x88>)
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	6313      	str	r3, [r2, #48]	; 0x30
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <HAL_SPI_MspInit+0x88>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001aa2:	2338      	movs	r3, #56	; 0x38
 8001aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ab2:	2305      	movs	r3, #5
 8001ab4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <HAL_SPI_MspInit+0x8c>)
 8001abe:	f000 fb5f 	bl	8002180 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	; 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40013000 	.word	0x40013000
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40020400 	.word	0x40020400

08001ad8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	4b10      	ldr	r3, [pc, #64]	; (8001b24 <HAL_MspInit+0x4c>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	4a0f      	ldr	r2, [pc, #60]	; (8001b24 <HAL_MspInit+0x4c>)
 8001ae8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aec:	6453      	str	r3, [r2, #68]	; 0x44
 8001aee:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <HAL_MspInit+0x4c>)
 8001af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001af6:	607b      	str	r3, [r7, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <HAL_MspInit+0x4c>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	4a08      	ldr	r2, [pc, #32]	; (8001b24 <HAL_MspInit+0x4c>)
 8001b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b08:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0a:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <HAL_MspInit+0x4c>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b16:	2007      	movs	r0, #7
 8001b18:	f000 faf0 	bl	80020fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40023800 	.word	0x40023800

08001b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b2c:	e7fe      	b.n	8001b2c <NMI_Handler+0x4>

08001b2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b32:	e7fe      	b.n	8001b32 <HardFault_Handler+0x4>

08001b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b38:	e7fe      	b.n	8001b38 <MemManage_Handler+0x4>

08001b3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b3e:	e7fe      	b.n	8001b3e <BusFault_Handler+0x4>

08001b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <UsageFault_Handler+0x4>

08001b46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b62:	b480      	push	{r7}
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b74:	f000 f98e 	bl	8001e94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001b80:	4802      	ldr	r0, [pc, #8]	; (8001b8c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001b82:	f001 ff95 	bl	8003ab0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200001ac 	.word	0x200001ac

08001b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b98:	4a14      	ldr	r2, [pc, #80]	; (8001bec <_sbrk+0x5c>)
 8001b9a:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <_sbrk+0x60>)
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d102      	bne.n	8001bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <_sbrk+0x64>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <_sbrk+0x68>)
 8001bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <_sbrk+0x64>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4413      	add	r3, r2
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d207      	bcs.n	8001bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc0:	f002 fc50 	bl	8004464 <__errno>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bce:	e009      	b.n	8001be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <_sbrk+0x64>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bd6:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <_sbrk+0x64>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a05      	ldr	r2, [pc, #20]	; (8001bf4 <_sbrk+0x64>)
 8001be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001be2:	68fb      	ldr	r3, [r7, #12]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20018000 	.word	0x20018000
 8001bf0:	00000400 	.word	0x00000400
 8001bf4:	2000008c 	.word	0x2000008c
 8001bf8:	20000250 	.word	0x20000250

08001bfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <SystemInit+0x20>)
 8001c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c06:	4a05      	ldr	r2, [pc, #20]	; (8001c1c <SystemInit+0x20>)
 8001c08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001c24:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <MX_TIM11_Init+0x40>)
 8001c26:	4a0f      	ldr	r2, [pc, #60]	; (8001c64 <MX_TIM11_Init+0x44>)
 8001c28:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 8400-1;
 8001c2a:	4b0d      	ldr	r3, [pc, #52]	; (8001c60 <MX_TIM11_Init+0x40>)
 8001c2c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001c30:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <MX_TIM11_Init+0x40>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 40-1;
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <MX_TIM11_Init+0x40>)
 8001c3a:	2227      	movs	r2, #39	; 0x27
 8001c3c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <MX_TIM11_Init+0x40>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <MX_TIM11_Init+0x40>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001c4a:	4805      	ldr	r0, [pc, #20]	; (8001c60 <MX_TIM11_Init+0x40>)
 8001c4c:	f001 fe7e 	bl	800394c <HAL_TIM_Base_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001c56:	f7ff febb 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200001ac 	.word	0x200001ac
 8001c64:	40014800 	.word	0x40014800

08001c68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0e      	ldr	r2, [pc, #56]	; (8001cb0 <HAL_TIM_Base_MspInit+0x48>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d115      	bne.n	8001ca6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	; (8001cb4 <HAL_TIM_Base_MspInit+0x4c>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	4a0c      	ldr	r2, [pc, #48]	; (8001cb4 <HAL_TIM_Base_MspInit+0x4c>)
 8001c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c88:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <HAL_TIM_Base_MspInit+0x4c>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001c96:	2200      	movs	r2, #0
 8001c98:	2100      	movs	r1, #0
 8001c9a:	201a      	movs	r0, #26
 8001c9c:	f000 fa39 	bl	8002112 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001ca0:	201a      	movs	r0, #26
 8001ca2:	f000 fa52 	bl	800214a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40014800 	.word	0x40014800
 8001cb4:	40023800 	.word	0x40023800

08001cb8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <MX_USART2_UART_Init+0x50>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cca:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cde:	220c      	movs	r2, #12
 8001ce0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce2:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cee:	4805      	ldr	r0, [pc, #20]	; (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cf0:	f002 f8a2 	bl	8003e38 <HAL_UART_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cfa:	f7ff fe69 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200001f4 	.word	0x200001f4
 8001d08:	40004400 	.word	0x40004400

08001d0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	; 0x28
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a19      	ldr	r2, [pc, #100]	; (8001d90 <HAL_UART_MspInit+0x84>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d12b      	bne.n	8001d86 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	4a17      	ldr	r2, [pc, #92]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a10      	ldr	r2, [pc, #64]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d66:	230c      	movs	r3, #12
 8001d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d76:	2307      	movs	r3, #7
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4805      	ldr	r0, [pc, #20]	; (8001d98 <HAL_UART_MspInit+0x8c>)
 8001d82:	f000 f9fd 	bl	8002180 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d86:	bf00      	nop
 8001d88:	3728      	adds	r7, #40	; 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40004400 	.word	0x40004400
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40020000 	.word	0x40020000

08001d9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dd4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001da0:	480d      	ldr	r0, [pc, #52]	; (8001dd8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001da2:	490e      	ldr	r1, [pc, #56]	; (8001ddc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001da4:	4a0e      	ldr	r2, [pc, #56]	; (8001de0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da8:	e002      	b.n	8001db0 <LoopCopyDataInit>

08001daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dae:	3304      	adds	r3, #4

08001db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001db4:	d3f9      	bcc.n	8001daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001db6:	4a0b      	ldr	r2, [pc, #44]	; (8001de4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001db8:	4c0b      	ldr	r4, [pc, #44]	; (8001de8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dbc:	e001      	b.n	8001dc2 <LoopFillZerobss>

08001dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc0:	3204      	adds	r2, #4

08001dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dc4:	d3fb      	bcc.n	8001dbe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dc6:	f7ff ff19 	bl	8001bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dca:	f002 fb51 	bl	8004470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dce:	f7ff fc5b 	bl	8001688 <main>
  bx  lr    
 8001dd2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dd4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ddc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001de0:	08005380 	.word	0x08005380
  ldr r2, =_sbss
 8001de4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001de8:	2000024c 	.word	0x2000024c

08001dec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dec:	e7fe      	b.n	8001dec <ADC_IRQHandler>
	...

08001df0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001df4:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <HAL_Init+0x40>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0d      	ldr	r2, [pc, #52]	; (8001e30 <HAL_Init+0x40>)
 8001dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e00:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a0a      	ldr	r2, [pc, #40]	; (8001e30 <HAL_Init+0x40>)
 8001e06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_Init+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a07      	ldr	r2, [pc, #28]	; (8001e30 <HAL_Init+0x40>)
 8001e12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e18:	2003      	movs	r0, #3
 8001e1a:	f000 f96f 	bl	80020fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f000 f808 	bl	8001e34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e24:	f7ff fe58 	bl	8001ad8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023c00 	.word	0x40023c00

08001e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e3c:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <HAL_InitTick+0x54>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <HAL_InitTick+0x58>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4619      	mov	r1, r3
 8001e46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e52:	4618      	mov	r0, r3
 8001e54:	f000 f987 	bl	8002166 <HAL_SYSTICK_Config>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e00e      	b.n	8001e80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b0f      	cmp	r3, #15
 8001e66:	d80a      	bhi.n	8001e7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e70:	f000 f94f 	bl	8002112 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e74:	4a06      	ldr	r2, [pc, #24]	; (8001e90 <HAL_InitTick+0x5c>)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	e000      	b.n	8001e80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000000 	.word	0x20000000
 8001e8c:	20000008 	.word	0x20000008
 8001e90:	20000004 	.word	0x20000004

08001e94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e98:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <HAL_IncTick+0x20>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <HAL_IncTick+0x24>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	4a04      	ldr	r2, [pc, #16]	; (8001eb8 <HAL_IncTick+0x24>)
 8001ea6:	6013      	str	r3, [r2, #0]
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	20000008 	.word	0x20000008
 8001eb8:	20000238 	.word	0x20000238

08001ebc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec0:	4b03      	ldr	r3, [pc, #12]	; (8001ed0 <HAL_GetTick+0x14>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	20000238 	.word	0x20000238

08001ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001edc:	f7ff ffee 	bl	8001ebc <HAL_GetTick>
 8001ee0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001eec:	d005      	beq.n	8001efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <HAL_Delay+0x44>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001efa:	bf00      	nop
 8001efc:	f7ff ffde 	bl	8001ebc <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d8f7      	bhi.n	8001efc <HAL_Delay+0x28>
  {
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000008 	.word	0x20000008

08001f1c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001f20:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <HAL_SuspendTick+0x1c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <HAL_SuspendTick+0x1c>)
 8001f26:	f023 0302 	bic.w	r3, r3, #2
 8001f2a:	6013      	str	r3, [r2, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000e010 	.word	0xe000e010

08001f3c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_ResumeTick+0x1c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <HAL_ResumeTick+0x1c>)
 8001f46:	f043 0302 	orr.w	r3, r3, #2
 8001f4a:	6013      	str	r3, [r2, #0]
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	e000e010 	.word	0xe000e010

08001f5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f003 0307 	and.w	r3, r3, #7
 8001f6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f72:	68ba      	ldr	r2, [r7, #8]
 8001f74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f78:	4013      	ands	r3, r2
 8001f7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f8e:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	60d3      	str	r3, [r2, #12]
}
 8001f94:	bf00      	nop
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fa8:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <__NVIC_GetPriorityGrouping+0x18>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	0a1b      	lsrs	r3, r3, #8
 8001fae:	f003 0307 	and.w	r3, r3, #7
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	db0b      	blt.n	8001fea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	f003 021f 	and.w	r2, r3, #31
 8001fd8:	4907      	ldr	r1, [pc, #28]	; (8001ff8 <__NVIC_EnableIRQ+0x38>)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	095b      	lsrs	r3, r3, #5
 8001fe0:	2001      	movs	r0, #1
 8001fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	e000e100 	.word	0xe000e100

08001ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	6039      	str	r1, [r7, #0]
 8002006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200c:	2b00      	cmp	r3, #0
 800200e:	db0a      	blt.n	8002026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	b2da      	uxtb	r2, r3
 8002014:	490c      	ldr	r1, [pc, #48]	; (8002048 <__NVIC_SetPriority+0x4c>)
 8002016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201a:	0112      	lsls	r2, r2, #4
 800201c:	b2d2      	uxtb	r2, r2
 800201e:	440b      	add	r3, r1
 8002020:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002024:	e00a      	b.n	800203c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	b2da      	uxtb	r2, r3
 800202a:	4908      	ldr	r1, [pc, #32]	; (800204c <__NVIC_SetPriority+0x50>)
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	f003 030f 	and.w	r3, r3, #15
 8002032:	3b04      	subs	r3, #4
 8002034:	0112      	lsls	r2, r2, #4
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	440b      	add	r3, r1
 800203a:	761a      	strb	r2, [r3, #24]
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	e000e100 	.word	0xe000e100
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002050:	b480      	push	{r7}
 8002052:	b089      	sub	sp, #36	; 0x24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f1c3 0307 	rsb	r3, r3, #7
 800206a:	2b04      	cmp	r3, #4
 800206c:	bf28      	it	cs
 800206e:	2304      	movcs	r3, #4
 8002070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	3304      	adds	r3, #4
 8002076:	2b06      	cmp	r3, #6
 8002078:	d902      	bls.n	8002080 <NVIC_EncodePriority+0x30>
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3b03      	subs	r3, #3
 800207e:	e000      	b.n	8002082 <NVIC_EncodePriority+0x32>
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43da      	mvns	r2, r3
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	401a      	ands	r2, r3
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002098:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	fa01 f303 	lsl.w	r3, r1, r3
 80020a2:	43d9      	mvns	r1, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a8:	4313      	orrs	r3, r2
         );
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3724      	adds	r7, #36	; 0x24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
	...

080020b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020c8:	d301      	bcc.n	80020ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ca:	2301      	movs	r3, #1
 80020cc:	e00f      	b.n	80020ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ce:	4a0a      	ldr	r2, [pc, #40]	; (80020f8 <SysTick_Config+0x40>)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020d6:	210f      	movs	r1, #15
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020dc:	f7ff ff8e 	bl	8001ffc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e0:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <SysTick_Config+0x40>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e6:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <SysTick_Config+0x40>)
 80020e8:	2207      	movs	r2, #7
 80020ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	e000e010 	.word	0xe000e010

080020fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff ff29 	bl	8001f5c <__NVIC_SetPriorityGrouping>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	4603      	mov	r3, r0
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002124:	f7ff ff3e 	bl	8001fa4 <__NVIC_GetPriorityGrouping>
 8002128:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	6978      	ldr	r0, [r7, #20]
 8002130:	f7ff ff8e 	bl	8002050 <NVIC_EncodePriority>
 8002134:	4602      	mov	r2, r0
 8002136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800213a:	4611      	mov	r1, r2
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff5d 	bl	8001ffc <__NVIC_SetPriority>
}
 8002142:	bf00      	nop
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff ff31 	bl	8001fc0 <__NVIC_EnableIRQ>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b082      	sub	sp, #8
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff ffa2 	bl	80020b8 <SysTick_Config>
 8002174:	4603      	mov	r3, r0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002180:	b480      	push	{r7}
 8002182:	b089      	sub	sp, #36	; 0x24
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002192:	2300      	movs	r3, #0
 8002194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
 800219a:	e159      	b.n	8002450 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800219c:	2201      	movs	r2, #1
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	f040 8148 	bne.w	800244a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f003 0303 	and.w	r3, r3, #3
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d005      	beq.n	80021d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d130      	bne.n	8002234 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	2203      	movs	r2, #3
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	68da      	ldr	r2, [r3, #12]
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002208:	2201      	movs	r2, #1
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	43db      	mvns	r3, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4013      	ands	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	091b      	lsrs	r3, r3, #4
 800221e:	f003 0201 	and.w	r2, r3, #1
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	4313      	orrs	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	2b03      	cmp	r3, #3
 800223e:	d017      	beq.n	8002270 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2203      	movs	r2, #3
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d123      	bne.n	80022c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	08da      	lsrs	r2, r3, #3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3208      	adds	r2, #8
 8002284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002288:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	220f      	movs	r2, #15
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	691a      	ldr	r2, [r3, #16]
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	08da      	lsrs	r2, r3, #3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3208      	adds	r2, #8
 80022be:	69b9      	ldr	r1, [r7, #24]
 80022c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	2203      	movs	r2, #3
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4013      	ands	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 0203 	and.w	r2, r3, #3
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 80a2 	beq.w	800244a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	4b57      	ldr	r3, [pc, #348]	; (8002468 <HAL_GPIO_Init+0x2e8>)
 800230c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230e:	4a56      	ldr	r2, [pc, #344]	; (8002468 <HAL_GPIO_Init+0x2e8>)
 8002310:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002314:	6453      	str	r3, [r2, #68]	; 0x44
 8002316:	4b54      	ldr	r3, [pc, #336]	; (8002468 <HAL_GPIO_Init+0x2e8>)
 8002318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002322:	4a52      	ldr	r2, [pc, #328]	; (800246c <HAL_GPIO_Init+0x2ec>)
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	089b      	lsrs	r3, r3, #2
 8002328:	3302      	adds	r3, #2
 800232a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	220f      	movs	r2, #15
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43db      	mvns	r3, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4013      	ands	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a49      	ldr	r2, [pc, #292]	; (8002470 <HAL_GPIO_Init+0x2f0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d019      	beq.n	8002382 <HAL_GPIO_Init+0x202>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a48      	ldr	r2, [pc, #288]	; (8002474 <HAL_GPIO_Init+0x2f4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d013      	beq.n	800237e <HAL_GPIO_Init+0x1fe>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a47      	ldr	r2, [pc, #284]	; (8002478 <HAL_GPIO_Init+0x2f8>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00d      	beq.n	800237a <HAL_GPIO_Init+0x1fa>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a46      	ldr	r2, [pc, #280]	; (800247c <HAL_GPIO_Init+0x2fc>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d007      	beq.n	8002376 <HAL_GPIO_Init+0x1f6>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a45      	ldr	r2, [pc, #276]	; (8002480 <HAL_GPIO_Init+0x300>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d101      	bne.n	8002372 <HAL_GPIO_Init+0x1f2>
 800236e:	2304      	movs	r3, #4
 8002370:	e008      	b.n	8002384 <HAL_GPIO_Init+0x204>
 8002372:	2307      	movs	r3, #7
 8002374:	e006      	b.n	8002384 <HAL_GPIO_Init+0x204>
 8002376:	2303      	movs	r3, #3
 8002378:	e004      	b.n	8002384 <HAL_GPIO_Init+0x204>
 800237a:	2302      	movs	r3, #2
 800237c:	e002      	b.n	8002384 <HAL_GPIO_Init+0x204>
 800237e:	2301      	movs	r3, #1
 8002380:	e000      	b.n	8002384 <HAL_GPIO_Init+0x204>
 8002382:	2300      	movs	r3, #0
 8002384:	69fa      	ldr	r2, [r7, #28]
 8002386:	f002 0203 	and.w	r2, r2, #3
 800238a:	0092      	lsls	r2, r2, #2
 800238c:	4093      	lsls	r3, r2
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4313      	orrs	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002394:	4935      	ldr	r1, [pc, #212]	; (800246c <HAL_GPIO_Init+0x2ec>)
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	089b      	lsrs	r3, r3, #2
 800239a:	3302      	adds	r3, #2
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023a2:	4b38      	ldr	r3, [pc, #224]	; (8002484 <HAL_GPIO_Init+0x304>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	43db      	mvns	r3, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	4013      	ands	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d003      	beq.n	80023c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023c6:	4a2f      	ldr	r2, [pc, #188]	; (8002484 <HAL_GPIO_Init+0x304>)
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80023cc:	4b2d      	ldr	r3, [pc, #180]	; (8002484 <HAL_GPIO_Init+0x304>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	43db      	mvns	r3, r3
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	4013      	ands	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023f0:	4a24      	ldr	r2, [pc, #144]	; (8002484 <HAL_GPIO_Init+0x304>)
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023f6:	4b23      	ldr	r3, [pc, #140]	; (8002484 <HAL_GPIO_Init+0x304>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	43db      	mvns	r3, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4013      	ands	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800241a:	4a1a      	ldr	r2, [pc, #104]	; (8002484 <HAL_GPIO_Init+0x304>)
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002420:	4b18      	ldr	r3, [pc, #96]	; (8002484 <HAL_GPIO_Init+0x304>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d003      	beq.n	8002444 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002444:	4a0f      	ldr	r2, [pc, #60]	; (8002484 <HAL_GPIO_Init+0x304>)
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	3301      	adds	r3, #1
 800244e:	61fb      	str	r3, [r7, #28]
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	2b0f      	cmp	r3, #15
 8002454:	f67f aea2 	bls.w	800219c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002458:	bf00      	nop
 800245a:	bf00      	nop
 800245c:	3724      	adds	r7, #36	; 0x24
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40023800 	.word	0x40023800
 800246c:	40013800 	.word	0x40013800
 8002470:	40020000 	.word	0x40020000
 8002474:	40020400 	.word	0x40020400
 8002478:	40020800 	.word	0x40020800
 800247c:	40020c00 	.word	0x40020c00
 8002480:	40021000 	.word	0x40021000
 8002484:	40013c00 	.word	0x40013c00

08002488 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	460b      	mov	r3, r1
 8002492:	807b      	strh	r3, [r7, #2]
 8002494:	4613      	mov	r3, r2
 8002496:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002498:	787b      	ldrb	r3, [r7, #1]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800249e:	887a      	ldrh	r2, [r7, #2]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024a4:	e003      	b.n	80024ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024a6:	887b      	ldrh	r3, [r7, #2]
 80024a8:	041a      	lsls	r2, r3, #16
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	619a      	str	r2, [r3, #24]
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80024c8:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <HAL_PWR_EnterSLEEPMode+0x34>)
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	4a08      	ldr	r2, [pc, #32]	; (80024f0 <HAL_PWR_EnterSLEEPMode+0x34>)
 80024ce:	f023 0304 	bic.w	r3, r3, #4
 80024d2:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80024d4:	78fb      	ldrb	r3, [r7, #3]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d101      	bne.n	80024de <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80024da:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80024dc:	e002      	b.n	80024e4 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80024de:	bf40      	sev
    __WFE();
 80024e0:	bf20      	wfe
    __WFE();
 80024e2:	bf20      	wfe
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80024fa:	691b      	ldr	r3, [r3, #16]
 80024fc:	4a04      	ldr	r2, [pc, #16]	; (8002510 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80024fe:	f043 0302 	orr.w	r3, r3, #2
 8002502:	6113      	str	r3, [r2, #16]
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e264      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d075      	beq.n	800261e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002532:	4ba3      	ldr	r3, [pc, #652]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b04      	cmp	r3, #4
 800253c:	d00c      	beq.n	8002558 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800253e:	4ba0      	ldr	r3, [pc, #640]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002546:	2b08      	cmp	r3, #8
 8002548:	d112      	bne.n	8002570 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800254a:	4b9d      	ldr	r3, [pc, #628]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002552:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002556:	d10b      	bne.n	8002570 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002558:	4b99      	ldr	r3, [pc, #612]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d05b      	beq.n	800261c <HAL_RCC_OscConfig+0x108>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d157      	bne.n	800261c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e23f      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002578:	d106      	bne.n	8002588 <HAL_RCC_OscConfig+0x74>
 800257a:	4b91      	ldr	r3, [pc, #580]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a90      	ldr	r2, [pc, #576]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	e01d      	b.n	80025c4 <HAL_RCC_OscConfig+0xb0>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002590:	d10c      	bne.n	80025ac <HAL_RCC_OscConfig+0x98>
 8002592:	4b8b      	ldr	r3, [pc, #556]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a8a      	ldr	r2, [pc, #552]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002598:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	4b88      	ldr	r3, [pc, #544]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a87      	ldr	r2, [pc, #540]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e00b      	b.n	80025c4 <HAL_RCC_OscConfig+0xb0>
 80025ac:	4b84      	ldr	r3, [pc, #528]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a83      	ldr	r2, [pc, #524]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80025b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025b6:	6013      	str	r3, [r2, #0]
 80025b8:	4b81      	ldr	r3, [pc, #516]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a80      	ldr	r2, [pc, #512]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80025be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d013      	beq.n	80025f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025cc:	f7ff fc76 	bl	8001ebc <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025d4:	f7ff fc72 	bl	8001ebc <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b64      	cmp	r3, #100	; 0x64
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e204      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e6:	4b76      	ldr	r3, [pc, #472]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCC_OscConfig+0xc0>
 80025f2:	e014      	b.n	800261e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f4:	f7ff fc62 	bl	8001ebc <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025fc:	f7ff fc5e 	bl	8001ebc <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b64      	cmp	r3, #100	; 0x64
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e1f0      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800260e:	4b6c      	ldr	r3, [pc, #432]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0xe8>
 800261a:	e000      	b.n	800261e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800261c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d063      	beq.n	80026f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800262a:	4b65      	ldr	r3, [pc, #404]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00b      	beq.n	800264e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002636:	4b62      	ldr	r3, [pc, #392]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800263e:	2b08      	cmp	r3, #8
 8002640:	d11c      	bne.n	800267c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002642:	4b5f      	ldr	r3, [pc, #380]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d116      	bne.n	800267c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800264e:	4b5c      	ldr	r3, [pc, #368]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d005      	beq.n	8002666 <HAL_RCC_OscConfig+0x152>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d001      	beq.n	8002666 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e1c4      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002666:	4b56      	ldr	r3, [pc, #344]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	4952      	ldr	r1, [pc, #328]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002676:	4313      	orrs	r3, r2
 8002678:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800267a:	e03a      	b.n	80026f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d020      	beq.n	80026c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002684:	4b4f      	ldr	r3, [pc, #316]	; (80027c4 <HAL_RCC_OscConfig+0x2b0>)
 8002686:	2201      	movs	r2, #1
 8002688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268a:	f7ff fc17 	bl	8001ebc <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002692:	f7ff fc13 	bl	8001ebc <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e1a5      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a4:	4b46      	ldr	r3, [pc, #280]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d0f0      	beq.n	8002692 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b0:	4b43      	ldr	r3, [pc, #268]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	4940      	ldr	r1, [pc, #256]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	600b      	str	r3, [r1, #0]
 80026c4:	e015      	b.n	80026f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026c6:	4b3f      	ldr	r3, [pc, #252]	; (80027c4 <HAL_RCC_OscConfig+0x2b0>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026cc:	f7ff fbf6 	bl	8001ebc <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026d4:	f7ff fbf2 	bl	8001ebc <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e184      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026e6:	4b36      	ldr	r3, [pc, #216]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f0      	bne.n	80026d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0308 	and.w	r3, r3, #8
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d030      	beq.n	8002760 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d016      	beq.n	8002734 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002706:	4b30      	ldr	r3, [pc, #192]	; (80027c8 <HAL_RCC_OscConfig+0x2b4>)
 8002708:	2201      	movs	r2, #1
 800270a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270c:	f7ff fbd6 	bl	8001ebc <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002714:	f7ff fbd2 	bl	8001ebc <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e164      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002726:	4b26      	ldr	r3, [pc, #152]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x200>
 8002732:	e015      	b.n	8002760 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002734:	4b24      	ldr	r3, [pc, #144]	; (80027c8 <HAL_RCC_OscConfig+0x2b4>)
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800273a:	f7ff fbbf 	bl	8001ebc <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002742:	f7ff fbbb 	bl	8001ebc <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e14d      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002754:	4b1a      	ldr	r3, [pc, #104]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002756:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1f0      	bne.n	8002742 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 80a0 	beq.w	80028ae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002772:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10f      	bne.n	800279e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	4b0f      	ldr	r3, [pc, #60]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	4a0e      	ldr	r2, [pc, #56]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800278c:	6413      	str	r3, [r2, #64]	; 0x40
 800278e:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <HAL_RCC_OscConfig+0x2ac>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279a:	2301      	movs	r3, #1
 800279c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279e:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <HAL_RCC_OscConfig+0x2b8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d121      	bne.n	80027ee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027aa:	4b08      	ldr	r3, [pc, #32]	; (80027cc <HAL_RCC_OscConfig+0x2b8>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a07      	ldr	r2, [pc, #28]	; (80027cc <HAL_RCC_OscConfig+0x2b8>)
 80027b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b6:	f7ff fb81 	bl	8001ebc <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027bc:	e011      	b.n	80027e2 <HAL_RCC_OscConfig+0x2ce>
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800
 80027c4:	42470000 	.word	0x42470000
 80027c8:	42470e80 	.word	0x42470e80
 80027cc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d0:	f7ff fb74 	bl	8001ebc <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e106      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e2:	4b85      	ldr	r3, [pc, #532]	; (80029f8 <HAL_RCC_OscConfig+0x4e4>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d0f0      	beq.n	80027d0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d106      	bne.n	8002804 <HAL_RCC_OscConfig+0x2f0>
 80027f6:	4b81      	ldr	r3, [pc, #516]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 80027f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fa:	4a80      	ldr	r2, [pc, #512]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 80027fc:	f043 0301 	orr.w	r3, r3, #1
 8002800:	6713      	str	r3, [r2, #112]	; 0x70
 8002802:	e01c      	b.n	800283e <HAL_RCC_OscConfig+0x32a>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	2b05      	cmp	r3, #5
 800280a:	d10c      	bne.n	8002826 <HAL_RCC_OscConfig+0x312>
 800280c:	4b7b      	ldr	r3, [pc, #492]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 800280e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002810:	4a7a      	ldr	r2, [pc, #488]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002812:	f043 0304 	orr.w	r3, r3, #4
 8002816:	6713      	str	r3, [r2, #112]	; 0x70
 8002818:	4b78      	ldr	r3, [pc, #480]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 800281a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281c:	4a77      	ldr	r2, [pc, #476]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	6713      	str	r3, [r2, #112]	; 0x70
 8002824:	e00b      	b.n	800283e <HAL_RCC_OscConfig+0x32a>
 8002826:	4b75      	ldr	r3, [pc, #468]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282a:	4a74      	ldr	r2, [pc, #464]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 800282c:	f023 0301 	bic.w	r3, r3, #1
 8002830:	6713      	str	r3, [r2, #112]	; 0x70
 8002832:	4b72      	ldr	r3, [pc, #456]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002836:	4a71      	ldr	r2, [pc, #452]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002838:	f023 0304 	bic.w	r3, r3, #4
 800283c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d015      	beq.n	8002872 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002846:	f7ff fb39 	bl	8001ebc <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800284c:	e00a      	b.n	8002864 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800284e:	f7ff fb35 	bl	8001ebc <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	f241 3288 	movw	r2, #5000	; 0x1388
 800285c:	4293      	cmp	r3, r2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e0c5      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002864:	4b65      	ldr	r3, [pc, #404]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0ee      	beq.n	800284e <HAL_RCC_OscConfig+0x33a>
 8002870:	e014      	b.n	800289c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002872:	f7ff fb23 	bl	8001ebc <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002878:	e00a      	b.n	8002890 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800287a:	f7ff fb1f 	bl	8001ebc <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	f241 3288 	movw	r2, #5000	; 0x1388
 8002888:	4293      	cmp	r3, r2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e0af      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002890:	4b5a      	ldr	r3, [pc, #360]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1ee      	bne.n	800287a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800289c:	7dfb      	ldrb	r3, [r7, #23]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d105      	bne.n	80028ae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028a2:	4b56      	ldr	r3, [pc, #344]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	4a55      	ldr	r2, [pc, #340]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 80028a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028ac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f000 809b 	beq.w	80029ee <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028b8:	4b50      	ldr	r3, [pc, #320]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 030c 	and.w	r3, r3, #12
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	d05c      	beq.n	800297e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d141      	bne.n	8002950 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028cc:	4b4c      	ldr	r3, [pc, #304]	; (8002a00 <HAL_RCC_OscConfig+0x4ec>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d2:	f7ff faf3 	bl	8001ebc <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028da:	f7ff faef 	bl	8001ebc <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e081      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ec:	4b43      	ldr	r3, [pc, #268]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f0      	bne.n	80028da <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	69da      	ldr	r2, [r3, #28]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	431a      	orrs	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002906:	019b      	lsls	r3, r3, #6
 8002908:	431a      	orrs	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	085b      	lsrs	r3, r3, #1
 8002910:	3b01      	subs	r3, #1
 8002912:	041b      	lsls	r3, r3, #16
 8002914:	431a      	orrs	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291a:	061b      	lsls	r3, r3, #24
 800291c:	4937      	ldr	r1, [pc, #220]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002922:	4b37      	ldr	r3, [pc, #220]	; (8002a00 <HAL_RCC_OscConfig+0x4ec>)
 8002924:	2201      	movs	r2, #1
 8002926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002928:	f7ff fac8 	bl	8001ebc <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002930:	f7ff fac4 	bl	8001ebc <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e056      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002942:	4b2e      	ldr	r3, [pc, #184]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0f0      	beq.n	8002930 <HAL_RCC_OscConfig+0x41c>
 800294e:	e04e      	b.n	80029ee <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002950:	4b2b      	ldr	r3, [pc, #172]	; (8002a00 <HAL_RCC_OscConfig+0x4ec>)
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002956:	f7ff fab1 	bl	8001ebc <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800295e:	f7ff faad 	bl	8001ebc <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e03f      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002970:	4b22      	ldr	r3, [pc, #136]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1f0      	bne.n	800295e <HAL_RCC_OscConfig+0x44a>
 800297c:	e037      	b.n	80029ee <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d101      	bne.n	800298a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e032      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800298a:	4b1c      	ldr	r3, [pc, #112]	; (80029fc <HAL_RCC_OscConfig+0x4e8>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d028      	beq.n	80029ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d121      	bne.n	80029ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d11a      	bne.n	80029ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029ba:	4013      	ands	r3, r2
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029c0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d111      	bne.n	80029ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d0:	085b      	lsrs	r3, r3, #1
 80029d2:	3b01      	subs	r3, #1
 80029d4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d107      	bne.n	80029ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d001      	beq.n	80029ee <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3718      	adds	r7, #24
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40007000 	.word	0x40007000
 80029fc:	40023800 	.word	0x40023800
 8002a00:	42470060 	.word	0x42470060

08002a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e0cc      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a18:	4b68      	ldr	r3, [pc, #416]	; (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d90c      	bls.n	8002a40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a26:	4b65      	ldr	r3, [pc, #404]	; (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2e:	4b63      	ldr	r3, [pc, #396]	; (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d001      	beq.n	8002a40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e0b8      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d020      	beq.n	8002a8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d005      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a58:	4b59      	ldr	r3, [pc, #356]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	4a58      	ldr	r2, [pc, #352]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0308 	and.w	r3, r3, #8
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a70:	4b53      	ldr	r3, [pc, #332]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	4a52      	ldr	r2, [pc, #328]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a7c:	4b50      	ldr	r3, [pc, #320]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	494d      	ldr	r1, [pc, #308]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d044      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d107      	bne.n	8002ab2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa2:	4b47      	ldr	r3, [pc, #284]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d119      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e07f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d003      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d107      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac2:	4b3f      	ldr	r3, [pc, #252]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d109      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e06f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad2:	4b3b      	ldr	r3, [pc, #236]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e067      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ae2:	4b37      	ldr	r3, [pc, #220]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f023 0203 	bic.w	r2, r3, #3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	4934      	ldr	r1, [pc, #208]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002af4:	f7ff f9e2 	bl	8001ebc <HAL_GetTick>
 8002af8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afa:	e00a      	b.n	8002b12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002afc:	f7ff f9de 	bl	8001ebc <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e04f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b12:	4b2b      	ldr	r3, [pc, #172]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 020c 	and.w	r2, r3, #12
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d1eb      	bne.n	8002afc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b24:	4b25      	ldr	r3, [pc, #148]	; (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d20c      	bcs.n	8002b4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b32:	4b22      	ldr	r3, [pc, #136]	; (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3a:	4b20      	ldr	r3, [pc, #128]	; (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d001      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e032      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d008      	beq.n	8002b6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b58:	4b19      	ldr	r3, [pc, #100]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	4916      	ldr	r1, [pc, #88]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d009      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b76:	4b12      	ldr	r3, [pc, #72]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	490e      	ldr	r1, [pc, #56]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b8a:	f000 f821 	bl	8002bd0 <HAL_RCC_GetSysClockFreq>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	4b0b      	ldr	r3, [pc, #44]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	091b      	lsrs	r3, r3, #4
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	490a      	ldr	r1, [pc, #40]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	5ccb      	ldrb	r3, [r1, r3]
 8002b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba2:	4a09      	ldr	r2, [pc, #36]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ba6:	4b09      	ldr	r3, [pc, #36]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff f942 	bl	8001e34 <HAL_InitTick>

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40023c00 	.word	0x40023c00
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	080052b4 	.word	0x080052b4
 8002bc8:	20000000 	.word	0x20000000
 8002bcc:	20000004 	.word	0x20000004

08002bd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002bd4:	b084      	sub	sp, #16
 8002bd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	607b      	str	r3, [r7, #4]
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	2300      	movs	r3, #0
 8002be2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002be8:	4b67      	ldr	r3, [pc, #412]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 030c 	and.w	r3, r3, #12
 8002bf0:	2b08      	cmp	r3, #8
 8002bf2:	d00d      	beq.n	8002c10 <HAL_RCC_GetSysClockFreq+0x40>
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	f200 80bd 	bhi.w	8002d74 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d002      	beq.n	8002c04 <HAL_RCC_GetSysClockFreq+0x34>
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d003      	beq.n	8002c0a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c02:	e0b7      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c04:	4b61      	ldr	r3, [pc, #388]	; (8002d8c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002c06:	60bb      	str	r3, [r7, #8]
       break;
 8002c08:	e0b7      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c0a:	4b61      	ldr	r3, [pc, #388]	; (8002d90 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002c0c:	60bb      	str	r3, [r7, #8]
      break;
 8002c0e:	e0b4      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c10:	4b5d      	ldr	r3, [pc, #372]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c18:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c1a:	4b5b      	ldr	r3, [pc, #364]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d04d      	beq.n	8002cc2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c26:	4b58      	ldr	r3, [pc, #352]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	099b      	lsrs	r3, r3, #6
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002c36:	f04f 0100 	mov.w	r1, #0
 8002c3a:	ea02 0800 	and.w	r8, r2, r0
 8002c3e:	ea03 0901 	and.w	r9, r3, r1
 8002c42:	4640      	mov	r0, r8
 8002c44:	4649      	mov	r1, r9
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	014b      	lsls	r3, r1, #5
 8002c50:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002c54:	0142      	lsls	r2, r0, #5
 8002c56:	4610      	mov	r0, r2
 8002c58:	4619      	mov	r1, r3
 8002c5a:	ebb0 0008 	subs.w	r0, r0, r8
 8002c5e:	eb61 0109 	sbc.w	r1, r1, r9
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	f04f 0300 	mov.w	r3, #0
 8002c6a:	018b      	lsls	r3, r1, #6
 8002c6c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002c70:	0182      	lsls	r2, r0, #6
 8002c72:	1a12      	subs	r2, r2, r0
 8002c74:	eb63 0301 	sbc.w	r3, r3, r1
 8002c78:	f04f 0000 	mov.w	r0, #0
 8002c7c:	f04f 0100 	mov.w	r1, #0
 8002c80:	00d9      	lsls	r1, r3, #3
 8002c82:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c86:	00d0      	lsls	r0, r2, #3
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	eb12 0208 	adds.w	r2, r2, r8
 8002c90:	eb43 0309 	adc.w	r3, r3, r9
 8002c94:	f04f 0000 	mov.w	r0, #0
 8002c98:	f04f 0100 	mov.w	r1, #0
 8002c9c:	0259      	lsls	r1, r3, #9
 8002c9e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002ca2:	0250      	lsls	r0, r2, #9
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	4610      	mov	r0, r2
 8002caa:	4619      	mov	r1, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	f04f 0300 	mov.w	r3, #0
 8002cb4:	f7fd ff92 	bl	8000bdc <__aeabi_uldivmod>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	e04a      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cc2:	4b31      	ldr	r3, [pc, #196]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	099b      	lsrs	r3, r3, #6
 8002cc8:	461a      	mov	r2, r3
 8002cca:	f04f 0300 	mov.w	r3, #0
 8002cce:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002cd2:	f04f 0100 	mov.w	r1, #0
 8002cd6:	ea02 0400 	and.w	r4, r2, r0
 8002cda:	ea03 0501 	and.w	r5, r3, r1
 8002cde:	4620      	mov	r0, r4
 8002ce0:	4629      	mov	r1, r5
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	f04f 0300 	mov.w	r3, #0
 8002cea:	014b      	lsls	r3, r1, #5
 8002cec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002cf0:	0142      	lsls	r2, r0, #5
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	1b00      	subs	r0, r0, r4
 8002cf8:	eb61 0105 	sbc.w	r1, r1, r5
 8002cfc:	f04f 0200 	mov.w	r2, #0
 8002d00:	f04f 0300 	mov.w	r3, #0
 8002d04:	018b      	lsls	r3, r1, #6
 8002d06:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002d0a:	0182      	lsls	r2, r0, #6
 8002d0c:	1a12      	subs	r2, r2, r0
 8002d0e:	eb63 0301 	sbc.w	r3, r3, r1
 8002d12:	f04f 0000 	mov.w	r0, #0
 8002d16:	f04f 0100 	mov.w	r1, #0
 8002d1a:	00d9      	lsls	r1, r3, #3
 8002d1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d20:	00d0      	lsls	r0, r2, #3
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	1912      	adds	r2, r2, r4
 8002d28:	eb45 0303 	adc.w	r3, r5, r3
 8002d2c:	f04f 0000 	mov.w	r0, #0
 8002d30:	f04f 0100 	mov.w	r1, #0
 8002d34:	0299      	lsls	r1, r3, #10
 8002d36:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002d3a:	0290      	lsls	r0, r2, #10
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	4610      	mov	r0, r2
 8002d42:	4619      	mov	r1, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	461a      	mov	r2, r3
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	f7fd ff46 	bl	8000bdc <__aeabi_uldivmod>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4613      	mov	r3, r2
 8002d56:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d58:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	0c1b      	lsrs	r3, r3, #16
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	3301      	adds	r3, #1
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d70:	60bb      	str	r3, [r7, #8]
      break;
 8002d72:	e002      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d74:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002d76:	60bb      	str	r3, [r7, #8]
      break;
 8002d78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	00f42400 	.word	0x00f42400
 8002d90:	007a1200 	.word	0x007a1200

08002d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d98:	4b03      	ldr	r3, [pc, #12]	; (8002da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	20000000 	.word	0x20000000

08002dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002db0:	f7ff fff0 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002db4:	4602      	mov	r2, r0
 8002db6:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	0a9b      	lsrs	r3, r3, #10
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	4903      	ldr	r1, [pc, #12]	; (8002dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dc2:	5ccb      	ldrb	r3, [r1, r3]
 8002dc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	080052c4 	.word	0x080052c4

08002dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002dd8:	f7ff ffdc 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	0b5b      	lsrs	r3, r3, #13
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	4903      	ldr	r1, [pc, #12]	; (8002df8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dea:	5ccb      	ldrb	r3, [r1, r3]
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40023800 	.word	0x40023800
 8002df8:	080052c4 	.word	0x080052c4

08002dfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e07b      	b.n	8002f06 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d108      	bne.n	8002e28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e1e:	d009      	beq.n	8002e34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	61da      	str	r2, [r3, #28]
 8002e26:	e005      	b.n	8002e34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d106      	bne.n	8002e54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7fe fdfa 	bl	8001a48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2202      	movs	r2, #2
 8002e58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e6a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	431a      	orrs	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a1b      	ldr	r3, [r3, #32]
 8002eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb8:	ea42 0103 	orr.w	r1, r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	0c1b      	lsrs	r3, r3, #16
 8002ed2:	f003 0104 	and.w	r1, r3, #4
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	f003 0210 	and.w	r2, r3, #16
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	69da      	ldr	r2, [r3, #28]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ef4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b088      	sub	sp, #32
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d101      	bne.n	8002f30 <HAL_SPI_Transmit+0x22>
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	e126      	b.n	800317e <HAL_SPI_Transmit+0x270>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f38:	f7fe ffc0 	bl	8001ebc <HAL_GetTick>
 8002f3c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d002      	beq.n	8002f54 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f52:	e10b      	b.n	800316c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d002      	beq.n	8002f60 <HAL_SPI_Transmit+0x52>
 8002f5a:	88fb      	ldrh	r3, [r7, #6]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d102      	bne.n	8002f66 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f64:	e102      	b.n	800316c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2203      	movs	r2, #3
 8002f6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	88fa      	ldrh	r2, [r7, #6]
 8002f7e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	88fa      	ldrh	r2, [r7, #6]
 8002f84:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fac:	d10f      	bne.n	8002fce <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002fcc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd8:	2b40      	cmp	r3, #64	; 0x40
 8002fda:	d007      	beq.n	8002fec <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ff4:	d14b      	bne.n	800308e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d002      	beq.n	8003004 <HAL_SPI_Transmit+0xf6>
 8002ffe:	8afb      	ldrh	r3, [r7, #22]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d13e      	bne.n	8003082 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003008:	881a      	ldrh	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003014:	1c9a      	adds	r2, r3, #2
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800301e:	b29b      	uxth	r3, r3
 8003020:	3b01      	subs	r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003028:	e02b      	b.n	8003082 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b02      	cmp	r3, #2
 8003036:	d112      	bne.n	800305e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303c:	881a      	ldrh	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003048:	1c9a      	adds	r2, r3, #2
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003052:	b29b      	uxth	r3, r3
 8003054:	3b01      	subs	r3, #1
 8003056:	b29a      	uxth	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	86da      	strh	r2, [r3, #54]	; 0x36
 800305c:	e011      	b.n	8003082 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800305e:	f7fe ff2d 	bl	8001ebc <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d803      	bhi.n	8003076 <HAL_SPI_Transmit+0x168>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003074:	d102      	bne.n	800307c <HAL_SPI_Transmit+0x16e>
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d102      	bne.n	8003082 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003080:	e074      	b.n	800316c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003086:	b29b      	uxth	r3, r3
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1ce      	bne.n	800302a <HAL_SPI_Transmit+0x11c>
 800308c:	e04c      	b.n	8003128 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_SPI_Transmit+0x18e>
 8003096:	8afb      	ldrh	r3, [r7, #22]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d140      	bne.n	800311e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	330c      	adds	r3, #12
 80030a6:	7812      	ldrb	r2, [r2, #0]
 80030a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ae:	1c5a      	adds	r2, r3, #1
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	3b01      	subs	r3, #1
 80030bc:	b29a      	uxth	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80030c2:	e02c      	b.n	800311e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d113      	bne.n	80030fa <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	330c      	adds	r3, #12
 80030dc:	7812      	ldrb	r2, [r2, #0]
 80030de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e4:	1c5a      	adds	r2, r3, #1
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80030f8:	e011      	b.n	800311e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030fa:	f7fe fedf 	bl	8001ebc <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	d803      	bhi.n	8003112 <HAL_SPI_Transmit+0x204>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003110:	d102      	bne.n	8003118 <HAL_SPI_Transmit+0x20a>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d102      	bne.n	800311e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800311c:	e026      	b.n	800316c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003122:	b29b      	uxth	r3, r3
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1cd      	bne.n	80030c4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	6839      	ldr	r1, [r7, #0]
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 fbcb 	bl	80038c8 <SPI_EndRxTxTransaction>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2220      	movs	r2, #32
 800313c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10a      	bne.n	800315c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003146:	2300      	movs	r3, #0
 8003148:	613b      	str	r3, [r7, #16]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	613b      	str	r3, [r7, #16]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	613b      	str	r3, [r7, #16]
 800315a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003160:	2b00      	cmp	r3, #0
 8003162:	d002      	beq.n	800316a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	77fb      	strb	r3, [r7, #31]
 8003168:	e000      	b.n	800316c <HAL_SPI_Transmit+0x25e>
  }

error:
 800316a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800317c:	7ffb      	ldrb	r3, [r7, #31]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3720      	adds	r7, #32
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b088      	sub	sp, #32
 800318a:	af02      	add	r7, sp, #8
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	603b      	str	r3, [r7, #0]
 8003192:	4613      	mov	r3, r2
 8003194:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003196:	2300      	movs	r3, #0
 8003198:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031a2:	d112      	bne.n	80031ca <HAL_SPI_Receive+0x44>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d10e      	bne.n	80031ca <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2204      	movs	r2, #4
 80031b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80031b4:	88fa      	ldrh	r2, [r7, #6]
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	4613      	mov	r3, r2
 80031bc:	68ba      	ldr	r2, [r7, #8]
 80031be:	68b9      	ldr	r1, [r7, #8]
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	f000 f8f1 	bl	80033a8 <HAL_SPI_TransmitReceive>
 80031c6:	4603      	mov	r3, r0
 80031c8:	e0ea      	b.n	80033a0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d101      	bne.n	80031d8 <HAL_SPI_Receive+0x52>
 80031d4:	2302      	movs	r3, #2
 80031d6:	e0e3      	b.n	80033a0 <HAL_SPI_Receive+0x21a>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031e0:	f7fe fe6c 	bl	8001ebc <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d002      	beq.n	80031f8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80031f2:	2302      	movs	r3, #2
 80031f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80031f6:	e0ca      	b.n	800338e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d002      	beq.n	8003204 <HAL_SPI_Receive+0x7e>
 80031fe:	88fb      	ldrh	r3, [r7, #6]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d102      	bne.n	800320a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003208:	e0c1      	b.n	800338e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2204      	movs	r2, #4
 800320e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	88fa      	ldrh	r2, [r7, #6]
 8003222:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	88fa      	ldrh	r2, [r7, #6]
 8003228:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003250:	d10f      	bne.n	8003272 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003260:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003270:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800327c:	2b40      	cmp	r3, #64	; 0x40
 800327e:	d007      	beq.n	8003290 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800328e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d162      	bne.n	800335e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003298:	e02e      	b.n	80032f8 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d115      	bne.n	80032d4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f103 020c 	add.w	r2, r3, #12
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b4:	7812      	ldrb	r2, [r2, #0]
 80032b6:	b2d2      	uxtb	r2, r2
 80032b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032be:	1c5a      	adds	r2, r3, #1
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80032d2:	e011      	b.n	80032f8 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032d4:	f7fe fdf2 	bl	8001ebc <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d803      	bhi.n	80032ec <HAL_SPI_Receive+0x166>
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032ea:	d102      	bne.n	80032f2 <HAL_SPI_Receive+0x16c>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d102      	bne.n	80032f8 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80032f6:	e04a      	b.n	800338e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1cb      	bne.n	800329a <HAL_SPI_Receive+0x114>
 8003302:	e031      	b.n	8003368 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b01      	cmp	r3, #1
 8003310:	d113      	bne.n	800333a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331c:	b292      	uxth	r2, r2
 800331e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003324:	1c9a      	adds	r2, r3, #2
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003338:	e011      	b.n	800335e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800333a:	f7fe fdbf 	bl	8001ebc <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	429a      	cmp	r2, r3
 8003348:	d803      	bhi.n	8003352 <HAL_SPI_Receive+0x1cc>
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003350:	d102      	bne.n	8003358 <HAL_SPI_Receive+0x1d2>
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d102      	bne.n	800335e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800335c:	e017      	b.n	800338e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1cd      	bne.n	8003304 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	6839      	ldr	r1, [r7, #0]
 800336c:	68f8      	ldr	r0, [r7, #12]
 800336e:	f000 fa45 	bl	80037fc <SPI_EndRxTransaction>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d002      	beq.n	800337e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2220      	movs	r2, #32
 800337c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003382:	2b00      	cmp	r3, #0
 8003384:	d002      	beq.n	800338c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	75fb      	strb	r3, [r7, #23]
 800338a:	e000      	b.n	800338e <HAL_SPI_Receive+0x208>
  }

error :
 800338c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800339e:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08c      	sub	sp, #48	; 0x30
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
 80033b4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80033b6:	2301      	movs	r3, #1
 80033b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_SPI_TransmitReceive+0x26>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e18a      	b.n	80036e4 <HAL_SPI_TransmitReceive+0x33c>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033d6:	f7fe fd71 	bl	8001ebc <HAL_GetTick>
 80033da:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80033ec:	887b      	ldrh	r3, [r7, #2]
 80033ee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80033f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d00f      	beq.n	8003418 <HAL_SPI_TransmitReceive+0x70>
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033fe:	d107      	bne.n	8003410 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d103      	bne.n	8003410 <HAL_SPI_TransmitReceive+0x68>
 8003408:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800340c:	2b04      	cmp	r3, #4
 800340e:	d003      	beq.n	8003418 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003410:	2302      	movs	r3, #2
 8003412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003416:	e15b      	b.n	80036d0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HAL_SPI_TransmitReceive+0x82>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d002      	beq.n	800342a <HAL_SPI_TransmitReceive+0x82>
 8003424:	887b      	ldrh	r3, [r7, #2]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d103      	bne.n	8003432 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003430:	e14e      	b.n	80036d0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b04      	cmp	r3, #4
 800343c:	d003      	beq.n	8003446 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2205      	movs	r2, #5
 8003442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	887a      	ldrh	r2, [r7, #2]
 8003456:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	887a      	ldrh	r2, [r7, #2]
 800345c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	887a      	ldrh	r2, [r7, #2]
 8003468:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	887a      	ldrh	r2, [r7, #2]
 800346e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003486:	2b40      	cmp	r3, #64	; 0x40
 8003488:	d007      	beq.n	800349a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003498:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034a2:	d178      	bne.n	8003596 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <HAL_SPI_TransmitReceive+0x10a>
 80034ac:	8b7b      	ldrh	r3, [r7, #26]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d166      	bne.n	8003580 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b6:	881a      	ldrh	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c2:	1c9a      	adds	r2, r3, #2
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	3b01      	subs	r3, #1
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034d6:	e053      	b.n	8003580 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d11b      	bne.n	800351e <HAL_SPI_TransmitReceive+0x176>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d016      	beq.n	800351e <HAL_SPI_TransmitReceive+0x176>
 80034f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d113      	bne.n	800351e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fa:	881a      	ldrh	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	1c9a      	adds	r2, r3, #2
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003510:	b29b      	uxth	r3, r3
 8003512:	3b01      	subs	r3, #1
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800351a:	2300      	movs	r3, #0
 800351c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	2b01      	cmp	r3, #1
 800352a:	d119      	bne.n	8003560 <HAL_SPI_TransmitReceive+0x1b8>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d014      	beq.n	8003560 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68da      	ldr	r2, [r3, #12]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003540:	b292      	uxth	r2, r2
 8003542:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003548:	1c9a      	adds	r2, r3, #2
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800355c:	2301      	movs	r3, #1
 800355e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003560:	f7fe fcac 	bl	8001ebc <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800356c:	429a      	cmp	r2, r3
 800356e:	d807      	bhi.n	8003580 <HAL_SPI_TransmitReceive+0x1d8>
 8003570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003572:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003576:	d003      	beq.n	8003580 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800357e:	e0a7      	b.n	80036d0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003584:	b29b      	uxth	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1a6      	bne.n	80034d8 <HAL_SPI_TransmitReceive+0x130>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800358e:	b29b      	uxth	r3, r3
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1a1      	bne.n	80034d8 <HAL_SPI_TransmitReceive+0x130>
 8003594:	e07c      	b.n	8003690 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d002      	beq.n	80035a4 <HAL_SPI_TransmitReceive+0x1fc>
 800359e:	8b7b      	ldrh	r3, [r7, #26]
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d16b      	bne.n	800367c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	330c      	adds	r3, #12
 80035ae:	7812      	ldrb	r2, [r2, #0]
 80035b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b6:	1c5a      	adds	r2, r3, #1
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	3b01      	subs	r3, #1
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035ca:	e057      	b.n	800367c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d11c      	bne.n	8003614 <HAL_SPI_TransmitReceive+0x26c>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035de:	b29b      	uxth	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d017      	beq.n	8003614 <HAL_SPI_TransmitReceive+0x26c>
 80035e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d114      	bne.n	8003614 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	330c      	adds	r3, #12
 80035f4:	7812      	ldrb	r2, [r2, #0]
 80035f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b01      	cmp	r3, #1
 8003620:	d119      	bne.n	8003656 <HAL_SPI_TransmitReceive+0x2ae>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d014      	beq.n	8003656 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363e:	1c5a      	adds	r2, r3, #1
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003648:	b29b      	uxth	r3, r3
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003652:	2301      	movs	r3, #1
 8003654:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003656:	f7fe fc31 	bl	8001ebc <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003662:	429a      	cmp	r2, r3
 8003664:	d803      	bhi.n	800366e <HAL_SPI_TransmitReceive+0x2c6>
 8003666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003668:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800366c:	d102      	bne.n	8003674 <HAL_SPI_TransmitReceive+0x2cc>
 800366e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003670:	2b00      	cmp	r3, #0
 8003672:	d103      	bne.n	800367c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800367a:	e029      	b.n	80036d0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003680:	b29b      	uxth	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1a2      	bne.n	80035cc <HAL_SPI_TransmitReceive+0x224>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800368a:	b29b      	uxth	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d19d      	bne.n	80035cc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003692:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 f917 	bl	80038c8 <SPI_EndRxTxTransaction>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d006      	beq.n	80036ae <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2220      	movs	r2, #32
 80036aa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80036ac:	e010      	b.n	80036d0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10b      	bne.n	80036ce <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036b6:	2300      	movs	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	617b      	str	r3, [r7, #20]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	617b      	str	r3, [r7, #20]
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	e000      	b.n	80036d0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80036ce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80036e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3730      	adds	r7, #48	; 0x30
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b088      	sub	sp, #32
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	603b      	str	r3, [r7, #0]
 80036f8:	4613      	mov	r3, r2
 80036fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80036fc:	f7fe fbde 	bl	8001ebc <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003704:	1a9b      	subs	r3, r3, r2
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	4413      	add	r3, r2
 800370a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800370c:	f7fe fbd6 	bl	8001ebc <HAL_GetTick>
 8003710:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003712:	4b39      	ldr	r3, [pc, #228]	; (80037f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	015b      	lsls	r3, r3, #5
 8003718:	0d1b      	lsrs	r3, r3, #20
 800371a:	69fa      	ldr	r2, [r7, #28]
 800371c:	fb02 f303 	mul.w	r3, r2, r3
 8003720:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003722:	e054      	b.n	80037ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800372a:	d050      	beq.n	80037ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800372c:	f7fe fbc6 	bl	8001ebc <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	69fa      	ldr	r2, [r7, #28]
 8003738:	429a      	cmp	r2, r3
 800373a:	d902      	bls.n	8003742 <SPI_WaitFlagStateUntilTimeout+0x56>
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d13d      	bne.n	80037be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003750:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800375a:	d111      	bne.n	8003780 <SPI_WaitFlagStateUntilTimeout+0x94>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003764:	d004      	beq.n	8003770 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800376e:	d107      	bne.n	8003780 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800377e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003784:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003788:	d10f      	bne.n	80037aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e017      	b.n	80037ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	4013      	ands	r3, r2
 80037d8:	68ba      	ldr	r2, [r7, #8]
 80037da:	429a      	cmp	r2, r3
 80037dc:	bf0c      	ite	eq
 80037de:	2301      	moveq	r3, #1
 80037e0:	2300      	movne	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	461a      	mov	r2, r3
 80037e6:	79fb      	ldrb	r3, [r7, #7]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d19b      	bne.n	8003724 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3720      	adds	r7, #32
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	20000000 	.word	0x20000000

080037fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af02      	add	r7, sp, #8
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003810:	d111      	bne.n	8003836 <SPI_EndRxTransaction+0x3a>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800381a:	d004      	beq.n	8003826 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003824:	d107      	bne.n	8003836 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003834:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800383e:	d12a      	bne.n	8003896 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003848:	d012      	beq.n	8003870 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2200      	movs	r2, #0
 8003852:	2180      	movs	r1, #128	; 0x80
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f7ff ff49 	bl	80036ec <SPI_WaitFlagStateUntilTimeout>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d02d      	beq.n	80038bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003864:	f043 0220 	orr.w	r2, r3, #32
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e026      	b.n	80038be <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2200      	movs	r2, #0
 8003878:	2101      	movs	r1, #1
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f7ff ff36 	bl	80036ec <SPI_WaitFlagStateUntilTimeout>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d01a      	beq.n	80038bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800388a:	f043 0220 	orr.w	r2, r3, #32
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e013      	b.n	80038be <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2200      	movs	r2, #0
 800389e:	2101      	movs	r1, #1
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f7ff ff23 	bl	80036ec <SPI_WaitFlagStateUntilTimeout>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d007      	beq.n	80038bc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b0:	f043 0220 	orr.w	r2, r3, #32
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e000      	b.n	80038be <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
	...

080038c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b088      	sub	sp, #32
 80038cc:	af02      	add	r7, sp, #8
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80038d4:	4b1b      	ldr	r3, [pc, #108]	; (8003944 <SPI_EndRxTxTransaction+0x7c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a1b      	ldr	r2, [pc, #108]	; (8003948 <SPI_EndRxTxTransaction+0x80>)
 80038da:	fba2 2303 	umull	r2, r3, r2, r3
 80038de:	0d5b      	lsrs	r3, r3, #21
 80038e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038e4:	fb02 f303 	mul.w	r3, r2, r3
 80038e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038f2:	d112      	bne.n	800391a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2200      	movs	r2, #0
 80038fc:	2180      	movs	r1, #128	; 0x80
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f7ff fef4 	bl	80036ec <SPI_WaitFlagStateUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d016      	beq.n	8003938 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390e:	f043 0220 	orr.w	r2, r3, #32
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e00f      	b.n	800393a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00a      	beq.n	8003936 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	3b01      	subs	r3, #1
 8003924:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003930:	2b80      	cmp	r3, #128	; 0x80
 8003932:	d0f2      	beq.n	800391a <SPI_EndRxTxTransaction+0x52>
 8003934:	e000      	b.n	8003938 <SPI_EndRxTxTransaction+0x70>
        break;
 8003936:	bf00      	nop
  }

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3718      	adds	r7, #24
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	20000000 	.word	0x20000000
 8003948:	165e9f81 	.word	0x165e9f81

0800394c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e041      	b.n	80039e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7fe f978 	bl	8001c68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2202      	movs	r2, #2
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3304      	adds	r3, #4
 8003988:	4619      	mov	r1, r3
 800398a:	4610      	mov	r0, r2
 800398c:	f000 f9c0 	bl	8003d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
	...

080039ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d001      	beq.n	8003a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e044      	b.n	8003a8e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68da      	ldr	r2, [r3, #12]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0201 	orr.w	r2, r2, #1
 8003a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a1e      	ldr	r2, [pc, #120]	; (8003a9c <HAL_TIM_Base_Start_IT+0xb0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d018      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x6c>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a2e:	d013      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x6c>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1a      	ldr	r2, [pc, #104]	; (8003aa0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d00e      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x6c>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a19      	ldr	r2, [pc, #100]	; (8003aa4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d009      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x6c>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a17      	ldr	r2, [pc, #92]	; (8003aa8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d004      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x6c>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a16      	ldr	r2, [pc, #88]	; (8003aac <HAL_TIM_Base_Start_IT+0xc0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d111      	bne.n	8003a7c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 0307 	and.w	r3, r3, #7
 8003a62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d010      	beq.n	8003a8c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0201 	orr.w	r2, r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a7a:	e007      	b.n	8003a8c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 0201 	orr.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40010000 	.word	0x40010000
 8003aa0:	40000400 	.word	0x40000400
 8003aa4:	40000800 	.word	0x40000800
 8003aa8:	40000c00 	.word	0x40000c00
 8003aac:	40014000 	.word	0x40014000

08003ab0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d122      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d11b      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f06f 0202 	mvn.w	r2, #2
 8003adc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f8ee 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003af8:	e005      	b.n	8003b06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 f8e0 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 f8f1 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	f003 0304 	and.w	r3, r3, #4
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d122      	bne.n	8003b60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b04      	cmp	r3, #4
 8003b26:	d11b      	bne.n	8003b60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f06f 0204 	mvn.w	r2, #4
 8003b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2202      	movs	r2, #2
 8003b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d003      	beq.n	8003b4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f8c4 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003b4c:	e005      	b.n	8003b5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 f8b6 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 f8c7 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d122      	bne.n	8003bb4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d11b      	bne.n	8003bb4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f06f 0208 	mvn.w	r2, #8
 8003b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2204      	movs	r2, #4
 8003b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f89a 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003ba0:	e005      	b.n	8003bae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f88c 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f89d 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f003 0310 	and.w	r3, r3, #16
 8003bbe:	2b10      	cmp	r3, #16
 8003bc0:	d122      	bne.n	8003c08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b10      	cmp	r3, #16
 8003bce:	d11b      	bne.n	8003c08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f06f 0210 	mvn.w	r2, #16
 8003bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2208      	movs	r2, #8
 8003bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d003      	beq.n	8003bf6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f870 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003bf4:	e005      	b.n	8003c02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f862 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f873 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d10e      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d107      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f06f 0201 	mvn.w	r2, #1
 8003c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7fd fe06 	bl	8001840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3e:	2b80      	cmp	r3, #128	; 0x80
 8003c40:	d10e      	bne.n	8003c60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c4c:	2b80      	cmp	r3, #128	; 0x80
 8003c4e:	d107      	bne.n	8003c60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f8e2 	bl	8003e24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c6a:	2b40      	cmp	r3, #64	; 0x40
 8003c6c:	d10e      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c78:	2b40      	cmp	r3, #64	; 0x40
 8003c7a:	d107      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f838 	bl	8003cfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	f003 0320 	and.w	r3, r3, #32
 8003c96:	2b20      	cmp	r3, #32
 8003c98:	d10e      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b20      	cmp	r3, #32
 8003ca6:	d107      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f06f 0220 	mvn.w	r2, #32
 8003cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f8ac 	bl	8003e10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cb8:	bf00      	nop
 8003cba:	3708      	adds	r7, #8
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a34      	ldr	r2, [pc, #208]	; (8003df4 <TIM_Base_SetConfig+0xe4>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d00f      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d2e:	d00b      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a31      	ldr	r2, [pc, #196]	; (8003df8 <TIM_Base_SetConfig+0xe8>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d007      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a30      	ldr	r2, [pc, #192]	; (8003dfc <TIM_Base_SetConfig+0xec>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d003      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a2f      	ldr	r2, [pc, #188]	; (8003e00 <TIM_Base_SetConfig+0xf0>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d108      	bne.n	8003d5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a25      	ldr	r2, [pc, #148]	; (8003df4 <TIM_Base_SetConfig+0xe4>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d01b      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d68:	d017      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a22      	ldr	r2, [pc, #136]	; (8003df8 <TIM_Base_SetConfig+0xe8>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d013      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a21      	ldr	r2, [pc, #132]	; (8003dfc <TIM_Base_SetConfig+0xec>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d00f      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a20      	ldr	r2, [pc, #128]	; (8003e00 <TIM_Base_SetConfig+0xf0>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d00b      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a1f      	ldr	r2, [pc, #124]	; (8003e04 <TIM_Base_SetConfig+0xf4>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d007      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a1e      	ldr	r2, [pc, #120]	; (8003e08 <TIM_Base_SetConfig+0xf8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d003      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a1d      	ldr	r2, [pc, #116]	; (8003e0c <TIM_Base_SetConfig+0xfc>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d108      	bne.n	8003dac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a08      	ldr	r2, [pc, #32]	; (8003df4 <TIM_Base_SetConfig+0xe4>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d103      	bne.n	8003de0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	615a      	str	r2, [r3, #20]
}
 8003de6:	bf00      	nop
 8003de8:	3714      	adds	r7, #20
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	40010000 	.word	0x40010000
 8003df8:	40000400 	.word	0x40000400
 8003dfc:	40000800 	.word	0x40000800
 8003e00:	40000c00 	.word	0x40000c00
 8003e04:	40014000 	.word	0x40014000
 8003e08:	40014400 	.word	0x40014400
 8003e0c:	40014800 	.word	0x40014800

08003e10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e03f      	b.n	8003eca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7fd ff54 	bl	8001d0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2224      	movs	r2, #36	; 0x24
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68da      	ldr	r2, [r3, #12]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f929 	bl	80040d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	691a      	ldr	r2, [r3, #16]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695a      	ldr	r2, [r3, #20]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ea0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68da      	ldr	r2, [r3, #12]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003eb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2220      	movs	r2, #32
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b08a      	sub	sp, #40	; 0x28
 8003ed6:	af02      	add	r7, sp, #8
 8003ed8:	60f8      	str	r0, [r7, #12]
 8003eda:	60b9      	str	r1, [r7, #8]
 8003edc:	603b      	str	r3, [r7, #0]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b20      	cmp	r3, #32
 8003ef0:	d17c      	bne.n	8003fec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <HAL_UART_Transmit+0x2c>
 8003ef8:	88fb      	ldrh	r3, [r7, #6]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e075      	b.n	8003fee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d101      	bne.n	8003f10 <HAL_UART_Transmit+0x3e>
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e06e      	b.n	8003fee <HAL_UART_Transmit+0x11c>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2221      	movs	r2, #33	; 0x21
 8003f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f26:	f7fd ffc9 	bl	8001ebc <HAL_GetTick>
 8003f2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	88fa      	ldrh	r2, [r7, #6]
 8003f30:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	88fa      	ldrh	r2, [r7, #6]
 8003f36:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f40:	d108      	bne.n	8003f54 <HAL_UART_Transmit+0x82>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d104      	bne.n	8003f54 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	e003      	b.n	8003f5c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003f64:	e02a      	b.n	8003fbc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	2180      	movs	r1, #128	; 0x80
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 f840 	bl	8003ff6 <UART_WaitOnFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e036      	b.n	8003fee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10b      	bne.n	8003f9e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	881b      	ldrh	r3, [r3, #0]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f94:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	3302      	adds	r3, #2
 8003f9a:	61bb      	str	r3, [r7, #24]
 8003f9c:	e007      	b.n	8003fae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	781a      	ldrb	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	3301      	adds	r3, #1
 8003fac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1cf      	bne.n	8003f66 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2140      	movs	r1, #64	; 0x40
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f810 	bl	8003ff6 <UART_WaitOnFlagUntilTimeout>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e006      	b.n	8003fee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	e000      	b.n	8003fee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003fec:	2302      	movs	r3, #2
  }
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3720      	adds	r7, #32
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b090      	sub	sp, #64	; 0x40
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	60f8      	str	r0, [r7, #12]
 8003ffe:	60b9      	str	r1, [r7, #8]
 8004000:	603b      	str	r3, [r7, #0]
 8004002:	4613      	mov	r3, r2
 8004004:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004006:	e050      	b.n	80040aa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004008:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800400a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800400e:	d04c      	beq.n	80040aa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004012:	2b00      	cmp	r3, #0
 8004014:	d007      	beq.n	8004026 <UART_WaitOnFlagUntilTimeout+0x30>
 8004016:	f7fd ff51 	bl	8001ebc <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004022:	429a      	cmp	r2, r3
 8004024:	d241      	bcs.n	80040aa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	330c      	adds	r3, #12
 800402c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004030:	e853 3f00 	ldrex	r3, [r3]
 8004034:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004038:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800403c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	330c      	adds	r3, #12
 8004044:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004046:	637a      	str	r2, [r7, #52]	; 0x34
 8004048:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800404c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1e5      	bne.n	8004026 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	3314      	adds	r3, #20
 8004060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	e853 3f00 	ldrex	r3, [r3]
 8004068:	613b      	str	r3, [r7, #16]
   return(result);
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	f023 0301 	bic.w	r3, r3, #1
 8004070:	63bb      	str	r3, [r7, #56]	; 0x38
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	3314      	adds	r3, #20
 8004078:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800407a:	623a      	str	r2, [r7, #32]
 800407c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800407e:	69f9      	ldr	r1, [r7, #28]
 8004080:	6a3a      	ldr	r2, [r7, #32]
 8004082:	e841 2300 	strex	r3, r2, [r1]
 8004086:	61bb      	str	r3, [r7, #24]
   return(result);
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1e5      	bne.n	800405a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2220      	movs	r2, #32
 8004092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2220      	movs	r2, #32
 800409a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e00f      	b.n	80040ca <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	4013      	ands	r3, r2
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	bf0c      	ite	eq
 80040ba:	2301      	moveq	r3, #1
 80040bc:	2300      	movne	r3, #0
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	461a      	mov	r2, r3
 80040c2:	79fb      	ldrb	r3, [r7, #7]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d09f      	beq.n	8004008 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3740      	adds	r7, #64	; 0x40
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040d8:	b09f      	sub	sp, #124	; 0x7c
 80040da:	af00      	add	r7, sp, #0
 80040dc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80040e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ea:	68d9      	ldr	r1, [r3, #12]
 80040ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	ea40 0301 	orr.w	r3, r0, r1
 80040f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	431a      	orrs	r2, r3
 8004100:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	431a      	orrs	r2, r3
 8004106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	4313      	orrs	r3, r2
 800410c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800410e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004118:	f021 010c 	bic.w	r1, r1, #12
 800411c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004122:	430b      	orrs	r3, r1
 8004124:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004126:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004130:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004132:	6999      	ldr	r1, [r3, #24]
 8004134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	ea40 0301 	orr.w	r3, r0, r1
 800413c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800413e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	4bc5      	ldr	r3, [pc, #788]	; (8004458 <UART_SetConfig+0x384>)
 8004144:	429a      	cmp	r2, r3
 8004146:	d004      	beq.n	8004152 <UART_SetConfig+0x7e>
 8004148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	4bc3      	ldr	r3, [pc, #780]	; (800445c <UART_SetConfig+0x388>)
 800414e:	429a      	cmp	r2, r3
 8004150:	d103      	bne.n	800415a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004152:	f7fe fe3f 	bl	8002dd4 <HAL_RCC_GetPCLK2Freq>
 8004156:	6778      	str	r0, [r7, #116]	; 0x74
 8004158:	e002      	b.n	8004160 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800415a:	f7fe fe27 	bl	8002dac <HAL_RCC_GetPCLK1Freq>
 800415e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004168:	f040 80b6 	bne.w	80042d8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800416c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800416e:	461c      	mov	r4, r3
 8004170:	f04f 0500 	mov.w	r5, #0
 8004174:	4622      	mov	r2, r4
 8004176:	462b      	mov	r3, r5
 8004178:	1891      	adds	r1, r2, r2
 800417a:	6439      	str	r1, [r7, #64]	; 0x40
 800417c:	415b      	adcs	r3, r3
 800417e:	647b      	str	r3, [r7, #68]	; 0x44
 8004180:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004184:	1912      	adds	r2, r2, r4
 8004186:	eb45 0303 	adc.w	r3, r5, r3
 800418a:	f04f 0000 	mov.w	r0, #0
 800418e:	f04f 0100 	mov.w	r1, #0
 8004192:	00d9      	lsls	r1, r3, #3
 8004194:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004198:	00d0      	lsls	r0, r2, #3
 800419a:	4602      	mov	r2, r0
 800419c:	460b      	mov	r3, r1
 800419e:	1911      	adds	r1, r2, r4
 80041a0:	6639      	str	r1, [r7, #96]	; 0x60
 80041a2:	416b      	adcs	r3, r5
 80041a4:	667b      	str	r3, [r7, #100]	; 0x64
 80041a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	461a      	mov	r2, r3
 80041ac:	f04f 0300 	mov.w	r3, #0
 80041b0:	1891      	adds	r1, r2, r2
 80041b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80041b4:	415b      	adcs	r3, r3
 80041b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80041bc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80041c0:	f7fc fd0c 	bl	8000bdc <__aeabi_uldivmod>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	4ba5      	ldr	r3, [pc, #660]	; (8004460 <UART_SetConfig+0x38c>)
 80041ca:	fba3 2302 	umull	r2, r3, r3, r2
 80041ce:	095b      	lsrs	r3, r3, #5
 80041d0:	011e      	lsls	r6, r3, #4
 80041d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041d4:	461c      	mov	r4, r3
 80041d6:	f04f 0500 	mov.w	r5, #0
 80041da:	4622      	mov	r2, r4
 80041dc:	462b      	mov	r3, r5
 80041de:	1891      	adds	r1, r2, r2
 80041e0:	6339      	str	r1, [r7, #48]	; 0x30
 80041e2:	415b      	adcs	r3, r3
 80041e4:	637b      	str	r3, [r7, #52]	; 0x34
 80041e6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80041ea:	1912      	adds	r2, r2, r4
 80041ec:	eb45 0303 	adc.w	r3, r5, r3
 80041f0:	f04f 0000 	mov.w	r0, #0
 80041f4:	f04f 0100 	mov.w	r1, #0
 80041f8:	00d9      	lsls	r1, r3, #3
 80041fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041fe:	00d0      	lsls	r0, r2, #3
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	1911      	adds	r1, r2, r4
 8004206:	65b9      	str	r1, [r7, #88]	; 0x58
 8004208:	416b      	adcs	r3, r5
 800420a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800420c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	461a      	mov	r2, r3
 8004212:	f04f 0300 	mov.w	r3, #0
 8004216:	1891      	adds	r1, r2, r2
 8004218:	62b9      	str	r1, [r7, #40]	; 0x28
 800421a:	415b      	adcs	r3, r3
 800421c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800421e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004222:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004226:	f7fc fcd9 	bl	8000bdc <__aeabi_uldivmod>
 800422a:	4602      	mov	r2, r0
 800422c:	460b      	mov	r3, r1
 800422e:	4b8c      	ldr	r3, [pc, #560]	; (8004460 <UART_SetConfig+0x38c>)
 8004230:	fba3 1302 	umull	r1, r3, r3, r2
 8004234:	095b      	lsrs	r3, r3, #5
 8004236:	2164      	movs	r1, #100	; 0x64
 8004238:	fb01 f303 	mul.w	r3, r1, r3
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	3332      	adds	r3, #50	; 0x32
 8004242:	4a87      	ldr	r2, [pc, #540]	; (8004460 <UART_SetConfig+0x38c>)
 8004244:	fba2 2303 	umull	r2, r3, r2, r3
 8004248:	095b      	lsrs	r3, r3, #5
 800424a:	005b      	lsls	r3, r3, #1
 800424c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004250:	441e      	add	r6, r3
 8004252:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004254:	4618      	mov	r0, r3
 8004256:	f04f 0100 	mov.w	r1, #0
 800425a:	4602      	mov	r2, r0
 800425c:	460b      	mov	r3, r1
 800425e:	1894      	adds	r4, r2, r2
 8004260:	623c      	str	r4, [r7, #32]
 8004262:	415b      	adcs	r3, r3
 8004264:	627b      	str	r3, [r7, #36]	; 0x24
 8004266:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800426a:	1812      	adds	r2, r2, r0
 800426c:	eb41 0303 	adc.w	r3, r1, r3
 8004270:	f04f 0400 	mov.w	r4, #0
 8004274:	f04f 0500 	mov.w	r5, #0
 8004278:	00dd      	lsls	r5, r3, #3
 800427a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800427e:	00d4      	lsls	r4, r2, #3
 8004280:	4622      	mov	r2, r4
 8004282:	462b      	mov	r3, r5
 8004284:	1814      	adds	r4, r2, r0
 8004286:	653c      	str	r4, [r7, #80]	; 0x50
 8004288:	414b      	adcs	r3, r1
 800428a:	657b      	str	r3, [r7, #84]	; 0x54
 800428c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	461a      	mov	r2, r3
 8004292:	f04f 0300 	mov.w	r3, #0
 8004296:	1891      	adds	r1, r2, r2
 8004298:	61b9      	str	r1, [r7, #24]
 800429a:	415b      	adcs	r3, r3
 800429c:	61fb      	str	r3, [r7, #28]
 800429e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042a2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80042a6:	f7fc fc99 	bl	8000bdc <__aeabi_uldivmod>
 80042aa:	4602      	mov	r2, r0
 80042ac:	460b      	mov	r3, r1
 80042ae:	4b6c      	ldr	r3, [pc, #432]	; (8004460 <UART_SetConfig+0x38c>)
 80042b0:	fba3 1302 	umull	r1, r3, r3, r2
 80042b4:	095b      	lsrs	r3, r3, #5
 80042b6:	2164      	movs	r1, #100	; 0x64
 80042b8:	fb01 f303 	mul.w	r3, r1, r3
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	3332      	adds	r3, #50	; 0x32
 80042c2:	4a67      	ldr	r2, [pc, #412]	; (8004460 <UART_SetConfig+0x38c>)
 80042c4:	fba2 2303 	umull	r2, r3, r2, r3
 80042c8:	095b      	lsrs	r3, r3, #5
 80042ca:	f003 0207 	and.w	r2, r3, #7
 80042ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4432      	add	r2, r6
 80042d4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80042d6:	e0b9      	b.n	800444c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042da:	461c      	mov	r4, r3
 80042dc:	f04f 0500 	mov.w	r5, #0
 80042e0:	4622      	mov	r2, r4
 80042e2:	462b      	mov	r3, r5
 80042e4:	1891      	adds	r1, r2, r2
 80042e6:	6139      	str	r1, [r7, #16]
 80042e8:	415b      	adcs	r3, r3
 80042ea:	617b      	str	r3, [r7, #20]
 80042ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80042f0:	1912      	adds	r2, r2, r4
 80042f2:	eb45 0303 	adc.w	r3, r5, r3
 80042f6:	f04f 0000 	mov.w	r0, #0
 80042fa:	f04f 0100 	mov.w	r1, #0
 80042fe:	00d9      	lsls	r1, r3, #3
 8004300:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004304:	00d0      	lsls	r0, r2, #3
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	eb12 0804 	adds.w	r8, r2, r4
 800430e:	eb43 0905 	adc.w	r9, r3, r5
 8004312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	4618      	mov	r0, r3
 8004318:	f04f 0100 	mov.w	r1, #0
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	008b      	lsls	r3, r1, #2
 8004326:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800432a:	0082      	lsls	r2, r0, #2
 800432c:	4640      	mov	r0, r8
 800432e:	4649      	mov	r1, r9
 8004330:	f7fc fc54 	bl	8000bdc <__aeabi_uldivmod>
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4b49      	ldr	r3, [pc, #292]	; (8004460 <UART_SetConfig+0x38c>)
 800433a:	fba3 2302 	umull	r2, r3, r3, r2
 800433e:	095b      	lsrs	r3, r3, #5
 8004340:	011e      	lsls	r6, r3, #4
 8004342:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004344:	4618      	mov	r0, r3
 8004346:	f04f 0100 	mov.w	r1, #0
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	1894      	adds	r4, r2, r2
 8004350:	60bc      	str	r4, [r7, #8]
 8004352:	415b      	adcs	r3, r3
 8004354:	60fb      	str	r3, [r7, #12]
 8004356:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800435a:	1812      	adds	r2, r2, r0
 800435c:	eb41 0303 	adc.w	r3, r1, r3
 8004360:	f04f 0400 	mov.w	r4, #0
 8004364:	f04f 0500 	mov.w	r5, #0
 8004368:	00dd      	lsls	r5, r3, #3
 800436a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800436e:	00d4      	lsls	r4, r2, #3
 8004370:	4622      	mov	r2, r4
 8004372:	462b      	mov	r3, r5
 8004374:	1814      	adds	r4, r2, r0
 8004376:	64bc      	str	r4, [r7, #72]	; 0x48
 8004378:	414b      	adcs	r3, r1
 800437a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800437c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	4618      	mov	r0, r3
 8004382:	f04f 0100 	mov.w	r1, #0
 8004386:	f04f 0200 	mov.w	r2, #0
 800438a:	f04f 0300 	mov.w	r3, #0
 800438e:	008b      	lsls	r3, r1, #2
 8004390:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004394:	0082      	lsls	r2, r0, #2
 8004396:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800439a:	f7fc fc1f 	bl	8000bdc <__aeabi_uldivmod>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	4b2f      	ldr	r3, [pc, #188]	; (8004460 <UART_SetConfig+0x38c>)
 80043a4:	fba3 1302 	umull	r1, r3, r3, r2
 80043a8:	095b      	lsrs	r3, r3, #5
 80043aa:	2164      	movs	r1, #100	; 0x64
 80043ac:	fb01 f303 	mul.w	r3, r1, r3
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	3332      	adds	r3, #50	; 0x32
 80043b6:	4a2a      	ldr	r2, [pc, #168]	; (8004460 <UART_SetConfig+0x38c>)
 80043b8:	fba2 2303 	umull	r2, r3, r2, r3
 80043bc:	095b      	lsrs	r3, r3, #5
 80043be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043c2:	441e      	add	r6, r3
 80043c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043c6:	4618      	mov	r0, r3
 80043c8:	f04f 0100 	mov.w	r1, #0
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	1894      	adds	r4, r2, r2
 80043d2:	603c      	str	r4, [r7, #0]
 80043d4:	415b      	adcs	r3, r3
 80043d6:	607b      	str	r3, [r7, #4]
 80043d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043dc:	1812      	adds	r2, r2, r0
 80043de:	eb41 0303 	adc.w	r3, r1, r3
 80043e2:	f04f 0400 	mov.w	r4, #0
 80043e6:	f04f 0500 	mov.w	r5, #0
 80043ea:	00dd      	lsls	r5, r3, #3
 80043ec:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80043f0:	00d4      	lsls	r4, r2, #3
 80043f2:	4622      	mov	r2, r4
 80043f4:	462b      	mov	r3, r5
 80043f6:	eb12 0a00 	adds.w	sl, r2, r0
 80043fa:	eb43 0b01 	adc.w	fp, r3, r1
 80043fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	4618      	mov	r0, r3
 8004404:	f04f 0100 	mov.w	r1, #0
 8004408:	f04f 0200 	mov.w	r2, #0
 800440c:	f04f 0300 	mov.w	r3, #0
 8004410:	008b      	lsls	r3, r1, #2
 8004412:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004416:	0082      	lsls	r2, r0, #2
 8004418:	4650      	mov	r0, sl
 800441a:	4659      	mov	r1, fp
 800441c:	f7fc fbde 	bl	8000bdc <__aeabi_uldivmod>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4b0e      	ldr	r3, [pc, #56]	; (8004460 <UART_SetConfig+0x38c>)
 8004426:	fba3 1302 	umull	r1, r3, r3, r2
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	2164      	movs	r1, #100	; 0x64
 800442e:	fb01 f303 	mul.w	r3, r1, r3
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	011b      	lsls	r3, r3, #4
 8004436:	3332      	adds	r3, #50	; 0x32
 8004438:	4a09      	ldr	r2, [pc, #36]	; (8004460 <UART_SetConfig+0x38c>)
 800443a:	fba2 2303 	umull	r2, r3, r2, r3
 800443e:	095b      	lsrs	r3, r3, #5
 8004440:	f003 020f 	and.w	r2, r3, #15
 8004444:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4432      	add	r2, r6
 800444a:	609a      	str	r2, [r3, #8]
}
 800444c:	bf00      	nop
 800444e:	377c      	adds	r7, #124	; 0x7c
 8004450:	46bd      	mov	sp, r7
 8004452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004456:	bf00      	nop
 8004458:	40011000 	.word	0x40011000
 800445c:	40011400 	.word	0x40011400
 8004460:	51eb851f 	.word	0x51eb851f

08004464 <__errno>:
 8004464:	4b01      	ldr	r3, [pc, #4]	; (800446c <__errno+0x8>)
 8004466:	6818      	ldr	r0, [r3, #0]
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	2000000c 	.word	0x2000000c

08004470 <__libc_init_array>:
 8004470:	b570      	push	{r4, r5, r6, lr}
 8004472:	4d0d      	ldr	r5, [pc, #52]	; (80044a8 <__libc_init_array+0x38>)
 8004474:	4c0d      	ldr	r4, [pc, #52]	; (80044ac <__libc_init_array+0x3c>)
 8004476:	1b64      	subs	r4, r4, r5
 8004478:	10a4      	asrs	r4, r4, #2
 800447a:	2600      	movs	r6, #0
 800447c:	42a6      	cmp	r6, r4
 800447e:	d109      	bne.n	8004494 <__libc_init_array+0x24>
 8004480:	4d0b      	ldr	r5, [pc, #44]	; (80044b0 <__libc_init_array+0x40>)
 8004482:	4c0c      	ldr	r4, [pc, #48]	; (80044b4 <__libc_init_array+0x44>)
 8004484:	f000 feee 	bl	8005264 <_init>
 8004488:	1b64      	subs	r4, r4, r5
 800448a:	10a4      	asrs	r4, r4, #2
 800448c:	2600      	movs	r6, #0
 800448e:	42a6      	cmp	r6, r4
 8004490:	d105      	bne.n	800449e <__libc_init_array+0x2e>
 8004492:	bd70      	pop	{r4, r5, r6, pc}
 8004494:	f855 3b04 	ldr.w	r3, [r5], #4
 8004498:	4798      	blx	r3
 800449a:	3601      	adds	r6, #1
 800449c:	e7ee      	b.n	800447c <__libc_init_array+0xc>
 800449e:	f855 3b04 	ldr.w	r3, [r5], #4
 80044a2:	4798      	blx	r3
 80044a4:	3601      	adds	r6, #1
 80044a6:	e7f2      	b.n	800448e <__libc_init_array+0x1e>
 80044a8:	08005378 	.word	0x08005378
 80044ac:	08005378 	.word	0x08005378
 80044b0:	08005378 	.word	0x08005378
 80044b4:	0800537c 	.word	0x0800537c

080044b8 <memset>:
 80044b8:	4402      	add	r2, r0
 80044ba:	4603      	mov	r3, r0
 80044bc:	4293      	cmp	r3, r2
 80044be:	d100      	bne.n	80044c2 <memset+0xa>
 80044c0:	4770      	bx	lr
 80044c2:	f803 1b01 	strb.w	r1, [r3], #1
 80044c6:	e7f9      	b.n	80044bc <memset+0x4>

080044c8 <siprintf>:
 80044c8:	b40e      	push	{r1, r2, r3}
 80044ca:	b500      	push	{lr}
 80044cc:	b09c      	sub	sp, #112	; 0x70
 80044ce:	ab1d      	add	r3, sp, #116	; 0x74
 80044d0:	9002      	str	r0, [sp, #8]
 80044d2:	9006      	str	r0, [sp, #24]
 80044d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80044d8:	4809      	ldr	r0, [pc, #36]	; (8004500 <siprintf+0x38>)
 80044da:	9107      	str	r1, [sp, #28]
 80044dc:	9104      	str	r1, [sp, #16]
 80044de:	4909      	ldr	r1, [pc, #36]	; (8004504 <siprintf+0x3c>)
 80044e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80044e4:	9105      	str	r1, [sp, #20]
 80044e6:	6800      	ldr	r0, [r0, #0]
 80044e8:	9301      	str	r3, [sp, #4]
 80044ea:	a902      	add	r1, sp, #8
 80044ec:	f000 f868 	bl	80045c0 <_svfiprintf_r>
 80044f0:	9b02      	ldr	r3, [sp, #8]
 80044f2:	2200      	movs	r2, #0
 80044f4:	701a      	strb	r2, [r3, #0]
 80044f6:	b01c      	add	sp, #112	; 0x70
 80044f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80044fc:	b003      	add	sp, #12
 80044fe:	4770      	bx	lr
 8004500:	2000000c 	.word	0x2000000c
 8004504:	ffff0208 	.word	0xffff0208

08004508 <__ssputs_r>:
 8004508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800450c:	688e      	ldr	r6, [r1, #8]
 800450e:	429e      	cmp	r6, r3
 8004510:	4682      	mov	sl, r0
 8004512:	460c      	mov	r4, r1
 8004514:	4690      	mov	r8, r2
 8004516:	461f      	mov	r7, r3
 8004518:	d838      	bhi.n	800458c <__ssputs_r+0x84>
 800451a:	898a      	ldrh	r2, [r1, #12]
 800451c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004520:	d032      	beq.n	8004588 <__ssputs_r+0x80>
 8004522:	6825      	ldr	r5, [r4, #0]
 8004524:	6909      	ldr	r1, [r1, #16]
 8004526:	eba5 0901 	sub.w	r9, r5, r1
 800452a:	6965      	ldr	r5, [r4, #20]
 800452c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004530:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004534:	3301      	adds	r3, #1
 8004536:	444b      	add	r3, r9
 8004538:	106d      	asrs	r5, r5, #1
 800453a:	429d      	cmp	r5, r3
 800453c:	bf38      	it	cc
 800453e:	461d      	movcc	r5, r3
 8004540:	0553      	lsls	r3, r2, #21
 8004542:	d531      	bpl.n	80045a8 <__ssputs_r+0xa0>
 8004544:	4629      	mov	r1, r5
 8004546:	f000 fb47 	bl	8004bd8 <_malloc_r>
 800454a:	4606      	mov	r6, r0
 800454c:	b950      	cbnz	r0, 8004564 <__ssputs_r+0x5c>
 800454e:	230c      	movs	r3, #12
 8004550:	f8ca 3000 	str.w	r3, [sl]
 8004554:	89a3      	ldrh	r3, [r4, #12]
 8004556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800455a:	81a3      	strh	r3, [r4, #12]
 800455c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004564:	6921      	ldr	r1, [r4, #16]
 8004566:	464a      	mov	r2, r9
 8004568:	f000 fabe 	bl	8004ae8 <memcpy>
 800456c:	89a3      	ldrh	r3, [r4, #12]
 800456e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004572:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004576:	81a3      	strh	r3, [r4, #12]
 8004578:	6126      	str	r6, [r4, #16]
 800457a:	6165      	str	r5, [r4, #20]
 800457c:	444e      	add	r6, r9
 800457e:	eba5 0509 	sub.w	r5, r5, r9
 8004582:	6026      	str	r6, [r4, #0]
 8004584:	60a5      	str	r5, [r4, #8]
 8004586:	463e      	mov	r6, r7
 8004588:	42be      	cmp	r6, r7
 800458a:	d900      	bls.n	800458e <__ssputs_r+0x86>
 800458c:	463e      	mov	r6, r7
 800458e:	4632      	mov	r2, r6
 8004590:	6820      	ldr	r0, [r4, #0]
 8004592:	4641      	mov	r1, r8
 8004594:	f000 fab6 	bl	8004b04 <memmove>
 8004598:	68a3      	ldr	r3, [r4, #8]
 800459a:	6822      	ldr	r2, [r4, #0]
 800459c:	1b9b      	subs	r3, r3, r6
 800459e:	4432      	add	r2, r6
 80045a0:	60a3      	str	r3, [r4, #8]
 80045a2:	6022      	str	r2, [r4, #0]
 80045a4:	2000      	movs	r0, #0
 80045a6:	e7db      	b.n	8004560 <__ssputs_r+0x58>
 80045a8:	462a      	mov	r2, r5
 80045aa:	f000 fb6f 	bl	8004c8c <_realloc_r>
 80045ae:	4606      	mov	r6, r0
 80045b0:	2800      	cmp	r0, #0
 80045b2:	d1e1      	bne.n	8004578 <__ssputs_r+0x70>
 80045b4:	6921      	ldr	r1, [r4, #16]
 80045b6:	4650      	mov	r0, sl
 80045b8:	f000 fabe 	bl	8004b38 <_free_r>
 80045bc:	e7c7      	b.n	800454e <__ssputs_r+0x46>
	...

080045c0 <_svfiprintf_r>:
 80045c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045c4:	4698      	mov	r8, r3
 80045c6:	898b      	ldrh	r3, [r1, #12]
 80045c8:	061b      	lsls	r3, r3, #24
 80045ca:	b09d      	sub	sp, #116	; 0x74
 80045cc:	4607      	mov	r7, r0
 80045ce:	460d      	mov	r5, r1
 80045d0:	4614      	mov	r4, r2
 80045d2:	d50e      	bpl.n	80045f2 <_svfiprintf_r+0x32>
 80045d4:	690b      	ldr	r3, [r1, #16]
 80045d6:	b963      	cbnz	r3, 80045f2 <_svfiprintf_r+0x32>
 80045d8:	2140      	movs	r1, #64	; 0x40
 80045da:	f000 fafd 	bl	8004bd8 <_malloc_r>
 80045de:	6028      	str	r0, [r5, #0]
 80045e0:	6128      	str	r0, [r5, #16]
 80045e2:	b920      	cbnz	r0, 80045ee <_svfiprintf_r+0x2e>
 80045e4:	230c      	movs	r3, #12
 80045e6:	603b      	str	r3, [r7, #0]
 80045e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045ec:	e0d1      	b.n	8004792 <_svfiprintf_r+0x1d2>
 80045ee:	2340      	movs	r3, #64	; 0x40
 80045f0:	616b      	str	r3, [r5, #20]
 80045f2:	2300      	movs	r3, #0
 80045f4:	9309      	str	r3, [sp, #36]	; 0x24
 80045f6:	2320      	movs	r3, #32
 80045f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004600:	2330      	movs	r3, #48	; 0x30
 8004602:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80047ac <_svfiprintf_r+0x1ec>
 8004606:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800460a:	f04f 0901 	mov.w	r9, #1
 800460e:	4623      	mov	r3, r4
 8004610:	469a      	mov	sl, r3
 8004612:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004616:	b10a      	cbz	r2, 800461c <_svfiprintf_r+0x5c>
 8004618:	2a25      	cmp	r2, #37	; 0x25
 800461a:	d1f9      	bne.n	8004610 <_svfiprintf_r+0x50>
 800461c:	ebba 0b04 	subs.w	fp, sl, r4
 8004620:	d00b      	beq.n	800463a <_svfiprintf_r+0x7a>
 8004622:	465b      	mov	r3, fp
 8004624:	4622      	mov	r2, r4
 8004626:	4629      	mov	r1, r5
 8004628:	4638      	mov	r0, r7
 800462a:	f7ff ff6d 	bl	8004508 <__ssputs_r>
 800462e:	3001      	adds	r0, #1
 8004630:	f000 80aa 	beq.w	8004788 <_svfiprintf_r+0x1c8>
 8004634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004636:	445a      	add	r2, fp
 8004638:	9209      	str	r2, [sp, #36]	; 0x24
 800463a:	f89a 3000 	ldrb.w	r3, [sl]
 800463e:	2b00      	cmp	r3, #0
 8004640:	f000 80a2 	beq.w	8004788 <_svfiprintf_r+0x1c8>
 8004644:	2300      	movs	r3, #0
 8004646:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800464a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800464e:	f10a 0a01 	add.w	sl, sl, #1
 8004652:	9304      	str	r3, [sp, #16]
 8004654:	9307      	str	r3, [sp, #28]
 8004656:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800465a:	931a      	str	r3, [sp, #104]	; 0x68
 800465c:	4654      	mov	r4, sl
 800465e:	2205      	movs	r2, #5
 8004660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004664:	4851      	ldr	r0, [pc, #324]	; (80047ac <_svfiprintf_r+0x1ec>)
 8004666:	f7fb fdc3 	bl	80001f0 <memchr>
 800466a:	9a04      	ldr	r2, [sp, #16]
 800466c:	b9d8      	cbnz	r0, 80046a6 <_svfiprintf_r+0xe6>
 800466e:	06d0      	lsls	r0, r2, #27
 8004670:	bf44      	itt	mi
 8004672:	2320      	movmi	r3, #32
 8004674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004678:	0711      	lsls	r1, r2, #28
 800467a:	bf44      	itt	mi
 800467c:	232b      	movmi	r3, #43	; 0x2b
 800467e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004682:	f89a 3000 	ldrb.w	r3, [sl]
 8004686:	2b2a      	cmp	r3, #42	; 0x2a
 8004688:	d015      	beq.n	80046b6 <_svfiprintf_r+0xf6>
 800468a:	9a07      	ldr	r2, [sp, #28]
 800468c:	4654      	mov	r4, sl
 800468e:	2000      	movs	r0, #0
 8004690:	f04f 0c0a 	mov.w	ip, #10
 8004694:	4621      	mov	r1, r4
 8004696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800469a:	3b30      	subs	r3, #48	; 0x30
 800469c:	2b09      	cmp	r3, #9
 800469e:	d94e      	bls.n	800473e <_svfiprintf_r+0x17e>
 80046a0:	b1b0      	cbz	r0, 80046d0 <_svfiprintf_r+0x110>
 80046a2:	9207      	str	r2, [sp, #28]
 80046a4:	e014      	b.n	80046d0 <_svfiprintf_r+0x110>
 80046a6:	eba0 0308 	sub.w	r3, r0, r8
 80046aa:	fa09 f303 	lsl.w	r3, r9, r3
 80046ae:	4313      	orrs	r3, r2
 80046b0:	9304      	str	r3, [sp, #16]
 80046b2:	46a2      	mov	sl, r4
 80046b4:	e7d2      	b.n	800465c <_svfiprintf_r+0x9c>
 80046b6:	9b03      	ldr	r3, [sp, #12]
 80046b8:	1d19      	adds	r1, r3, #4
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	9103      	str	r1, [sp, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	bfbb      	ittet	lt
 80046c2:	425b      	neglt	r3, r3
 80046c4:	f042 0202 	orrlt.w	r2, r2, #2
 80046c8:	9307      	strge	r3, [sp, #28]
 80046ca:	9307      	strlt	r3, [sp, #28]
 80046cc:	bfb8      	it	lt
 80046ce:	9204      	strlt	r2, [sp, #16]
 80046d0:	7823      	ldrb	r3, [r4, #0]
 80046d2:	2b2e      	cmp	r3, #46	; 0x2e
 80046d4:	d10c      	bne.n	80046f0 <_svfiprintf_r+0x130>
 80046d6:	7863      	ldrb	r3, [r4, #1]
 80046d8:	2b2a      	cmp	r3, #42	; 0x2a
 80046da:	d135      	bne.n	8004748 <_svfiprintf_r+0x188>
 80046dc:	9b03      	ldr	r3, [sp, #12]
 80046de:	1d1a      	adds	r2, r3, #4
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	9203      	str	r2, [sp, #12]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	bfb8      	it	lt
 80046e8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80046ec:	3402      	adds	r4, #2
 80046ee:	9305      	str	r3, [sp, #20]
 80046f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80047bc <_svfiprintf_r+0x1fc>
 80046f4:	7821      	ldrb	r1, [r4, #0]
 80046f6:	2203      	movs	r2, #3
 80046f8:	4650      	mov	r0, sl
 80046fa:	f7fb fd79 	bl	80001f0 <memchr>
 80046fe:	b140      	cbz	r0, 8004712 <_svfiprintf_r+0x152>
 8004700:	2340      	movs	r3, #64	; 0x40
 8004702:	eba0 000a 	sub.w	r0, r0, sl
 8004706:	fa03 f000 	lsl.w	r0, r3, r0
 800470a:	9b04      	ldr	r3, [sp, #16]
 800470c:	4303      	orrs	r3, r0
 800470e:	3401      	adds	r4, #1
 8004710:	9304      	str	r3, [sp, #16]
 8004712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004716:	4826      	ldr	r0, [pc, #152]	; (80047b0 <_svfiprintf_r+0x1f0>)
 8004718:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800471c:	2206      	movs	r2, #6
 800471e:	f7fb fd67 	bl	80001f0 <memchr>
 8004722:	2800      	cmp	r0, #0
 8004724:	d038      	beq.n	8004798 <_svfiprintf_r+0x1d8>
 8004726:	4b23      	ldr	r3, [pc, #140]	; (80047b4 <_svfiprintf_r+0x1f4>)
 8004728:	bb1b      	cbnz	r3, 8004772 <_svfiprintf_r+0x1b2>
 800472a:	9b03      	ldr	r3, [sp, #12]
 800472c:	3307      	adds	r3, #7
 800472e:	f023 0307 	bic.w	r3, r3, #7
 8004732:	3308      	adds	r3, #8
 8004734:	9303      	str	r3, [sp, #12]
 8004736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004738:	4433      	add	r3, r6
 800473a:	9309      	str	r3, [sp, #36]	; 0x24
 800473c:	e767      	b.n	800460e <_svfiprintf_r+0x4e>
 800473e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004742:	460c      	mov	r4, r1
 8004744:	2001      	movs	r0, #1
 8004746:	e7a5      	b.n	8004694 <_svfiprintf_r+0xd4>
 8004748:	2300      	movs	r3, #0
 800474a:	3401      	adds	r4, #1
 800474c:	9305      	str	r3, [sp, #20]
 800474e:	4619      	mov	r1, r3
 8004750:	f04f 0c0a 	mov.w	ip, #10
 8004754:	4620      	mov	r0, r4
 8004756:	f810 2b01 	ldrb.w	r2, [r0], #1
 800475a:	3a30      	subs	r2, #48	; 0x30
 800475c:	2a09      	cmp	r2, #9
 800475e:	d903      	bls.n	8004768 <_svfiprintf_r+0x1a8>
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0c5      	beq.n	80046f0 <_svfiprintf_r+0x130>
 8004764:	9105      	str	r1, [sp, #20]
 8004766:	e7c3      	b.n	80046f0 <_svfiprintf_r+0x130>
 8004768:	fb0c 2101 	mla	r1, ip, r1, r2
 800476c:	4604      	mov	r4, r0
 800476e:	2301      	movs	r3, #1
 8004770:	e7f0      	b.n	8004754 <_svfiprintf_r+0x194>
 8004772:	ab03      	add	r3, sp, #12
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	462a      	mov	r2, r5
 8004778:	4b0f      	ldr	r3, [pc, #60]	; (80047b8 <_svfiprintf_r+0x1f8>)
 800477a:	a904      	add	r1, sp, #16
 800477c:	4638      	mov	r0, r7
 800477e:	f3af 8000 	nop.w
 8004782:	1c42      	adds	r2, r0, #1
 8004784:	4606      	mov	r6, r0
 8004786:	d1d6      	bne.n	8004736 <_svfiprintf_r+0x176>
 8004788:	89ab      	ldrh	r3, [r5, #12]
 800478a:	065b      	lsls	r3, r3, #25
 800478c:	f53f af2c 	bmi.w	80045e8 <_svfiprintf_r+0x28>
 8004790:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004792:	b01d      	add	sp, #116	; 0x74
 8004794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004798:	ab03      	add	r3, sp, #12
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	462a      	mov	r2, r5
 800479e:	4b06      	ldr	r3, [pc, #24]	; (80047b8 <_svfiprintf_r+0x1f8>)
 80047a0:	a904      	add	r1, sp, #16
 80047a2:	4638      	mov	r0, r7
 80047a4:	f000 f87a 	bl	800489c <_printf_i>
 80047a8:	e7eb      	b.n	8004782 <_svfiprintf_r+0x1c2>
 80047aa:	bf00      	nop
 80047ac:	080052cc 	.word	0x080052cc
 80047b0:	080052d6 	.word	0x080052d6
 80047b4:	00000000 	.word	0x00000000
 80047b8:	08004509 	.word	0x08004509
 80047bc:	080052d2 	.word	0x080052d2

080047c0 <_printf_common>:
 80047c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047c4:	4616      	mov	r6, r2
 80047c6:	4699      	mov	r9, r3
 80047c8:	688a      	ldr	r2, [r1, #8]
 80047ca:	690b      	ldr	r3, [r1, #16]
 80047cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047d0:	4293      	cmp	r3, r2
 80047d2:	bfb8      	it	lt
 80047d4:	4613      	movlt	r3, r2
 80047d6:	6033      	str	r3, [r6, #0]
 80047d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047dc:	4607      	mov	r7, r0
 80047de:	460c      	mov	r4, r1
 80047e0:	b10a      	cbz	r2, 80047e6 <_printf_common+0x26>
 80047e2:	3301      	adds	r3, #1
 80047e4:	6033      	str	r3, [r6, #0]
 80047e6:	6823      	ldr	r3, [r4, #0]
 80047e8:	0699      	lsls	r1, r3, #26
 80047ea:	bf42      	ittt	mi
 80047ec:	6833      	ldrmi	r3, [r6, #0]
 80047ee:	3302      	addmi	r3, #2
 80047f0:	6033      	strmi	r3, [r6, #0]
 80047f2:	6825      	ldr	r5, [r4, #0]
 80047f4:	f015 0506 	ands.w	r5, r5, #6
 80047f8:	d106      	bne.n	8004808 <_printf_common+0x48>
 80047fa:	f104 0a19 	add.w	sl, r4, #25
 80047fe:	68e3      	ldr	r3, [r4, #12]
 8004800:	6832      	ldr	r2, [r6, #0]
 8004802:	1a9b      	subs	r3, r3, r2
 8004804:	42ab      	cmp	r3, r5
 8004806:	dc26      	bgt.n	8004856 <_printf_common+0x96>
 8004808:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800480c:	1e13      	subs	r3, r2, #0
 800480e:	6822      	ldr	r2, [r4, #0]
 8004810:	bf18      	it	ne
 8004812:	2301      	movne	r3, #1
 8004814:	0692      	lsls	r2, r2, #26
 8004816:	d42b      	bmi.n	8004870 <_printf_common+0xb0>
 8004818:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800481c:	4649      	mov	r1, r9
 800481e:	4638      	mov	r0, r7
 8004820:	47c0      	blx	r8
 8004822:	3001      	adds	r0, #1
 8004824:	d01e      	beq.n	8004864 <_printf_common+0xa4>
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	68e5      	ldr	r5, [r4, #12]
 800482a:	6832      	ldr	r2, [r6, #0]
 800482c:	f003 0306 	and.w	r3, r3, #6
 8004830:	2b04      	cmp	r3, #4
 8004832:	bf08      	it	eq
 8004834:	1aad      	subeq	r5, r5, r2
 8004836:	68a3      	ldr	r3, [r4, #8]
 8004838:	6922      	ldr	r2, [r4, #16]
 800483a:	bf0c      	ite	eq
 800483c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004840:	2500      	movne	r5, #0
 8004842:	4293      	cmp	r3, r2
 8004844:	bfc4      	itt	gt
 8004846:	1a9b      	subgt	r3, r3, r2
 8004848:	18ed      	addgt	r5, r5, r3
 800484a:	2600      	movs	r6, #0
 800484c:	341a      	adds	r4, #26
 800484e:	42b5      	cmp	r5, r6
 8004850:	d11a      	bne.n	8004888 <_printf_common+0xc8>
 8004852:	2000      	movs	r0, #0
 8004854:	e008      	b.n	8004868 <_printf_common+0xa8>
 8004856:	2301      	movs	r3, #1
 8004858:	4652      	mov	r2, sl
 800485a:	4649      	mov	r1, r9
 800485c:	4638      	mov	r0, r7
 800485e:	47c0      	blx	r8
 8004860:	3001      	adds	r0, #1
 8004862:	d103      	bne.n	800486c <_printf_common+0xac>
 8004864:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800486c:	3501      	adds	r5, #1
 800486e:	e7c6      	b.n	80047fe <_printf_common+0x3e>
 8004870:	18e1      	adds	r1, r4, r3
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	2030      	movs	r0, #48	; 0x30
 8004876:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800487a:	4422      	add	r2, r4
 800487c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004880:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004884:	3302      	adds	r3, #2
 8004886:	e7c7      	b.n	8004818 <_printf_common+0x58>
 8004888:	2301      	movs	r3, #1
 800488a:	4622      	mov	r2, r4
 800488c:	4649      	mov	r1, r9
 800488e:	4638      	mov	r0, r7
 8004890:	47c0      	blx	r8
 8004892:	3001      	adds	r0, #1
 8004894:	d0e6      	beq.n	8004864 <_printf_common+0xa4>
 8004896:	3601      	adds	r6, #1
 8004898:	e7d9      	b.n	800484e <_printf_common+0x8e>
	...

0800489c <_printf_i>:
 800489c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048a0:	460c      	mov	r4, r1
 80048a2:	4691      	mov	r9, r2
 80048a4:	7e27      	ldrb	r7, [r4, #24]
 80048a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80048a8:	2f78      	cmp	r7, #120	; 0x78
 80048aa:	4680      	mov	r8, r0
 80048ac:	469a      	mov	sl, r3
 80048ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048b2:	d807      	bhi.n	80048c4 <_printf_i+0x28>
 80048b4:	2f62      	cmp	r7, #98	; 0x62
 80048b6:	d80a      	bhi.n	80048ce <_printf_i+0x32>
 80048b8:	2f00      	cmp	r7, #0
 80048ba:	f000 80d8 	beq.w	8004a6e <_printf_i+0x1d2>
 80048be:	2f58      	cmp	r7, #88	; 0x58
 80048c0:	f000 80a3 	beq.w	8004a0a <_printf_i+0x16e>
 80048c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80048c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048cc:	e03a      	b.n	8004944 <_printf_i+0xa8>
 80048ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048d2:	2b15      	cmp	r3, #21
 80048d4:	d8f6      	bhi.n	80048c4 <_printf_i+0x28>
 80048d6:	a001      	add	r0, pc, #4	; (adr r0, 80048dc <_printf_i+0x40>)
 80048d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80048dc:	08004935 	.word	0x08004935
 80048e0:	08004949 	.word	0x08004949
 80048e4:	080048c5 	.word	0x080048c5
 80048e8:	080048c5 	.word	0x080048c5
 80048ec:	080048c5 	.word	0x080048c5
 80048f0:	080048c5 	.word	0x080048c5
 80048f4:	08004949 	.word	0x08004949
 80048f8:	080048c5 	.word	0x080048c5
 80048fc:	080048c5 	.word	0x080048c5
 8004900:	080048c5 	.word	0x080048c5
 8004904:	080048c5 	.word	0x080048c5
 8004908:	08004a55 	.word	0x08004a55
 800490c:	08004979 	.word	0x08004979
 8004910:	08004a37 	.word	0x08004a37
 8004914:	080048c5 	.word	0x080048c5
 8004918:	080048c5 	.word	0x080048c5
 800491c:	08004a77 	.word	0x08004a77
 8004920:	080048c5 	.word	0x080048c5
 8004924:	08004979 	.word	0x08004979
 8004928:	080048c5 	.word	0x080048c5
 800492c:	080048c5 	.word	0x080048c5
 8004930:	08004a3f 	.word	0x08004a3f
 8004934:	680b      	ldr	r3, [r1, #0]
 8004936:	1d1a      	adds	r2, r3, #4
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	600a      	str	r2, [r1, #0]
 800493c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004940:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004944:	2301      	movs	r3, #1
 8004946:	e0a3      	b.n	8004a90 <_printf_i+0x1f4>
 8004948:	6825      	ldr	r5, [r4, #0]
 800494a:	6808      	ldr	r0, [r1, #0]
 800494c:	062e      	lsls	r6, r5, #24
 800494e:	f100 0304 	add.w	r3, r0, #4
 8004952:	d50a      	bpl.n	800496a <_printf_i+0xce>
 8004954:	6805      	ldr	r5, [r0, #0]
 8004956:	600b      	str	r3, [r1, #0]
 8004958:	2d00      	cmp	r5, #0
 800495a:	da03      	bge.n	8004964 <_printf_i+0xc8>
 800495c:	232d      	movs	r3, #45	; 0x2d
 800495e:	426d      	negs	r5, r5
 8004960:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004964:	485e      	ldr	r0, [pc, #376]	; (8004ae0 <_printf_i+0x244>)
 8004966:	230a      	movs	r3, #10
 8004968:	e019      	b.n	800499e <_printf_i+0x102>
 800496a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800496e:	6805      	ldr	r5, [r0, #0]
 8004970:	600b      	str	r3, [r1, #0]
 8004972:	bf18      	it	ne
 8004974:	b22d      	sxthne	r5, r5
 8004976:	e7ef      	b.n	8004958 <_printf_i+0xbc>
 8004978:	680b      	ldr	r3, [r1, #0]
 800497a:	6825      	ldr	r5, [r4, #0]
 800497c:	1d18      	adds	r0, r3, #4
 800497e:	6008      	str	r0, [r1, #0]
 8004980:	0628      	lsls	r0, r5, #24
 8004982:	d501      	bpl.n	8004988 <_printf_i+0xec>
 8004984:	681d      	ldr	r5, [r3, #0]
 8004986:	e002      	b.n	800498e <_printf_i+0xf2>
 8004988:	0669      	lsls	r1, r5, #25
 800498a:	d5fb      	bpl.n	8004984 <_printf_i+0xe8>
 800498c:	881d      	ldrh	r5, [r3, #0]
 800498e:	4854      	ldr	r0, [pc, #336]	; (8004ae0 <_printf_i+0x244>)
 8004990:	2f6f      	cmp	r7, #111	; 0x6f
 8004992:	bf0c      	ite	eq
 8004994:	2308      	moveq	r3, #8
 8004996:	230a      	movne	r3, #10
 8004998:	2100      	movs	r1, #0
 800499a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800499e:	6866      	ldr	r6, [r4, #4]
 80049a0:	60a6      	str	r6, [r4, #8]
 80049a2:	2e00      	cmp	r6, #0
 80049a4:	bfa2      	ittt	ge
 80049a6:	6821      	ldrge	r1, [r4, #0]
 80049a8:	f021 0104 	bicge.w	r1, r1, #4
 80049ac:	6021      	strge	r1, [r4, #0]
 80049ae:	b90d      	cbnz	r5, 80049b4 <_printf_i+0x118>
 80049b0:	2e00      	cmp	r6, #0
 80049b2:	d04d      	beq.n	8004a50 <_printf_i+0x1b4>
 80049b4:	4616      	mov	r6, r2
 80049b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80049ba:	fb03 5711 	mls	r7, r3, r1, r5
 80049be:	5dc7      	ldrb	r7, [r0, r7]
 80049c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049c4:	462f      	mov	r7, r5
 80049c6:	42bb      	cmp	r3, r7
 80049c8:	460d      	mov	r5, r1
 80049ca:	d9f4      	bls.n	80049b6 <_printf_i+0x11a>
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d10b      	bne.n	80049e8 <_printf_i+0x14c>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	07df      	lsls	r7, r3, #31
 80049d4:	d508      	bpl.n	80049e8 <_printf_i+0x14c>
 80049d6:	6923      	ldr	r3, [r4, #16]
 80049d8:	6861      	ldr	r1, [r4, #4]
 80049da:	4299      	cmp	r1, r3
 80049dc:	bfde      	ittt	le
 80049de:	2330      	movle	r3, #48	; 0x30
 80049e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049e4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80049e8:	1b92      	subs	r2, r2, r6
 80049ea:	6122      	str	r2, [r4, #16]
 80049ec:	f8cd a000 	str.w	sl, [sp]
 80049f0:	464b      	mov	r3, r9
 80049f2:	aa03      	add	r2, sp, #12
 80049f4:	4621      	mov	r1, r4
 80049f6:	4640      	mov	r0, r8
 80049f8:	f7ff fee2 	bl	80047c0 <_printf_common>
 80049fc:	3001      	adds	r0, #1
 80049fe:	d14c      	bne.n	8004a9a <_printf_i+0x1fe>
 8004a00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a04:	b004      	add	sp, #16
 8004a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a0a:	4835      	ldr	r0, [pc, #212]	; (8004ae0 <_printf_i+0x244>)
 8004a0c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	680e      	ldr	r6, [r1, #0]
 8004a14:	061f      	lsls	r7, r3, #24
 8004a16:	f856 5b04 	ldr.w	r5, [r6], #4
 8004a1a:	600e      	str	r6, [r1, #0]
 8004a1c:	d514      	bpl.n	8004a48 <_printf_i+0x1ac>
 8004a1e:	07d9      	lsls	r1, r3, #31
 8004a20:	bf44      	itt	mi
 8004a22:	f043 0320 	orrmi.w	r3, r3, #32
 8004a26:	6023      	strmi	r3, [r4, #0]
 8004a28:	b91d      	cbnz	r5, 8004a32 <_printf_i+0x196>
 8004a2a:	6823      	ldr	r3, [r4, #0]
 8004a2c:	f023 0320 	bic.w	r3, r3, #32
 8004a30:	6023      	str	r3, [r4, #0]
 8004a32:	2310      	movs	r3, #16
 8004a34:	e7b0      	b.n	8004998 <_printf_i+0xfc>
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	f043 0320 	orr.w	r3, r3, #32
 8004a3c:	6023      	str	r3, [r4, #0]
 8004a3e:	2378      	movs	r3, #120	; 0x78
 8004a40:	4828      	ldr	r0, [pc, #160]	; (8004ae4 <_printf_i+0x248>)
 8004a42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a46:	e7e3      	b.n	8004a10 <_printf_i+0x174>
 8004a48:	065e      	lsls	r6, r3, #25
 8004a4a:	bf48      	it	mi
 8004a4c:	b2ad      	uxthmi	r5, r5
 8004a4e:	e7e6      	b.n	8004a1e <_printf_i+0x182>
 8004a50:	4616      	mov	r6, r2
 8004a52:	e7bb      	b.n	80049cc <_printf_i+0x130>
 8004a54:	680b      	ldr	r3, [r1, #0]
 8004a56:	6826      	ldr	r6, [r4, #0]
 8004a58:	6960      	ldr	r0, [r4, #20]
 8004a5a:	1d1d      	adds	r5, r3, #4
 8004a5c:	600d      	str	r5, [r1, #0]
 8004a5e:	0635      	lsls	r5, r6, #24
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	d501      	bpl.n	8004a68 <_printf_i+0x1cc>
 8004a64:	6018      	str	r0, [r3, #0]
 8004a66:	e002      	b.n	8004a6e <_printf_i+0x1d2>
 8004a68:	0671      	lsls	r1, r6, #25
 8004a6a:	d5fb      	bpl.n	8004a64 <_printf_i+0x1c8>
 8004a6c:	8018      	strh	r0, [r3, #0]
 8004a6e:	2300      	movs	r3, #0
 8004a70:	6123      	str	r3, [r4, #16]
 8004a72:	4616      	mov	r6, r2
 8004a74:	e7ba      	b.n	80049ec <_printf_i+0x150>
 8004a76:	680b      	ldr	r3, [r1, #0]
 8004a78:	1d1a      	adds	r2, r3, #4
 8004a7a:	600a      	str	r2, [r1, #0]
 8004a7c:	681e      	ldr	r6, [r3, #0]
 8004a7e:	6862      	ldr	r2, [r4, #4]
 8004a80:	2100      	movs	r1, #0
 8004a82:	4630      	mov	r0, r6
 8004a84:	f7fb fbb4 	bl	80001f0 <memchr>
 8004a88:	b108      	cbz	r0, 8004a8e <_printf_i+0x1f2>
 8004a8a:	1b80      	subs	r0, r0, r6
 8004a8c:	6060      	str	r0, [r4, #4]
 8004a8e:	6863      	ldr	r3, [r4, #4]
 8004a90:	6123      	str	r3, [r4, #16]
 8004a92:	2300      	movs	r3, #0
 8004a94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a98:	e7a8      	b.n	80049ec <_printf_i+0x150>
 8004a9a:	6923      	ldr	r3, [r4, #16]
 8004a9c:	4632      	mov	r2, r6
 8004a9e:	4649      	mov	r1, r9
 8004aa0:	4640      	mov	r0, r8
 8004aa2:	47d0      	blx	sl
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	d0ab      	beq.n	8004a00 <_printf_i+0x164>
 8004aa8:	6823      	ldr	r3, [r4, #0]
 8004aaa:	079b      	lsls	r3, r3, #30
 8004aac:	d413      	bmi.n	8004ad6 <_printf_i+0x23a>
 8004aae:	68e0      	ldr	r0, [r4, #12]
 8004ab0:	9b03      	ldr	r3, [sp, #12]
 8004ab2:	4298      	cmp	r0, r3
 8004ab4:	bfb8      	it	lt
 8004ab6:	4618      	movlt	r0, r3
 8004ab8:	e7a4      	b.n	8004a04 <_printf_i+0x168>
 8004aba:	2301      	movs	r3, #1
 8004abc:	4632      	mov	r2, r6
 8004abe:	4649      	mov	r1, r9
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	47d0      	blx	sl
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d09b      	beq.n	8004a00 <_printf_i+0x164>
 8004ac8:	3501      	adds	r5, #1
 8004aca:	68e3      	ldr	r3, [r4, #12]
 8004acc:	9903      	ldr	r1, [sp, #12]
 8004ace:	1a5b      	subs	r3, r3, r1
 8004ad0:	42ab      	cmp	r3, r5
 8004ad2:	dcf2      	bgt.n	8004aba <_printf_i+0x21e>
 8004ad4:	e7eb      	b.n	8004aae <_printf_i+0x212>
 8004ad6:	2500      	movs	r5, #0
 8004ad8:	f104 0619 	add.w	r6, r4, #25
 8004adc:	e7f5      	b.n	8004aca <_printf_i+0x22e>
 8004ade:	bf00      	nop
 8004ae0:	080052dd 	.word	0x080052dd
 8004ae4:	080052ee 	.word	0x080052ee

08004ae8 <memcpy>:
 8004ae8:	440a      	add	r2, r1
 8004aea:	4291      	cmp	r1, r2
 8004aec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004af0:	d100      	bne.n	8004af4 <memcpy+0xc>
 8004af2:	4770      	bx	lr
 8004af4:	b510      	push	{r4, lr}
 8004af6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004afa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004afe:	4291      	cmp	r1, r2
 8004b00:	d1f9      	bne.n	8004af6 <memcpy+0xe>
 8004b02:	bd10      	pop	{r4, pc}

08004b04 <memmove>:
 8004b04:	4288      	cmp	r0, r1
 8004b06:	b510      	push	{r4, lr}
 8004b08:	eb01 0402 	add.w	r4, r1, r2
 8004b0c:	d902      	bls.n	8004b14 <memmove+0x10>
 8004b0e:	4284      	cmp	r4, r0
 8004b10:	4623      	mov	r3, r4
 8004b12:	d807      	bhi.n	8004b24 <memmove+0x20>
 8004b14:	1e43      	subs	r3, r0, #1
 8004b16:	42a1      	cmp	r1, r4
 8004b18:	d008      	beq.n	8004b2c <memmove+0x28>
 8004b1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b22:	e7f8      	b.n	8004b16 <memmove+0x12>
 8004b24:	4402      	add	r2, r0
 8004b26:	4601      	mov	r1, r0
 8004b28:	428a      	cmp	r2, r1
 8004b2a:	d100      	bne.n	8004b2e <memmove+0x2a>
 8004b2c:	bd10      	pop	{r4, pc}
 8004b2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b36:	e7f7      	b.n	8004b28 <memmove+0x24>

08004b38 <_free_r>:
 8004b38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b3a:	2900      	cmp	r1, #0
 8004b3c:	d048      	beq.n	8004bd0 <_free_r+0x98>
 8004b3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b42:	9001      	str	r0, [sp, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f1a1 0404 	sub.w	r4, r1, #4
 8004b4a:	bfb8      	it	lt
 8004b4c:	18e4      	addlt	r4, r4, r3
 8004b4e:	f000 f8d3 	bl	8004cf8 <__malloc_lock>
 8004b52:	4a20      	ldr	r2, [pc, #128]	; (8004bd4 <_free_r+0x9c>)
 8004b54:	9801      	ldr	r0, [sp, #4]
 8004b56:	6813      	ldr	r3, [r2, #0]
 8004b58:	4615      	mov	r5, r2
 8004b5a:	b933      	cbnz	r3, 8004b6a <_free_r+0x32>
 8004b5c:	6063      	str	r3, [r4, #4]
 8004b5e:	6014      	str	r4, [r2, #0]
 8004b60:	b003      	add	sp, #12
 8004b62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b66:	f000 b8cd 	b.w	8004d04 <__malloc_unlock>
 8004b6a:	42a3      	cmp	r3, r4
 8004b6c:	d90b      	bls.n	8004b86 <_free_r+0x4e>
 8004b6e:	6821      	ldr	r1, [r4, #0]
 8004b70:	1862      	adds	r2, r4, r1
 8004b72:	4293      	cmp	r3, r2
 8004b74:	bf04      	itt	eq
 8004b76:	681a      	ldreq	r2, [r3, #0]
 8004b78:	685b      	ldreq	r3, [r3, #4]
 8004b7a:	6063      	str	r3, [r4, #4]
 8004b7c:	bf04      	itt	eq
 8004b7e:	1852      	addeq	r2, r2, r1
 8004b80:	6022      	streq	r2, [r4, #0]
 8004b82:	602c      	str	r4, [r5, #0]
 8004b84:	e7ec      	b.n	8004b60 <_free_r+0x28>
 8004b86:	461a      	mov	r2, r3
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	b10b      	cbz	r3, 8004b90 <_free_r+0x58>
 8004b8c:	42a3      	cmp	r3, r4
 8004b8e:	d9fa      	bls.n	8004b86 <_free_r+0x4e>
 8004b90:	6811      	ldr	r1, [r2, #0]
 8004b92:	1855      	adds	r5, r2, r1
 8004b94:	42a5      	cmp	r5, r4
 8004b96:	d10b      	bne.n	8004bb0 <_free_r+0x78>
 8004b98:	6824      	ldr	r4, [r4, #0]
 8004b9a:	4421      	add	r1, r4
 8004b9c:	1854      	adds	r4, r2, r1
 8004b9e:	42a3      	cmp	r3, r4
 8004ba0:	6011      	str	r1, [r2, #0]
 8004ba2:	d1dd      	bne.n	8004b60 <_free_r+0x28>
 8004ba4:	681c      	ldr	r4, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	6053      	str	r3, [r2, #4]
 8004baa:	4421      	add	r1, r4
 8004bac:	6011      	str	r1, [r2, #0]
 8004bae:	e7d7      	b.n	8004b60 <_free_r+0x28>
 8004bb0:	d902      	bls.n	8004bb8 <_free_r+0x80>
 8004bb2:	230c      	movs	r3, #12
 8004bb4:	6003      	str	r3, [r0, #0]
 8004bb6:	e7d3      	b.n	8004b60 <_free_r+0x28>
 8004bb8:	6825      	ldr	r5, [r4, #0]
 8004bba:	1961      	adds	r1, r4, r5
 8004bbc:	428b      	cmp	r3, r1
 8004bbe:	bf04      	itt	eq
 8004bc0:	6819      	ldreq	r1, [r3, #0]
 8004bc2:	685b      	ldreq	r3, [r3, #4]
 8004bc4:	6063      	str	r3, [r4, #4]
 8004bc6:	bf04      	itt	eq
 8004bc8:	1949      	addeq	r1, r1, r5
 8004bca:	6021      	streq	r1, [r4, #0]
 8004bcc:	6054      	str	r4, [r2, #4]
 8004bce:	e7c7      	b.n	8004b60 <_free_r+0x28>
 8004bd0:	b003      	add	sp, #12
 8004bd2:	bd30      	pop	{r4, r5, pc}
 8004bd4:	20000090 	.word	0x20000090

08004bd8 <_malloc_r>:
 8004bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bda:	1ccd      	adds	r5, r1, #3
 8004bdc:	f025 0503 	bic.w	r5, r5, #3
 8004be0:	3508      	adds	r5, #8
 8004be2:	2d0c      	cmp	r5, #12
 8004be4:	bf38      	it	cc
 8004be6:	250c      	movcc	r5, #12
 8004be8:	2d00      	cmp	r5, #0
 8004bea:	4606      	mov	r6, r0
 8004bec:	db01      	blt.n	8004bf2 <_malloc_r+0x1a>
 8004bee:	42a9      	cmp	r1, r5
 8004bf0:	d903      	bls.n	8004bfa <_malloc_r+0x22>
 8004bf2:	230c      	movs	r3, #12
 8004bf4:	6033      	str	r3, [r6, #0]
 8004bf6:	2000      	movs	r0, #0
 8004bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bfa:	f000 f87d 	bl	8004cf8 <__malloc_lock>
 8004bfe:	4921      	ldr	r1, [pc, #132]	; (8004c84 <_malloc_r+0xac>)
 8004c00:	680a      	ldr	r2, [r1, #0]
 8004c02:	4614      	mov	r4, r2
 8004c04:	b99c      	cbnz	r4, 8004c2e <_malloc_r+0x56>
 8004c06:	4f20      	ldr	r7, [pc, #128]	; (8004c88 <_malloc_r+0xb0>)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	b923      	cbnz	r3, 8004c16 <_malloc_r+0x3e>
 8004c0c:	4621      	mov	r1, r4
 8004c0e:	4630      	mov	r0, r6
 8004c10:	f000 f862 	bl	8004cd8 <_sbrk_r>
 8004c14:	6038      	str	r0, [r7, #0]
 8004c16:	4629      	mov	r1, r5
 8004c18:	4630      	mov	r0, r6
 8004c1a:	f000 f85d 	bl	8004cd8 <_sbrk_r>
 8004c1e:	1c43      	adds	r3, r0, #1
 8004c20:	d123      	bne.n	8004c6a <_malloc_r+0x92>
 8004c22:	230c      	movs	r3, #12
 8004c24:	6033      	str	r3, [r6, #0]
 8004c26:	4630      	mov	r0, r6
 8004c28:	f000 f86c 	bl	8004d04 <__malloc_unlock>
 8004c2c:	e7e3      	b.n	8004bf6 <_malloc_r+0x1e>
 8004c2e:	6823      	ldr	r3, [r4, #0]
 8004c30:	1b5b      	subs	r3, r3, r5
 8004c32:	d417      	bmi.n	8004c64 <_malloc_r+0x8c>
 8004c34:	2b0b      	cmp	r3, #11
 8004c36:	d903      	bls.n	8004c40 <_malloc_r+0x68>
 8004c38:	6023      	str	r3, [r4, #0]
 8004c3a:	441c      	add	r4, r3
 8004c3c:	6025      	str	r5, [r4, #0]
 8004c3e:	e004      	b.n	8004c4a <_malloc_r+0x72>
 8004c40:	6863      	ldr	r3, [r4, #4]
 8004c42:	42a2      	cmp	r2, r4
 8004c44:	bf0c      	ite	eq
 8004c46:	600b      	streq	r3, [r1, #0]
 8004c48:	6053      	strne	r3, [r2, #4]
 8004c4a:	4630      	mov	r0, r6
 8004c4c:	f000 f85a 	bl	8004d04 <__malloc_unlock>
 8004c50:	f104 000b 	add.w	r0, r4, #11
 8004c54:	1d23      	adds	r3, r4, #4
 8004c56:	f020 0007 	bic.w	r0, r0, #7
 8004c5a:	1ac2      	subs	r2, r0, r3
 8004c5c:	d0cc      	beq.n	8004bf8 <_malloc_r+0x20>
 8004c5e:	1a1b      	subs	r3, r3, r0
 8004c60:	50a3      	str	r3, [r4, r2]
 8004c62:	e7c9      	b.n	8004bf8 <_malloc_r+0x20>
 8004c64:	4622      	mov	r2, r4
 8004c66:	6864      	ldr	r4, [r4, #4]
 8004c68:	e7cc      	b.n	8004c04 <_malloc_r+0x2c>
 8004c6a:	1cc4      	adds	r4, r0, #3
 8004c6c:	f024 0403 	bic.w	r4, r4, #3
 8004c70:	42a0      	cmp	r0, r4
 8004c72:	d0e3      	beq.n	8004c3c <_malloc_r+0x64>
 8004c74:	1a21      	subs	r1, r4, r0
 8004c76:	4630      	mov	r0, r6
 8004c78:	f000 f82e 	bl	8004cd8 <_sbrk_r>
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	d1dd      	bne.n	8004c3c <_malloc_r+0x64>
 8004c80:	e7cf      	b.n	8004c22 <_malloc_r+0x4a>
 8004c82:	bf00      	nop
 8004c84:	20000090 	.word	0x20000090
 8004c88:	20000094 	.word	0x20000094

08004c8c <_realloc_r>:
 8004c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c8e:	4607      	mov	r7, r0
 8004c90:	4614      	mov	r4, r2
 8004c92:	460e      	mov	r6, r1
 8004c94:	b921      	cbnz	r1, 8004ca0 <_realloc_r+0x14>
 8004c96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004c9a:	4611      	mov	r1, r2
 8004c9c:	f7ff bf9c 	b.w	8004bd8 <_malloc_r>
 8004ca0:	b922      	cbnz	r2, 8004cac <_realloc_r+0x20>
 8004ca2:	f7ff ff49 	bl	8004b38 <_free_r>
 8004ca6:	4625      	mov	r5, r4
 8004ca8:	4628      	mov	r0, r5
 8004caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cac:	f000 f830 	bl	8004d10 <_malloc_usable_size_r>
 8004cb0:	42a0      	cmp	r0, r4
 8004cb2:	d20f      	bcs.n	8004cd4 <_realloc_r+0x48>
 8004cb4:	4621      	mov	r1, r4
 8004cb6:	4638      	mov	r0, r7
 8004cb8:	f7ff ff8e 	bl	8004bd8 <_malloc_r>
 8004cbc:	4605      	mov	r5, r0
 8004cbe:	2800      	cmp	r0, #0
 8004cc0:	d0f2      	beq.n	8004ca8 <_realloc_r+0x1c>
 8004cc2:	4631      	mov	r1, r6
 8004cc4:	4622      	mov	r2, r4
 8004cc6:	f7ff ff0f 	bl	8004ae8 <memcpy>
 8004cca:	4631      	mov	r1, r6
 8004ccc:	4638      	mov	r0, r7
 8004cce:	f7ff ff33 	bl	8004b38 <_free_r>
 8004cd2:	e7e9      	b.n	8004ca8 <_realloc_r+0x1c>
 8004cd4:	4635      	mov	r5, r6
 8004cd6:	e7e7      	b.n	8004ca8 <_realloc_r+0x1c>

08004cd8 <_sbrk_r>:
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	4d06      	ldr	r5, [pc, #24]	; (8004cf4 <_sbrk_r+0x1c>)
 8004cdc:	2300      	movs	r3, #0
 8004cde:	4604      	mov	r4, r0
 8004ce0:	4608      	mov	r0, r1
 8004ce2:	602b      	str	r3, [r5, #0]
 8004ce4:	f7fc ff54 	bl	8001b90 <_sbrk>
 8004ce8:	1c43      	adds	r3, r0, #1
 8004cea:	d102      	bne.n	8004cf2 <_sbrk_r+0x1a>
 8004cec:	682b      	ldr	r3, [r5, #0]
 8004cee:	b103      	cbz	r3, 8004cf2 <_sbrk_r+0x1a>
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	bd38      	pop	{r3, r4, r5, pc}
 8004cf4:	2000023c 	.word	0x2000023c

08004cf8 <__malloc_lock>:
 8004cf8:	4801      	ldr	r0, [pc, #4]	; (8004d00 <__malloc_lock+0x8>)
 8004cfa:	f000 b811 	b.w	8004d20 <__retarget_lock_acquire_recursive>
 8004cfe:	bf00      	nop
 8004d00:	20000244 	.word	0x20000244

08004d04 <__malloc_unlock>:
 8004d04:	4801      	ldr	r0, [pc, #4]	; (8004d0c <__malloc_unlock+0x8>)
 8004d06:	f000 b80c 	b.w	8004d22 <__retarget_lock_release_recursive>
 8004d0a:	bf00      	nop
 8004d0c:	20000244 	.word	0x20000244

08004d10 <_malloc_usable_size_r>:
 8004d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d14:	1f18      	subs	r0, r3, #4
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	bfbc      	itt	lt
 8004d1a:	580b      	ldrlt	r3, [r1, r0]
 8004d1c:	18c0      	addlt	r0, r0, r3
 8004d1e:	4770      	bx	lr

08004d20 <__retarget_lock_acquire_recursive>:
 8004d20:	4770      	bx	lr

08004d22 <__retarget_lock_release_recursive>:
 8004d22:	4770      	bx	lr

08004d24 <roundf>:
 8004d24:	ee10 0a10 	vmov	r0, s0
 8004d28:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004d2c:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8004d30:	2a16      	cmp	r2, #22
 8004d32:	dc15      	bgt.n	8004d60 <roundf+0x3c>
 8004d34:	2a00      	cmp	r2, #0
 8004d36:	da08      	bge.n	8004d4a <roundf+0x26>
 8004d38:	3201      	adds	r2, #1
 8004d3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8004d3e:	d101      	bne.n	8004d44 <roundf+0x20>
 8004d40:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8004d44:	ee00 3a10 	vmov	s0, r3
 8004d48:	4770      	bx	lr
 8004d4a:	4908      	ldr	r1, [pc, #32]	; (8004d6c <roundf+0x48>)
 8004d4c:	4111      	asrs	r1, r2
 8004d4e:	4208      	tst	r0, r1
 8004d50:	d0fa      	beq.n	8004d48 <roundf+0x24>
 8004d52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d56:	4113      	asrs	r3, r2
 8004d58:	4403      	add	r3, r0
 8004d5a:	ea23 0301 	bic.w	r3, r3, r1
 8004d5e:	e7f1      	b.n	8004d44 <roundf+0x20>
 8004d60:	2a80      	cmp	r2, #128	; 0x80
 8004d62:	d1f1      	bne.n	8004d48 <roundf+0x24>
 8004d64:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	007fffff 	.word	0x007fffff

08004d70 <atan2>:
 8004d70:	f000 b802 	b.w	8004d78 <__ieee754_atan2>
 8004d74:	0000      	movs	r0, r0
	...

08004d78 <__ieee754_atan2>:
 8004d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d7c:	ec57 6b11 	vmov	r6, r7, d1
 8004d80:	4273      	negs	r3, r6
 8004d82:	f8df e184 	ldr.w	lr, [pc, #388]	; 8004f08 <__ieee754_atan2+0x190>
 8004d86:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8004d8a:	4333      	orrs	r3, r6
 8004d8c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8004d90:	4573      	cmp	r3, lr
 8004d92:	ec51 0b10 	vmov	r0, r1, d0
 8004d96:	ee11 8a10 	vmov	r8, s2
 8004d9a:	d80a      	bhi.n	8004db2 <__ieee754_atan2+0x3a>
 8004d9c:	4244      	negs	r4, r0
 8004d9e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004da2:	4304      	orrs	r4, r0
 8004da4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8004da8:	4574      	cmp	r4, lr
 8004daa:	ee10 9a10 	vmov	r9, s0
 8004dae:	468c      	mov	ip, r1
 8004db0:	d907      	bls.n	8004dc2 <__ieee754_atan2+0x4a>
 8004db2:	4632      	mov	r2, r6
 8004db4:	463b      	mov	r3, r7
 8004db6:	f7fb fa71 	bl	800029c <__adddf3>
 8004dba:	ec41 0b10 	vmov	d0, r0, r1
 8004dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dc2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8004dc6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004dca:	4334      	orrs	r4, r6
 8004dcc:	d103      	bne.n	8004dd6 <__ieee754_atan2+0x5e>
 8004dce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dd2:	f000 b89d 	b.w	8004f10 <atan>
 8004dd6:	17bc      	asrs	r4, r7, #30
 8004dd8:	f004 0402 	and.w	r4, r4, #2
 8004ddc:	ea53 0909 	orrs.w	r9, r3, r9
 8004de0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8004de4:	d107      	bne.n	8004df6 <__ieee754_atan2+0x7e>
 8004de6:	2c02      	cmp	r4, #2
 8004de8:	d060      	beq.n	8004eac <__ieee754_atan2+0x134>
 8004dea:	2c03      	cmp	r4, #3
 8004dec:	d1e5      	bne.n	8004dba <__ieee754_atan2+0x42>
 8004dee:	a142      	add	r1, pc, #264	; (adr r1, 8004ef8 <__ieee754_atan2+0x180>)
 8004df0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004df4:	e7e1      	b.n	8004dba <__ieee754_atan2+0x42>
 8004df6:	ea52 0808 	orrs.w	r8, r2, r8
 8004dfa:	d106      	bne.n	8004e0a <__ieee754_atan2+0x92>
 8004dfc:	f1bc 0f00 	cmp.w	ip, #0
 8004e00:	da5f      	bge.n	8004ec2 <__ieee754_atan2+0x14a>
 8004e02:	a13f      	add	r1, pc, #252	; (adr r1, 8004f00 <__ieee754_atan2+0x188>)
 8004e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e08:	e7d7      	b.n	8004dba <__ieee754_atan2+0x42>
 8004e0a:	4572      	cmp	r2, lr
 8004e0c:	d10f      	bne.n	8004e2e <__ieee754_atan2+0xb6>
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004e14:	d107      	bne.n	8004e26 <__ieee754_atan2+0xae>
 8004e16:	2c02      	cmp	r4, #2
 8004e18:	d84c      	bhi.n	8004eb4 <__ieee754_atan2+0x13c>
 8004e1a:	4b35      	ldr	r3, [pc, #212]	; (8004ef0 <__ieee754_atan2+0x178>)
 8004e1c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8004e20:	e9d4 0100 	ldrd	r0, r1, [r4]
 8004e24:	e7c9      	b.n	8004dba <__ieee754_atan2+0x42>
 8004e26:	2c02      	cmp	r4, #2
 8004e28:	d848      	bhi.n	8004ebc <__ieee754_atan2+0x144>
 8004e2a:	4b32      	ldr	r3, [pc, #200]	; (8004ef4 <__ieee754_atan2+0x17c>)
 8004e2c:	e7f6      	b.n	8004e1c <__ieee754_atan2+0xa4>
 8004e2e:	4573      	cmp	r3, lr
 8004e30:	d0e4      	beq.n	8004dfc <__ieee754_atan2+0x84>
 8004e32:	1a9b      	subs	r3, r3, r2
 8004e34:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8004e38:	ea4f 5223 	mov.w	r2, r3, asr #20
 8004e3c:	da1e      	bge.n	8004e7c <__ieee754_atan2+0x104>
 8004e3e:	2f00      	cmp	r7, #0
 8004e40:	da01      	bge.n	8004e46 <__ieee754_atan2+0xce>
 8004e42:	323c      	adds	r2, #60	; 0x3c
 8004e44:	db1e      	blt.n	8004e84 <__ieee754_atan2+0x10c>
 8004e46:	4632      	mov	r2, r6
 8004e48:	463b      	mov	r3, r7
 8004e4a:	f7fb fd07 	bl	800085c <__aeabi_ddiv>
 8004e4e:	ec41 0b10 	vmov	d0, r0, r1
 8004e52:	f000 f9fd 	bl	8005250 <fabs>
 8004e56:	f000 f85b 	bl	8004f10 <atan>
 8004e5a:	ec51 0b10 	vmov	r0, r1, d0
 8004e5e:	2c01      	cmp	r4, #1
 8004e60:	d013      	beq.n	8004e8a <__ieee754_atan2+0x112>
 8004e62:	2c02      	cmp	r4, #2
 8004e64:	d015      	beq.n	8004e92 <__ieee754_atan2+0x11a>
 8004e66:	2c00      	cmp	r4, #0
 8004e68:	d0a7      	beq.n	8004dba <__ieee754_atan2+0x42>
 8004e6a:	a319      	add	r3, pc, #100	; (adr r3, 8004ed0 <__ieee754_atan2+0x158>)
 8004e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e70:	f7fb fa12 	bl	8000298 <__aeabi_dsub>
 8004e74:	a318      	add	r3, pc, #96	; (adr r3, 8004ed8 <__ieee754_atan2+0x160>)
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	e014      	b.n	8004ea6 <__ieee754_atan2+0x12e>
 8004e7c:	a118      	add	r1, pc, #96	; (adr r1, 8004ee0 <__ieee754_atan2+0x168>)
 8004e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e82:	e7ec      	b.n	8004e5e <__ieee754_atan2+0xe6>
 8004e84:	2000      	movs	r0, #0
 8004e86:	2100      	movs	r1, #0
 8004e88:	e7e9      	b.n	8004e5e <__ieee754_atan2+0xe6>
 8004e8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004e8e:	4619      	mov	r1, r3
 8004e90:	e793      	b.n	8004dba <__ieee754_atan2+0x42>
 8004e92:	a30f      	add	r3, pc, #60	; (adr r3, 8004ed0 <__ieee754_atan2+0x158>)
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	f7fb f9fe 	bl	8000298 <__aeabi_dsub>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	a10d      	add	r1, pc, #52	; (adr r1, 8004ed8 <__ieee754_atan2+0x160>)
 8004ea2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ea6:	f7fb f9f7 	bl	8000298 <__aeabi_dsub>
 8004eaa:	e786      	b.n	8004dba <__ieee754_atan2+0x42>
 8004eac:	a10a      	add	r1, pc, #40	; (adr r1, 8004ed8 <__ieee754_atan2+0x160>)
 8004eae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004eb2:	e782      	b.n	8004dba <__ieee754_atan2+0x42>
 8004eb4:	a10c      	add	r1, pc, #48	; (adr r1, 8004ee8 <__ieee754_atan2+0x170>)
 8004eb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004eba:	e77e      	b.n	8004dba <__ieee754_atan2+0x42>
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	2100      	movs	r1, #0
 8004ec0:	e77b      	b.n	8004dba <__ieee754_atan2+0x42>
 8004ec2:	a107      	add	r1, pc, #28	; (adr r1, 8004ee0 <__ieee754_atan2+0x168>)
 8004ec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ec8:	e777      	b.n	8004dba <__ieee754_atan2+0x42>
 8004eca:	bf00      	nop
 8004ecc:	f3af 8000 	nop.w
 8004ed0:	33145c07 	.word	0x33145c07
 8004ed4:	3ca1a626 	.word	0x3ca1a626
 8004ed8:	54442d18 	.word	0x54442d18
 8004edc:	400921fb 	.word	0x400921fb
 8004ee0:	54442d18 	.word	0x54442d18
 8004ee4:	3ff921fb 	.word	0x3ff921fb
 8004ee8:	54442d18 	.word	0x54442d18
 8004eec:	3fe921fb 	.word	0x3fe921fb
 8004ef0:	08005300 	.word	0x08005300
 8004ef4:	08005318 	.word	0x08005318
 8004ef8:	54442d18 	.word	0x54442d18
 8004efc:	c00921fb 	.word	0xc00921fb
 8004f00:	54442d18 	.word	0x54442d18
 8004f04:	bff921fb 	.word	0xbff921fb
 8004f08:	7ff00000 	.word	0x7ff00000
 8004f0c:	00000000 	.word	0x00000000

08004f10 <atan>:
 8004f10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f14:	ec55 4b10 	vmov	r4, r5, d0
 8004f18:	4bc3      	ldr	r3, [pc, #780]	; (8005228 <atan+0x318>)
 8004f1a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004f1e:	429e      	cmp	r6, r3
 8004f20:	46ab      	mov	fp, r5
 8004f22:	dd18      	ble.n	8004f56 <atan+0x46>
 8004f24:	4bc1      	ldr	r3, [pc, #772]	; (800522c <atan+0x31c>)
 8004f26:	429e      	cmp	r6, r3
 8004f28:	dc01      	bgt.n	8004f2e <atan+0x1e>
 8004f2a:	d109      	bne.n	8004f40 <atan+0x30>
 8004f2c:	b144      	cbz	r4, 8004f40 <atan+0x30>
 8004f2e:	4622      	mov	r2, r4
 8004f30:	462b      	mov	r3, r5
 8004f32:	4620      	mov	r0, r4
 8004f34:	4629      	mov	r1, r5
 8004f36:	f7fb f9b1 	bl	800029c <__adddf3>
 8004f3a:	4604      	mov	r4, r0
 8004f3c:	460d      	mov	r5, r1
 8004f3e:	e006      	b.n	8004f4e <atan+0x3e>
 8004f40:	f1bb 0f00 	cmp.w	fp, #0
 8004f44:	f300 8131 	bgt.w	80051aa <atan+0x29a>
 8004f48:	a59b      	add	r5, pc, #620	; (adr r5, 80051b8 <atan+0x2a8>)
 8004f4a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004f4e:	ec45 4b10 	vmov	d0, r4, r5
 8004f52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f56:	4bb6      	ldr	r3, [pc, #728]	; (8005230 <atan+0x320>)
 8004f58:	429e      	cmp	r6, r3
 8004f5a:	dc14      	bgt.n	8004f86 <atan+0x76>
 8004f5c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8004f60:	429e      	cmp	r6, r3
 8004f62:	dc0d      	bgt.n	8004f80 <atan+0x70>
 8004f64:	a396      	add	r3, pc, #600	; (adr r3, 80051c0 <atan+0x2b0>)
 8004f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6a:	ee10 0a10 	vmov	r0, s0
 8004f6e:	4629      	mov	r1, r5
 8004f70:	f7fb f994 	bl	800029c <__adddf3>
 8004f74:	4baf      	ldr	r3, [pc, #700]	; (8005234 <atan+0x324>)
 8004f76:	2200      	movs	r2, #0
 8004f78:	f7fb fdd6 	bl	8000b28 <__aeabi_dcmpgt>
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	d1e6      	bne.n	8004f4e <atan+0x3e>
 8004f80:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8004f84:	e02b      	b.n	8004fde <atan+0xce>
 8004f86:	f000 f963 	bl	8005250 <fabs>
 8004f8a:	4bab      	ldr	r3, [pc, #684]	; (8005238 <atan+0x328>)
 8004f8c:	429e      	cmp	r6, r3
 8004f8e:	ec55 4b10 	vmov	r4, r5, d0
 8004f92:	f300 80bf 	bgt.w	8005114 <atan+0x204>
 8004f96:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8004f9a:	429e      	cmp	r6, r3
 8004f9c:	f300 80a0 	bgt.w	80050e0 <atan+0x1d0>
 8004fa0:	ee10 2a10 	vmov	r2, s0
 8004fa4:	ee10 0a10 	vmov	r0, s0
 8004fa8:	462b      	mov	r3, r5
 8004faa:	4629      	mov	r1, r5
 8004fac:	f7fb f976 	bl	800029c <__adddf3>
 8004fb0:	4ba0      	ldr	r3, [pc, #640]	; (8005234 <atan+0x324>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f7fb f970 	bl	8000298 <__aeabi_dsub>
 8004fb8:	2200      	movs	r2, #0
 8004fba:	4606      	mov	r6, r0
 8004fbc:	460f      	mov	r7, r1
 8004fbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	4629      	mov	r1, r5
 8004fc6:	f7fb f969 	bl	800029c <__adddf3>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4630      	mov	r0, r6
 8004fd0:	4639      	mov	r1, r7
 8004fd2:	f7fb fc43 	bl	800085c <__aeabi_ddiv>
 8004fd6:	f04f 0a00 	mov.w	sl, #0
 8004fda:	4604      	mov	r4, r0
 8004fdc:	460d      	mov	r5, r1
 8004fde:	4622      	mov	r2, r4
 8004fe0:	462b      	mov	r3, r5
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	4629      	mov	r1, r5
 8004fe6:	f7fb fb0f 	bl	8000608 <__aeabi_dmul>
 8004fea:	4602      	mov	r2, r0
 8004fec:	460b      	mov	r3, r1
 8004fee:	4680      	mov	r8, r0
 8004ff0:	4689      	mov	r9, r1
 8004ff2:	f7fb fb09 	bl	8000608 <__aeabi_dmul>
 8004ff6:	a374      	add	r3, pc, #464	; (adr r3, 80051c8 <atan+0x2b8>)
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	4606      	mov	r6, r0
 8004ffe:	460f      	mov	r7, r1
 8005000:	f7fb fb02 	bl	8000608 <__aeabi_dmul>
 8005004:	a372      	add	r3, pc, #456	; (adr r3, 80051d0 <atan+0x2c0>)
 8005006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500a:	f7fb f947 	bl	800029c <__adddf3>
 800500e:	4632      	mov	r2, r6
 8005010:	463b      	mov	r3, r7
 8005012:	f7fb faf9 	bl	8000608 <__aeabi_dmul>
 8005016:	a370      	add	r3, pc, #448	; (adr r3, 80051d8 <atan+0x2c8>)
 8005018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501c:	f7fb f93e 	bl	800029c <__adddf3>
 8005020:	4632      	mov	r2, r6
 8005022:	463b      	mov	r3, r7
 8005024:	f7fb faf0 	bl	8000608 <__aeabi_dmul>
 8005028:	a36d      	add	r3, pc, #436	; (adr r3, 80051e0 <atan+0x2d0>)
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	f7fb f935 	bl	800029c <__adddf3>
 8005032:	4632      	mov	r2, r6
 8005034:	463b      	mov	r3, r7
 8005036:	f7fb fae7 	bl	8000608 <__aeabi_dmul>
 800503a:	a36b      	add	r3, pc, #428	; (adr r3, 80051e8 <atan+0x2d8>)
 800503c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005040:	f7fb f92c 	bl	800029c <__adddf3>
 8005044:	4632      	mov	r2, r6
 8005046:	463b      	mov	r3, r7
 8005048:	f7fb fade 	bl	8000608 <__aeabi_dmul>
 800504c:	a368      	add	r3, pc, #416	; (adr r3, 80051f0 <atan+0x2e0>)
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	f7fb f923 	bl	800029c <__adddf3>
 8005056:	4642      	mov	r2, r8
 8005058:	464b      	mov	r3, r9
 800505a:	f7fb fad5 	bl	8000608 <__aeabi_dmul>
 800505e:	a366      	add	r3, pc, #408	; (adr r3, 80051f8 <atan+0x2e8>)
 8005060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005064:	4680      	mov	r8, r0
 8005066:	4689      	mov	r9, r1
 8005068:	4630      	mov	r0, r6
 800506a:	4639      	mov	r1, r7
 800506c:	f7fb facc 	bl	8000608 <__aeabi_dmul>
 8005070:	a363      	add	r3, pc, #396	; (adr r3, 8005200 <atan+0x2f0>)
 8005072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005076:	f7fb f90f 	bl	8000298 <__aeabi_dsub>
 800507a:	4632      	mov	r2, r6
 800507c:	463b      	mov	r3, r7
 800507e:	f7fb fac3 	bl	8000608 <__aeabi_dmul>
 8005082:	a361      	add	r3, pc, #388	; (adr r3, 8005208 <atan+0x2f8>)
 8005084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005088:	f7fb f906 	bl	8000298 <__aeabi_dsub>
 800508c:	4632      	mov	r2, r6
 800508e:	463b      	mov	r3, r7
 8005090:	f7fb faba 	bl	8000608 <__aeabi_dmul>
 8005094:	a35e      	add	r3, pc, #376	; (adr r3, 8005210 <atan+0x300>)
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	f7fb f8fd 	bl	8000298 <__aeabi_dsub>
 800509e:	4632      	mov	r2, r6
 80050a0:	463b      	mov	r3, r7
 80050a2:	f7fb fab1 	bl	8000608 <__aeabi_dmul>
 80050a6:	a35c      	add	r3, pc, #368	; (adr r3, 8005218 <atan+0x308>)
 80050a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ac:	f7fb f8f4 	bl	8000298 <__aeabi_dsub>
 80050b0:	4632      	mov	r2, r6
 80050b2:	463b      	mov	r3, r7
 80050b4:	f7fb faa8 	bl	8000608 <__aeabi_dmul>
 80050b8:	4602      	mov	r2, r0
 80050ba:	460b      	mov	r3, r1
 80050bc:	4640      	mov	r0, r8
 80050be:	4649      	mov	r1, r9
 80050c0:	f7fb f8ec 	bl	800029c <__adddf3>
 80050c4:	4622      	mov	r2, r4
 80050c6:	462b      	mov	r3, r5
 80050c8:	f7fb fa9e 	bl	8000608 <__aeabi_dmul>
 80050cc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80050d0:	4602      	mov	r2, r0
 80050d2:	460b      	mov	r3, r1
 80050d4:	d14b      	bne.n	800516e <atan+0x25e>
 80050d6:	4620      	mov	r0, r4
 80050d8:	4629      	mov	r1, r5
 80050da:	f7fb f8dd 	bl	8000298 <__aeabi_dsub>
 80050de:	e72c      	b.n	8004f3a <atan+0x2a>
 80050e0:	ee10 0a10 	vmov	r0, s0
 80050e4:	4b53      	ldr	r3, [pc, #332]	; (8005234 <atan+0x324>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	4629      	mov	r1, r5
 80050ea:	f7fb f8d5 	bl	8000298 <__aeabi_dsub>
 80050ee:	4b51      	ldr	r3, [pc, #324]	; (8005234 <atan+0x324>)
 80050f0:	4606      	mov	r6, r0
 80050f2:	460f      	mov	r7, r1
 80050f4:	2200      	movs	r2, #0
 80050f6:	4620      	mov	r0, r4
 80050f8:	4629      	mov	r1, r5
 80050fa:	f7fb f8cf 	bl	800029c <__adddf3>
 80050fe:	4602      	mov	r2, r0
 8005100:	460b      	mov	r3, r1
 8005102:	4630      	mov	r0, r6
 8005104:	4639      	mov	r1, r7
 8005106:	f7fb fba9 	bl	800085c <__aeabi_ddiv>
 800510a:	f04f 0a01 	mov.w	sl, #1
 800510e:	4604      	mov	r4, r0
 8005110:	460d      	mov	r5, r1
 8005112:	e764      	b.n	8004fde <atan+0xce>
 8005114:	4b49      	ldr	r3, [pc, #292]	; (800523c <atan+0x32c>)
 8005116:	429e      	cmp	r6, r3
 8005118:	da1d      	bge.n	8005156 <atan+0x246>
 800511a:	ee10 0a10 	vmov	r0, s0
 800511e:	4b48      	ldr	r3, [pc, #288]	; (8005240 <atan+0x330>)
 8005120:	2200      	movs	r2, #0
 8005122:	4629      	mov	r1, r5
 8005124:	f7fb f8b8 	bl	8000298 <__aeabi_dsub>
 8005128:	4b45      	ldr	r3, [pc, #276]	; (8005240 <atan+0x330>)
 800512a:	4606      	mov	r6, r0
 800512c:	460f      	mov	r7, r1
 800512e:	2200      	movs	r2, #0
 8005130:	4620      	mov	r0, r4
 8005132:	4629      	mov	r1, r5
 8005134:	f7fb fa68 	bl	8000608 <__aeabi_dmul>
 8005138:	4b3e      	ldr	r3, [pc, #248]	; (8005234 <atan+0x324>)
 800513a:	2200      	movs	r2, #0
 800513c:	f7fb f8ae 	bl	800029c <__adddf3>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4630      	mov	r0, r6
 8005146:	4639      	mov	r1, r7
 8005148:	f7fb fb88 	bl	800085c <__aeabi_ddiv>
 800514c:	f04f 0a02 	mov.w	sl, #2
 8005150:	4604      	mov	r4, r0
 8005152:	460d      	mov	r5, r1
 8005154:	e743      	b.n	8004fde <atan+0xce>
 8005156:	462b      	mov	r3, r5
 8005158:	ee10 2a10 	vmov	r2, s0
 800515c:	4939      	ldr	r1, [pc, #228]	; (8005244 <atan+0x334>)
 800515e:	2000      	movs	r0, #0
 8005160:	f7fb fb7c 	bl	800085c <__aeabi_ddiv>
 8005164:	f04f 0a03 	mov.w	sl, #3
 8005168:	4604      	mov	r4, r0
 800516a:	460d      	mov	r5, r1
 800516c:	e737      	b.n	8004fde <atan+0xce>
 800516e:	4b36      	ldr	r3, [pc, #216]	; (8005248 <atan+0x338>)
 8005170:	4e36      	ldr	r6, [pc, #216]	; (800524c <atan+0x33c>)
 8005172:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8005176:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800517a:	e9da 2300 	ldrd	r2, r3, [sl]
 800517e:	f7fb f88b 	bl	8000298 <__aeabi_dsub>
 8005182:	4622      	mov	r2, r4
 8005184:	462b      	mov	r3, r5
 8005186:	f7fb f887 	bl	8000298 <__aeabi_dsub>
 800518a:	4602      	mov	r2, r0
 800518c:	460b      	mov	r3, r1
 800518e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8005192:	f7fb f881 	bl	8000298 <__aeabi_dsub>
 8005196:	f1bb 0f00 	cmp.w	fp, #0
 800519a:	4604      	mov	r4, r0
 800519c:	460d      	mov	r5, r1
 800519e:	f6bf aed6 	bge.w	8004f4e <atan+0x3e>
 80051a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80051a6:	461d      	mov	r5, r3
 80051a8:	e6d1      	b.n	8004f4e <atan+0x3e>
 80051aa:	a51d      	add	r5, pc, #116	; (adr r5, 8005220 <atan+0x310>)
 80051ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 80051b0:	e6cd      	b.n	8004f4e <atan+0x3e>
 80051b2:	bf00      	nop
 80051b4:	f3af 8000 	nop.w
 80051b8:	54442d18 	.word	0x54442d18
 80051bc:	bff921fb 	.word	0xbff921fb
 80051c0:	8800759c 	.word	0x8800759c
 80051c4:	7e37e43c 	.word	0x7e37e43c
 80051c8:	e322da11 	.word	0xe322da11
 80051cc:	3f90ad3a 	.word	0x3f90ad3a
 80051d0:	24760deb 	.word	0x24760deb
 80051d4:	3fa97b4b 	.word	0x3fa97b4b
 80051d8:	a0d03d51 	.word	0xa0d03d51
 80051dc:	3fb10d66 	.word	0x3fb10d66
 80051e0:	c54c206e 	.word	0xc54c206e
 80051e4:	3fb745cd 	.word	0x3fb745cd
 80051e8:	920083ff 	.word	0x920083ff
 80051ec:	3fc24924 	.word	0x3fc24924
 80051f0:	5555550d 	.word	0x5555550d
 80051f4:	3fd55555 	.word	0x3fd55555
 80051f8:	2c6a6c2f 	.word	0x2c6a6c2f
 80051fc:	bfa2b444 	.word	0xbfa2b444
 8005200:	52defd9a 	.word	0x52defd9a
 8005204:	3fadde2d 	.word	0x3fadde2d
 8005208:	af749a6d 	.word	0xaf749a6d
 800520c:	3fb3b0f2 	.word	0x3fb3b0f2
 8005210:	fe231671 	.word	0xfe231671
 8005214:	3fbc71c6 	.word	0x3fbc71c6
 8005218:	9998ebc4 	.word	0x9998ebc4
 800521c:	3fc99999 	.word	0x3fc99999
 8005220:	54442d18 	.word	0x54442d18
 8005224:	3ff921fb 	.word	0x3ff921fb
 8005228:	440fffff 	.word	0x440fffff
 800522c:	7ff00000 	.word	0x7ff00000
 8005230:	3fdbffff 	.word	0x3fdbffff
 8005234:	3ff00000 	.word	0x3ff00000
 8005238:	3ff2ffff 	.word	0x3ff2ffff
 800523c:	40038000 	.word	0x40038000
 8005240:	3ff80000 	.word	0x3ff80000
 8005244:	bff00000 	.word	0xbff00000
 8005248:	08005350 	.word	0x08005350
 800524c:	08005330 	.word	0x08005330

08005250 <fabs>:
 8005250:	ec51 0b10 	vmov	r0, r1, d0
 8005254:	ee10 2a10 	vmov	r2, s0
 8005258:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800525c:	ec43 2b10 	vmov	d0, r2, r3
 8005260:	4770      	bx	lr
	...

08005264 <_init>:
 8005264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005266:	bf00      	nop
 8005268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800526a:	bc08      	pop	{r3}
 800526c:	469e      	mov	lr, r3
 800526e:	4770      	bx	lr

08005270 <_fini>:
 8005270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005272:	bf00      	nop
 8005274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005276:	bc08      	pop	{r3}
 8005278:	469e      	mov	lr, r3
 800527a:	4770      	bx	lr
