
build/release/NUCLEOTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001690  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001888  08001888  00002888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080018a0  080018a0  000028a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080018a4  080018a4  000028a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080018a8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  080018ac  00003004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000020  080018ac  00003020  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  00003032  2**0
                  CONTENTS, READONLY
 10 .debug_frame  0000004c  00000000  00000000  00003078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000004 	.word	0x20000004
 8000214:	00000000 	.word	0x00000000
 8000218:	08001870 	.word	0x08001870

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000008 	.word	0x20000008
 8000234:	08001870 	.word	0x08001870

08000238 <memset>:
 8000238:	4402      	add	r2, r0
 800023a:	4603      	mov	r3, r0
 800023c:	4293      	cmp	r3, r2
 800023e:	d100      	bne.n	8000242 <memset+0xa>
 8000240:	4770      	bx	lr
 8000242:	f803 1b01 	strb.w	r1, [r3], #1
 8000246:	e7f9      	b.n	800023c <memset+0x4>

08000248 <__libc_init_array>:
 8000248:	b570      	push	{r4, r5, r6, lr}
 800024a:	4d0d      	ldr	r5, [pc, #52]	@ (8000280 <__libc_init_array+0x38>)
 800024c:	4c0d      	ldr	r4, [pc, #52]	@ (8000284 <__libc_init_array+0x3c>)
 800024e:	1b64      	subs	r4, r4, r5
 8000250:	10a4      	asrs	r4, r4, #2
 8000252:	2600      	movs	r6, #0
 8000254:	42a6      	cmp	r6, r4
 8000256:	d109      	bne.n	800026c <__libc_init_array+0x24>
 8000258:	4d0b      	ldr	r5, [pc, #44]	@ (8000288 <__libc_init_array+0x40>)
 800025a:	4c0c      	ldr	r4, [pc, #48]	@ (800028c <__libc_init_array+0x44>)
 800025c:	f001 fb08 	bl	8001870 <_init>
 8000260:	1b64      	subs	r4, r4, r5
 8000262:	10a4      	asrs	r4, r4, #2
 8000264:	2600      	movs	r6, #0
 8000266:	42a6      	cmp	r6, r4
 8000268:	d105      	bne.n	8000276 <__libc_init_array+0x2e>
 800026a:	bd70      	pop	{r4, r5, r6, pc}
 800026c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000270:	4798      	blx	r3
 8000272:	3601      	adds	r6, #1
 8000274:	e7ee      	b.n	8000254 <__libc_init_array+0xc>
 8000276:	f855 3b04 	ldr.w	r3, [r5], #4
 800027a:	4798      	blx	r3
 800027c:	3601      	adds	r6, #1
 800027e:	e7f2      	b.n	8000266 <__libc_init_array+0x1e>
 8000280:	080018a0 	.word	0x080018a0
 8000284:	080018a0 	.word	0x080018a0
 8000288:	080018a0 	.word	0x080018a0
 800028c:	080018a4 	.word	0x080018a4

08000290 <SystemClock_Config>:
 8000290:	4a2e      	ldr	r2, [pc, #184]	@ (800034c <SystemClock_Config+0xbc>)
 8000292:	6813      	ldr	r3, [r2, #0]
 8000294:	f023 030f 	bic.w	r3, r3, #15
 8000298:	f043 0303 	orr.w	r3, r3, #3
 800029c:	b510      	push	{r4, lr}
 800029e:	6013      	str	r3, [r2, #0]
 80002a0:	6813      	ldr	r3, [r2, #0]
 80002a2:	f003 030f 	and.w	r3, r3, #15
 80002a6:	2b03      	cmp	r3, #3
 80002a8:	d1fa      	bne.n	80002a0 <SystemClock_Config+0x10>
 80002aa:	4929      	ldr	r1, [pc, #164]	@ (8000350 <SystemClock_Config+0xc0>)
 80002ac:	4a29      	ldr	r2, [pc, #164]	@ (8000354 <SystemClock_Config+0xc4>)
 80002ae:	680b      	ldr	r3, [r1, #0]
 80002b0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002b8:	600b      	str	r3, [r1, #0]
 80002ba:	680b      	ldr	r3, [r1, #0]
 80002bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80002c0:	600b      	str	r3, [r1, #0]
 80002c2:	6813      	ldr	r3, [r2, #0]
 80002c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80002c8:	6013      	str	r3, [r2, #0]
 80002ca:	6813      	ldr	r3, [r2, #0]
 80002cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80002d0:	6013      	str	r3, [r2, #0]
 80002d2:	6813      	ldr	r3, [r2, #0]
 80002d4:	0399      	lsls	r1, r3, #14
 80002d6:	d5fc      	bpl.n	80002d2 <SystemClock_Config+0x42>
 80002d8:	6854      	ldr	r4, [r2, #4]
 80002da:	481f      	ldr	r0, [pc, #124]	@ (8000358 <SystemClock_Config+0xc8>)
 80002dc:	4b1f      	ldr	r3, [pc, #124]	@ (800035c <SystemClock_Config+0xcc>)
 80002de:	4020      	ands	r0, r4
 80002e0:	491c      	ldr	r1, [pc, #112]	@ (8000354 <SystemClock_Config+0xc4>)
 80002e2:	4303      	orrs	r3, r0
 80002e4:	6053      	str	r3, [r2, #4]
 80002e6:	6813      	ldr	r3, [r2, #0]
 80002e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002ec:	6013      	str	r3, [r2, #0]
 80002ee:	680b      	ldr	r3, [r1, #0]
 80002f0:	019a      	lsls	r2, r3, #6
 80002f2:	d5fc      	bpl.n	80002ee <SystemClock_Config+0x5e>
 80002f4:	4a16      	ldr	r2, [pc, #88]	@ (8000350 <SystemClock_Config+0xc0>)
 80002f6:	6853      	ldr	r3, [r2, #4]
 80002f8:	045b      	lsls	r3, r3, #17
 80002fa:	d5fc      	bpl.n	80002f6 <SystemClock_Config+0x66>
 80002fc:	4c15      	ldr	r4, [pc, #84]	@ (8000354 <SystemClock_Config+0xc4>)
 80002fe:	68a3      	ldr	r3, [r4, #8]
 8000300:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000304:	60a3      	str	r3, [r4, #8]
 8000306:	68a3      	ldr	r3, [r4, #8]
 8000308:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800030c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000310:	60a3      	str	r3, [r4, #8]
 8000312:	68a3      	ldr	r3, [r4, #8]
 8000314:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000318:	60a3      	str	r3, [r4, #8]
 800031a:	68a3      	ldr	r3, [r4, #8]
 800031c:	f023 0303 	bic.w	r3, r3, #3
 8000320:	f043 0302 	orr.w	r3, r3, #2
 8000324:	60a3      	str	r3, [r4, #8]
 8000326:	68a3      	ldr	r3, [r4, #8]
 8000328:	f003 030c 	and.w	r3, r3, #12
 800032c:	2b08      	cmp	r3, #8
 800032e:	d1fa      	bne.n	8000326 <SystemClock_Config+0x96>
 8000330:	480b      	ldr	r0, [pc, #44]	@ (8000360 <SystemClock_Config+0xd0>)
 8000332:	f001 f90b 	bl	800154c <LL_Init1msTick>
 8000336:	480a      	ldr	r0, [pc, #40]	@ (8000360 <SystemClock_Config+0xd0>)
 8000338:	f001 f92c 	bl	8001594 <LL_SetSystemCoreClock>
 800033c:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 8000340:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000344:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
 8000348:	bd10      	pop	{r4, pc}
 800034a:	bf00      	nop
 800034c:	40023c00 	.word	0x40023c00
 8000350:	40007000 	.word	0x40007000
 8000354:	40023800 	.word	0x40023800
 8000358:	ffbc8000 	.word	0xffbc8000
 800035c:	00401804 	.word	0x00401804
 8000360:	05b8d800 	.word	0x05b8d800

08000364 <main>:
 8000364:	4b55      	ldr	r3, [pc, #340]	@ (80004bc <main+0x158>)
 8000366:	4856      	ldr	r0, [pc, #344]	@ (80004c0 <main+0x15c>)
 8000368:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800036a:	4a56      	ldr	r2, [pc, #344]	@ (80004c4 <main+0x160>)
 800036c:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000374:	6419      	str	r1, [r3, #64]	@ 0x40
 8000376:	b085      	sub	sp, #20
 8000378:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800037a:	f64f 04ff 	movw	r4, #63743	@ 0xf8ff
 800037e:	4d52      	ldr	r5, [pc, #328]	@ (80004c8 <main+0x164>)
 8000380:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8000384:	f8df 8148 	ldr.w	r8, [pc, #328]	@ 80004d0 <main+0x16c>
 8000388:	9103      	str	r1, [sp, #12]
 800038a:	9903      	ldr	r1, [sp, #12]
 800038c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800038e:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8000392:	6459      	str	r1, [r3, #68]	@ 0x44
 8000394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800039a:	9302      	str	r3, [sp, #8]
 800039c:	9b02      	ldr	r3, [sp, #8]
 800039e:	68c3      	ldr	r3, [r0, #12]
 80003a0:	4023      	ands	r3, r4
 80003a2:	431a      	orrs	r2, r3
 80003a4:	60c2      	str	r2, [r0, #12]
 80003a6:	f7ff ff73 	bl	8000290 <SystemClock_Config>
 80003aa:	f000 f895 	bl	80004d8 <MX_GPIO_Init>
 80003ae:	f000 f9af 	bl	8000710 <MX_ADC1_Init>
 80003b2:	f000 fa2f 	bl	8000814 <MX_ADC2_Init>
 80003b6:	f000 faa5 	bl	8000904 <MX_ADC3_Init>
 80003ba:	f000 fb1d 	bl	80009f8 <MX_DAC_Init>
 80003be:	f000 fb5b 	bl	8000a78 <MX_I2C2_Init>
 80003c2:	f000 fbcb 	bl	8000b5c <MX_SPI1_Init>
 80003c6:	f000 fc3d 	bl	8000c44 <MX_SPI3_Init>
 80003ca:	f000 fcb5 	bl	8000d38 <MX_SPI4_Init>
 80003ce:	f000 fd53 	bl	8000e78 <MX_USART3_UART_Init>
 80003d2:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80003d6:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80003da:	6913      	ldr	r3, [r2, #16]
 80003dc:	f043 0302 	orr.w	r3, r3, #2
 80003e0:	6113      	str	r3, [r2, #16]
 80003e2:	f000 fd0d 	bl	8000e00 <voltCodeConvert>
 80003e6:	210f      	movs	r1, #15
 80003e8:	4604      	mov	r4, r0
 80003ea:	a801      	add	r0, sp, #4
 80003ec:	f000 fd30 	bl	8000e50 <setChannel>
 80003f0:	2102      	movs	r1, #2
 80003f2:	a801      	add	r0, sp, #4
 80003f4:	f000 fd24 	bl	8000e40 <setCommand>
 80003f8:	4621      	mov	r1, r4
 80003fa:	4c34      	ldr	r4, [pc, #208]	@ (80004cc <main+0x168>)
 80003fc:	a801      	add	r0, sp, #4
 80003fe:	f000 fd1b 	bl	8000e38 <setVoltage>
 8000402:	2301      	movs	r3, #1
 8000404:	f04f 4b80 	mov.w	fp, #1073741824	@ 0x40000000
 8000408:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
 800040c:	a901      	add	r1, sp, #4
 800040e:	61ab      	str	r3, [r5, #24]
 8000410:	2203      	movs	r2, #3
 8000412:	4640      	mov	r0, r8
 8000414:	f8c4 b018 	str.w	fp, [r4, #24]
 8000418:	f000 fd22 	bl	8000e60 <SPI_SendBytes>
 800041c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000420:	61a6      	str	r6, [r4, #24]
 8000422:	f04f 0a80 	mov.w	sl, #128	@ 0x80
 8000426:	f001 f8a3 	bl	8001570 <LL_mDelay>
 800042a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800042e:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8000432:	f44f 0900 	mov.w	r9, #8388608	@ 0x800000
 8000436:	61aa      	str	r2, [r5, #24]
 8000438:	f8c5 a018 	str.w	sl, [r5, #24]
 800043c:	f000 fce0 	bl	8000e00 <voltCodeConvert>
 8000440:	210f      	movs	r1, #15
 8000442:	4607      	mov	r7, r0
 8000444:	a801      	add	r0, sp, #4
 8000446:	f000 fd03 	bl	8000e50 <setChannel>
 800044a:	2102      	movs	r1, #2
 800044c:	a801      	add	r0, sp, #4
 800044e:	f000 fcf7 	bl	8000e40 <setCommand>
 8000452:	4639      	mov	r1, r7
 8000454:	a801      	add	r0, sp, #4
 8000456:	f000 fcef 	bl	8000e38 <setVoltage>
 800045a:	2203      	movs	r2, #3
 800045c:	a901      	add	r1, sp, #4
 800045e:	4640      	mov	r0, r8
 8000460:	f8c4 b018 	str.w	fp, [r4, #24]
 8000464:	f000 fcfc 	bl	8000e60 <SPI_SendBytes>
 8000468:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800046c:	61a6      	str	r6, [r4, #24]
 800046e:	f001 f87f 	bl	8001570 <LL_mDelay>
 8000472:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000476:	f8c5 9018 	str.w	r9, [r5, #24]
 800047a:	f8c5 a018 	str.w	sl, [r5, #24]
 800047e:	f000 fcbf 	bl	8000e00 <voltCodeConvert>
 8000482:	210f      	movs	r1, #15
 8000484:	4607      	mov	r7, r0
 8000486:	a801      	add	r0, sp, #4
 8000488:	f000 fce2 	bl	8000e50 <setChannel>
 800048c:	2102      	movs	r1, #2
 800048e:	a801      	add	r0, sp, #4
 8000490:	f000 fcd6 	bl	8000e40 <setCommand>
 8000494:	4639      	mov	r1, r7
 8000496:	a801      	add	r0, sp, #4
 8000498:	f000 fcce 	bl	8000e38 <setVoltage>
 800049c:	2203      	movs	r2, #3
 800049e:	a901      	add	r1, sp, #4
 80004a0:	4640      	mov	r0, r8
 80004a2:	f8c4 b018 	str.w	fp, [r4, #24]
 80004a6:	f000 fcdb 	bl	8000e60 <SPI_SendBytes>
 80004aa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80004ae:	61a6      	str	r6, [r4, #24]
 80004b0:	f001 f85e 	bl	8001570 <LL_mDelay>
 80004b4:	f8c5 9018 	str.w	r9, [r5, #24]
 80004b8:	e7a3      	b.n	8000402 <main+0x9e>
 80004ba:	bf00      	nop
 80004bc:	40023800 	.word	0x40023800
 80004c0:	e000ed00 	.word	0xe000ed00
 80004c4:	05fa0300 	.word	0x05fa0300
 80004c8:	40020400 	.word	0x40020400
 80004cc:	40020c00 	.word	0x40020c00
 80004d0:	40013000 	.word	0x40013000
 80004d4:	00000000 	.word	0x00000000

080004d8 <MX_GPIO_Init>:
 80004d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004dc:	4b86      	ldr	r3, [pc, #536]	@ (80006f8 <MX_GPIO_Init+0x220>)
 80004de:	2400      	movs	r4, #0
 80004e0:	4f86      	ldr	r7, [pc, #536]	@ (80006fc <MX_GPIO_Init+0x224>)
 80004e2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80004e6:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8000704 <MX_GPIO_Init+0x22c>
 80004ea:	2603      	movs	r6, #3
 80004ec:	f8df 8218 	ldr.w	r8, [pc, #536]	@ 8000708 <MX_GPIO_Init+0x230>
 80004f0:	2502      	movs	r5, #2
 80004f2:	f8df 9218 	ldr.w	r9, [pc, #536]	@ 800070c <MX_GPIO_Init+0x234>
 80004f6:	f44f 4b80 	mov.w	fp, #16384	@ 0x4000
 80004fa:	4640      	mov	r0, r8
 80004fc:	ed2d 8b02 	vpush	{d8}
 8000500:	b08f      	sub	sp, #60	@ 0x3c
 8000502:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000506:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
 800050a:	9409      	str	r4, [sp, #36]	@ 0x24
 800050c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800050e:	f042 0210 	orr.w	r2, r2, #16
 8000512:	631a      	str	r2, [r3, #48]	@ 0x30
 8000514:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000516:	f002 0210 	and.w	r2, r2, #16
 800051a:	9207      	str	r2, [sp, #28]
 800051c:	9a07      	ldr	r2, [sp, #28]
 800051e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000520:	f042 0204 	orr.w	r2, r2, #4
 8000524:	631a      	str	r2, [r3, #48]	@ 0x30
 8000526:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000528:	f002 0204 	and.w	r2, r2, #4
 800052c:	9206      	str	r2, [sp, #24]
 800052e:	9a06      	ldr	r2, [sp, #24]
 8000530:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000532:	f042 0220 	orr.w	r2, r2, #32
 8000536:	631a      	str	r2, [r3, #48]	@ 0x30
 8000538:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800053a:	f002 0220 	and.w	r2, r2, #32
 800053e:	9205      	str	r2, [sp, #20]
 8000540:	9a05      	ldr	r2, [sp, #20]
 8000542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000544:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000548:	631a      	str	r2, [r3, #48]	@ 0x30
 800054a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800054c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000550:	9204      	str	r2, [sp, #16]
 8000552:	9a04      	ldr	r2, [sp, #16]
 8000554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000556:	f042 0201 	orr.w	r2, r2, #1
 800055a:	631a      	str	r2, [r3, #48]	@ 0x30
 800055c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800055e:	f002 0201 	and.w	r2, r2, #1
 8000562:	9203      	str	r2, [sp, #12]
 8000564:	9a03      	ldr	r2, [sp, #12]
 8000566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000568:	f042 0202 	orr.w	r2, r2, #2
 800056c:	631a      	str	r2, [r3, #48]	@ 0x30
 800056e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000570:	f002 0202 	and.w	r2, r2, #2
 8000574:	9202      	str	r2, [sp, #8]
 8000576:	9a02      	ldr	r2, [sp, #8]
 8000578:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800057a:	f042 0208 	orr.w	r2, r2, #8
 800057e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000580:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000582:	f002 0208 	and.w	r2, r2, #8
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	9a01      	ldr	r2, [sp, #4]
 800058a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800058c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000590:	631a      	str	r2, [r3, #48]	@ 0x30
 8000592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000598:	9300      	str	r3, [sp, #0]
 800059a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800059e:	9a00      	ldr	r2, [sp, #0]
 80005a0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80005a4:	61bb      	str	r3, [r7, #24]
 80005a6:	4b56      	ldr	r3, [pc, #344]	@ (8000700 <MX_GPIO_Init+0x228>)
 80005a8:	61b9      	str	r1, [r7, #24]
 80005aa:	6199      	str	r1, [r3, #24]
 80005ac:	a908      	add	r1, sp, #32
 80005ae:	f8ca 2018 	str.w	r2, [sl, #24]
 80005b2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80005b6:	ed9f 8b4e 	vldr	d8, [pc, #312]	@ 80006f0 <MX_GPIO_Init+0x218>
 80005ba:	61ba      	str	r2, [r7, #24]
 80005bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005c0:	9208      	str	r2, [sp, #32]
 80005c2:	f000 fcd1 	bl	8000f68 <LL_GPIO_Init>
 80005c6:	a908      	add	r1, sp, #32
 80005c8:	4640      	mov	r0, r8
 80005ca:	f04f 0801 	mov.w	r8, #1
 80005ce:	e9cd 5508 	strd	r5, r5, [sp, #32]
 80005d2:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
 80005d6:	ed8d 8b0c 	vstr	d8, [sp, #48]	@ 0x30
 80005da:	f000 fcc5 	bl	8000f68 <LL_GPIO_Init>
 80005de:	a908      	add	r1, sp, #32
 80005e0:	4648      	mov	r0, r9
 80005e2:	e9cd 5508 	strd	r5, r5, [sp, #32]
 80005e6:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
 80005ea:	ed8d 8b0c 	vstr	d8, [sp, #48]	@ 0x30
 80005ee:	f000 fcbb 	bl	8000f68 <LL_GPIO_Init>
 80005f2:	2104      	movs	r1, #4
 80005f4:	4648      	mov	r0, r9
 80005f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80005f8:	9108      	str	r1, [sp, #32]
 80005fa:	a908      	add	r1, sp, #32
 80005fc:	e9cd 5609 	strd	r5, r6, [sp, #36]	@ 0x24
 8000600:	ed8d 8b0c 	vstr	d8, [sp, #48]	@ 0x30
 8000604:	f000 fcb0 	bl	8000f68 <LL_GPIO_Init>
 8000608:	a908      	add	r1, sp, #32
 800060a:	4638      	mov	r0, r7
 800060c:	940c      	str	r4, [sp, #48]	@ 0x30
 800060e:	e9cd 8808 	strd	r8, r8, [sp, #32]
 8000612:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000616:	f000 fca7 	bl	8000f68 <LL_GPIO_Init>
 800061a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800061e:	a908      	add	r1, sp, #32
 8000620:	4638      	mov	r0, r7
 8000622:	e9cd 2508 	strd	r2, r5, [sp, #32]
 8000626:	ed8d 8b0c 	vstr	d8, [sp, #48]	@ 0x30
 800062a:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
 800062e:	f000 fc9b 	bl	8000f68 <LL_GPIO_Init>
 8000632:	a908      	add	r1, sp, #32
 8000634:	4638      	mov	r0, r7
 8000636:	940c      	str	r4, [sp, #48]	@ 0x30
 8000638:	e9cd b808 	strd	fp, r8, [sp, #32]
 800063c:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000640:	f000 fc92 	bl	8000f68 <LL_GPIO_Init>
 8000644:	4b2e      	ldr	r3, [pc, #184]	@ (8000700 <MX_GPIO_Init+0x228>)
 8000646:	a908      	add	r1, sp, #32
 8000648:	f8cd b020 	str.w	fp, [sp, #32]
 800064c:	4618      	mov	r0, r3
 800064e:	f04f 0b0a 	mov.w	fp, #10
 8000652:	e9cd 8609 	strd	r8, r6, [sp, #36]	@ 0x24
 8000656:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 800065a:	f000 fc85 	bl	8000f68 <LL_GPIO_Init>
 800065e:	2340      	movs	r3, #64	@ 0x40
 8000660:	a908      	add	r1, sp, #32
 8000662:	4650      	mov	r0, sl
 8000664:	9308      	str	r3, [sp, #32]
 8000666:	e9cd 8409 	strd	r8, r4, [sp, #36]	@ 0x24
 800066a:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 800066e:	f000 fc7b 	bl	8000f68 <LL_GPIO_Init>
 8000672:	2280      	movs	r2, #128	@ 0x80
 8000674:	2300      	movs	r3, #0
 8000676:	a908      	add	r1, sp, #32
 8000678:	4650      	mov	r0, sl
 800067a:	940c      	str	r4, [sp, #48]	@ 0x30
 800067c:	f04f 0a00 	mov.w	sl, #0
 8000680:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000684:	f000 fc70 	bl	8000f68 <LL_GPIO_Init>
 8000688:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068c:	a908      	add	r1, sp, #32
 800068e:	4648      	mov	r0, r9
 8000690:	9308      	str	r3, [sp, #32]
 8000692:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000694:	e9cd 5609 	strd	r5, r6, [sp, #36]	@ 0x24
 8000698:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800069c:	f000 fc64 	bl	8000f68 <LL_GPIO_Init>
 80006a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006a4:	a908      	add	r1, sp, #32
 80006a6:	4648      	mov	r0, r9
 80006a8:	9308      	str	r3, [sp, #32]
 80006aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80006ac:	e9cd 5609 	strd	r5, r6, [sp, #36]	@ 0x24
 80006b0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80006b4:	f000 fc58 	bl	8000f68 <LL_GPIO_Init>
 80006b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006bc:	a908      	add	r1, sp, #32
 80006be:	4648      	mov	r0, r9
 80006c0:	9308      	str	r3, [sp, #32]
 80006c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80006c4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80006c8:	e9cd 5609 	strd	r5, r6, [sp, #36]	@ 0x24
 80006cc:	f000 fc4c 	bl	8000f68 <LL_GPIO_Init>
 80006d0:	2380      	movs	r3, #128	@ 0x80
 80006d2:	a908      	add	r1, sp, #32
 80006d4:	4638      	mov	r0, r7
 80006d6:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80006da:	940c      	str	r4, [sp, #48]	@ 0x30
 80006dc:	9308      	str	r3, [sp, #32]
 80006de:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 80006e2:	f000 fc41 	bl	8000f68 <LL_GPIO_Init>
 80006e6:	b00f      	add	sp, #60	@ 0x3c
 80006e8:	ecbd 8b02 	vpop	{d8}
 80006ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80006f0:	00000000 	.word	0x00000000
 80006f4:	0000000b 	.word	0x0000000b
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40020400 	.word	0x40020400
 8000700:	40020c00 	.word	0x40020c00
 8000704:	40021800 	.word	0x40021800
 8000708:	40020800 	.word	0x40020800
 800070c:	40020000 	.word	0x40020000

08000710 <MX_ADC1_Init>:
 8000710:	b530      	push	{r4, r5, lr}
 8000712:	4b3b      	ldr	r3, [pc, #236]	@ (8000800 <MX_ADC1_Init+0xf0>)
 8000714:	b097      	sub	sp, #92	@ 0x5c
 8000716:	2400      	movs	r4, #0
 8000718:	2004      	movs	r0, #4
 800071a:	2103      	movs	r1, #3
 800071c:	4d39      	ldr	r5, [pc, #228]	@ (8000804 <MX_ADC1_Init+0xf4>)
 800071e:	9402      	str	r4, [sp, #8]
 8000720:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000722:	9406      	str	r4, [sp, #24]
 8000724:	9412      	str	r4, [sp, #72]	@ 0x48
 8000726:	9409      	str	r4, [sp, #36]	@ 0x24
 8000728:	9415      	str	r4, [sp, #84]	@ 0x54
 800072a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800072e:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
 8000732:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 8000736:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800073a:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 800073e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000740:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000744:	645a      	str	r2, [r3, #68]	@ 0x44
 8000746:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000748:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800074c:	9201      	str	r2, [sp, #4]
 800074e:	9a01      	ldr	r2, [sp, #4]
 8000750:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000752:	f042 0204 	orr.w	r2, r2, #4
 8000756:	631a      	str	r2, [r3, #48]	@ 0x30
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	f003 0304 	and.w	r3, r3, #4
 800075e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8000762:	9300      	str	r3, [sp, #0]
 8000764:	a910      	add	r1, sp, #64	@ 0x40
 8000766:	4828      	ldr	r0, [pc, #160]	@ (8000808 <MX_ADC1_Init+0xf8>)
 8000768:	9b00      	ldr	r3, [sp, #0]
 800076a:	f000 fbfd 	bl	8000f68 <LL_GPIO_Init>
 800076e:	2200      	movs	r2, #0
 8000770:	2300      	movs	r3, #0
 8000772:	a902      	add	r1, sp, #8
 8000774:	4628      	mov	r0, r5
 8000776:	9404      	str	r4, [sp, #16]
 8000778:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800077c:	f000 fcd0 	bl	8001120 <LL_ADC_Init>
 8000780:	a90b      	add	r1, sp, #44	@ 0x2c
 8000782:	4628      	mov	r0, r5
 8000784:	940f      	str	r4, [sp, #60]	@ 0x3c
 8000786:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 800078a:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 800078e:	f000 fce1 	bl	8001154 <LL_ADC_REG_Init>
 8000792:	68ab      	ldr	r3, [r5, #8]
 8000794:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000798:	a906      	add	r1, sp, #24
 800079a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800079e:	481b      	ldr	r0, [pc, #108]	@ (800080c <MX_ADC1_Init+0xfc>)
 80007a0:	60ab      	str	r3, [r5, #8]
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80007a8:	f000 fc8c 	bl	80010c4 <LL_ADC_CommonInit>
 80007ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007b0:	fa93 f3a3 	rbit	r3, r3
 80007b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007b8:	fab3 f383 	clz	r3, r3
 80007bc:	4814      	ldr	r0, [pc, #80]	@ (8000810 <MX_ADC1_Init+0x100>)
 80007be:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80007c2:	40da      	lsrs	r2, r3
 80007c4:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 80007c8:	f023 031f 	bic.w	r3, r3, #31
 80007cc:	f043 030c 	orr.w	r3, r3, #12
 80007d0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80007d4:	fa91 f1a1 	rbit	r1, r1
 80007d8:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 80007dc:	68eb      	ldr	r3, [r5, #12]
 80007de:	fa92 f1a2 	rbit	r1, r2
 80007e2:	f44f 00c0 	mov.w	r0, #6291456	@ 0x600000
 80007e6:	fab1 f181 	clz	r1, r1
 80007ea:	40c8      	lsrs	r0, r1
 80007ec:	2107      	movs	r1, #7
 80007ee:	4081      	lsls	r1, r0
 80007f0:	ea23 0301 	bic.w	r3, r3, r1
 80007f4:	fa92 f2a2 	rbit	r2, r2
 80007f8:	60eb      	str	r3, [r5, #12]
 80007fa:	b017      	add	sp, #92	@ 0x5c
 80007fc:	bd30      	pop	{r4, r5, pc}
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800
 8000804:	40012000 	.word	0x40012000
 8000808:	40020800 	.word	0x40020800
 800080c:	40012300 	.word	0x40012300
 8000810:	4001202c 	.word	0x4001202c

08000814 <MX_ADC2_Init>:
 8000814:	b530      	push	{r4, r5, lr}
 8000816:	4b37      	ldr	r3, [pc, #220]	@ (80008f4 <MX_ADC2_Init+0xe0>)
 8000818:	b091      	sub	sp, #68	@ 0x44
 800081a:	2400      	movs	r4, #0
 800081c:	2008      	movs	r0, #8
 800081e:	2103      	movs	r1, #3
 8000820:	4d35      	ldr	r5, [pc, #212]	@ (80008f8 <MX_ADC2_Init+0xe4>)
 8000822:	9402      	str	r4, [sp, #8]
 8000824:	9405      	str	r4, [sp, #20]
 8000826:	940c      	str	r4, [sp, #48]	@ 0x30
 8000828:	940f      	str	r4, [sp, #60]	@ 0x3c
 800082a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800082e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000832:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000836:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 800083a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800083c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000840:	645a      	str	r2, [r3, #68]	@ 0x44
 8000842:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000844:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8000848:	9201      	str	r2, [sp, #4]
 800084a:	9a01      	ldr	r2, [sp, #4]
 800084c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800084e:	f042 0204 	orr.w	r2, r2, #4
 8000852:	631a      	str	r2, [r3, #48]	@ 0x30
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800085e:	9300      	str	r3, [sp, #0]
 8000860:	a90a      	add	r1, sp, #40	@ 0x28
 8000862:	4826      	ldr	r0, [pc, #152]	@ (80008fc <MX_ADC2_Init+0xe8>)
 8000864:	9b00      	ldr	r3, [sp, #0]
 8000866:	f000 fb7f 	bl	8000f68 <LL_GPIO_Init>
 800086a:	2200      	movs	r2, #0
 800086c:	2300      	movs	r3, #0
 800086e:	a902      	add	r1, sp, #8
 8000870:	4628      	mov	r0, r5
 8000872:	9404      	str	r4, [sp, #16]
 8000874:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000878:	f000 fc52 	bl	8001120 <LL_ADC_Init>
 800087c:	4628      	mov	r0, r5
 800087e:	a905      	add	r1, sp, #20
 8000880:	9409      	str	r4, [sp, #36]	@ 0x24
 8000882:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000886:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800088a:	f000 fc63 	bl	8001154 <LL_ADC_REG_Init>
 800088e:	68aa      	ldr	r2, [r5, #8]
 8000890:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000894:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000898:	60aa      	str	r2, [r5, #8]
 800089a:	fa93 f3a3 	rbit	r3, r3
 800089e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008a2:	fab3 f383 	clz	r3, r3
 80008a6:	4816      	ldr	r0, [pc, #88]	@ (8000900 <MX_ADC2_Init+0xec>)
 80008a8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80008ac:	40da      	lsrs	r2, r3
 80008ae:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 80008b2:	f023 031f 	bic.w	r3, r3, #31
 80008b6:	f043 030d 	orr.w	r3, r3, #13
 80008ba:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80008be:	fa91 f1a1 	rbit	r1, r1
 80008c2:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 80008c6:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 80008ca:	f504 3490 	add.w	r4, r4, #73728	@ 0x12000
 80008ce:	f8d4 310c 	ldr.w	r3, [r4, #268]	@ 0x10c
 80008d2:	fa92 f1a2 	rbit	r1, r2
 80008d6:	f44f 0010 	mov.w	r0, #9437184	@ 0x900000
 80008da:	fab1 f181 	clz	r1, r1
 80008de:	40c8      	lsrs	r0, r1
 80008e0:	2107      	movs	r1, #7
 80008e2:	4081      	lsls	r1, r0
 80008e4:	ea23 0301 	bic.w	r3, r3, r1
 80008e8:	fa92 f2a2 	rbit	r2, r2
 80008ec:	f8c4 310c 	str.w	r3, [r4, #268]	@ 0x10c
 80008f0:	b011      	add	sp, #68	@ 0x44
 80008f2:	bd30      	pop	{r4, r5, pc}
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40012100 	.word	0x40012100
 80008fc:	40020800 	.word	0x40020800
 8000900:	4001212c 	.word	0x4001212c

08000904 <MX_ADC3_Init>:
 8000904:	b530      	push	{r4, r5, lr}
 8000906:	4b38      	ldr	r3, [pc, #224]	@ (80009e8 <MX_ADC3_Init+0xe4>)
 8000908:	b091      	sub	sp, #68	@ 0x44
 800090a:	2400      	movs	r4, #0
 800090c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000910:	2103      	movs	r1, #3
 8000912:	4d36      	ldr	r5, [pc, #216]	@ (80009ec <MX_ADC3_Init+0xe8>)
 8000914:	9402      	str	r4, [sp, #8]
 8000916:	9405      	str	r4, [sp, #20]
 8000918:	940c      	str	r4, [sp, #48]	@ 0x30
 800091a:	940f      	str	r4, [sp, #60]	@ 0x3c
 800091c:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000920:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000924:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000928:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 800092c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800092e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000932:	645a      	str	r2, [r3, #68]	@ 0x44
 8000934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000936:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 800093a:	9201      	str	r2, [sp, #4]
 800093c:	9a01      	ldr	r2, [sp, #4]
 800093e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000940:	f042 0220 	orr.w	r2, r2, #32
 8000944:	631a      	str	r2, [r3, #48]	@ 0x30
 8000946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000948:	f003 0320 	and.w	r3, r3, #32
 800094c:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8000950:	9300      	str	r3, [sp, #0]
 8000952:	a90a      	add	r1, sp, #40	@ 0x28
 8000954:	4826      	ldr	r0, [pc, #152]	@ (80009f0 <MX_ADC3_Init+0xec>)
 8000956:	9b00      	ldr	r3, [sp, #0]
 8000958:	f000 fb06 	bl	8000f68 <LL_GPIO_Init>
 800095c:	2200      	movs	r2, #0
 800095e:	2300      	movs	r3, #0
 8000960:	a902      	add	r1, sp, #8
 8000962:	4628      	mov	r0, r5
 8000964:	9404      	str	r4, [sp, #16]
 8000966:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800096a:	f000 fbd9 	bl	8001120 <LL_ADC_Init>
 800096e:	4628      	mov	r0, r5
 8000970:	a905      	add	r1, sp, #20
 8000972:	9409      	str	r4, [sp, #36]	@ 0x24
 8000974:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000978:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800097c:	f000 fbea 	bl	8001154 <LL_ADC_REG_Init>
 8000980:	68aa      	ldr	r2, [r5, #8]
 8000982:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000986:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800098a:	60aa      	str	r2, [r5, #8]
 800098c:	fa93 f3a3 	rbit	r3, r3
 8000990:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000994:	fab3 f383 	clz	r3, r3
 8000998:	4816      	ldr	r0, [pc, #88]	@ (80009f4 <MX_ADC3_Init+0xf0>)
 800099a:	40d9      	lsrs	r1, r3
 800099c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80009a0:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 80009a4:	f022 021f 	bic.w	r2, r2, #31
 80009a8:	f042 0206 	orr.w	r2, r2, #6
 80009ac:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
 80009b0:	fa93 f2a3 	rbit	r2, r3
 80009b4:	fab2 f282 	clz	r2, r2
 80009b8:	350c      	adds	r5, #12
 80009ba:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 80009be:	40d3      	lsrs	r3, r2
 80009c0:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
 80009c4:	fa91 f0a1 	rbit	r0, r1
 80009c8:	f04f 7490 	mov.w	r4, #18874368	@ 0x1200000
 80009cc:	fab0 f080 	clz	r0, r0
 80009d0:	40c4      	lsrs	r4, r0
 80009d2:	2007      	movs	r0, #7
 80009d4:	40a0      	lsls	r0, r4
 80009d6:	ea22 0200 	bic.w	r2, r2, r0
 80009da:	fa91 f1a1 	rbit	r1, r1
 80009de:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
 80009e2:	b011      	add	sp, #68	@ 0x44
 80009e4:	bd30      	pop	{r4, r5, pc}
 80009e6:	bf00      	nop
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40012200 	.word	0x40012200
 80009f0:	40021400 	.word	0x40021400
 80009f4:	4001222c 	.word	0x4001222c

080009f8 <MX_DAC_Init>:
 80009f8:	b510      	push	{r4, lr}
 80009fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <MX_DAC_Init+0x70>)
 80009fc:	b08c      	sub	sp, #48	@ 0x30
 80009fe:	2400      	movs	r4, #0
 8000a00:	2010      	movs	r0, #16
 8000a02:	2103      	movs	r1, #3
 8000a04:	9402      	str	r4, [sp, #8]
 8000a06:	9408      	str	r4, [sp, #32]
 8000a08:	9405      	str	r4, [sp, #20]
 8000a0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000a0c:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000a10:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000a14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a16:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8000a1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a1e:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8000a22:	9201      	str	r2, [sp, #4]
 8000a24:	9a01      	ldr	r2, [sp, #4]
 8000a26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a28:	f042 0201 	orr.w	r2, r2, #1
 8000a2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a30:	f003 0301 	and.w	r3, r3, #1
 8000a34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8000a38:	9300      	str	r3, [sp, #0]
 8000a3a:	a906      	add	r1, sp, #24
 8000a3c:	480b      	ldr	r0, [pc, #44]	@ (8000a6c <MX_DAC_Init+0x74>)
 8000a3e:	9b00      	ldr	r3, [sp, #0]
 8000a40:	f000 fa92 	bl	8000f68 <LL_GPIO_Init>
 8000a44:	aa02      	add	r2, sp, #8
 8000a46:	490a      	ldr	r1, [pc, #40]	@ (8000a70 <MX_DAC_Init+0x78>)
 8000a48:	480a      	ldr	r0, [pc, #40]	@ (8000a74 <MX_DAC_Init+0x7c>)
 8000a4a:	9405      	str	r4, [sp, #20]
 8000a4c:	ed9f 7b04 	vldr	d7, [pc, #16]	@ 8000a60 <MX_DAC_Init+0x68>
 8000a50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000a54:	f000 fda4 	bl	80015a0 <LL_DAC_Init>
 8000a58:	b00c      	add	sp, #48	@ 0x30
 8000a5a:	bd10      	pop	{r4, pc}
 8000a5c:	f3af 8000 	nop.w
 8000a60:	00000038 	.word	0x00000038
 8000a64:	00000000 	.word	0x00000000
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020000 	.word	0x40020000
 8000a70:	02100001 	.word	0x02100001
 8000a74:	40007400 	.word	0x40007400

08000a78 <MX_I2C2_Init>:
 8000a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a7c:	2400      	movs	r4, #0
 8000a7e:	b091      	sub	sp, #68	@ 0x44
 8000a80:	4d31      	ldr	r5, [pc, #196]	@ (8000b48 <MX_I2C2_Init+0xd0>)
 8000a82:	2701      	movs	r7, #1
 8000a84:	9408      	str	r4, [sp, #32]
 8000a86:	2602      	movs	r6, #2
 8000a88:	9406      	str	r4, [sp, #24]
 8000a8a:	f04f 0903 	mov.w	r9, #3
 8000a8e:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ 8000b58 <MX_I2C2_Init+0xe0>
 8000a92:	a902      	add	r1, sp, #8
 8000a94:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000a98:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8000a9c:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 8000aa0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8000aa4:	4640      	mov	r0, r8
 8000aa6:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8000aaa:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
 8000aae:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000ab0:	f043 0320 	orr.w	r3, r3, #32
 8000ab4:	632b      	str	r3, [r5, #48]	@ 0x30
 8000ab6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000ab8:	9705      	str	r7, [sp, #20]
 8000aba:	f003 0320 	and.w	r3, r3, #32
 8000abe:	f8cd 9010 	str.w	r9, [sp, #16]
 8000ac2:	9301      	str	r3, [sp, #4]
 8000ac4:	9b01      	ldr	r3, [sp, #4]
 8000ac6:	2304      	movs	r3, #4
 8000ac8:	e9cd 7602 	strd	r7, r6, [sp, #8]
 8000acc:	9307      	str	r3, [sp, #28]
 8000ace:	f000 fa4b 	bl	8000f68 <LL_GPIO_Init>
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2304      	movs	r3, #4
 8000ad6:	a902      	add	r1, sp, #8
 8000ad8:	4640      	mov	r0, r8
 8000ada:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000ade:	e9cd 9704 	strd	r9, r7, [sp, #16]
 8000ae2:	e9cd 6602 	strd	r6, r6, [sp, #8]
 8000ae6:	f000 fa3f 	bl	8000f68 <LL_GPIO_Init>
 8000aea:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8000aec:	4817      	ldr	r0, [pc, #92]	@ (8000b4c <MX_I2C2_Init+0xd4>)
 8000aee:	a908      	add	r1, sp, #32
 8000af0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000af4:	642b      	str	r3, [r5, #64]	@ 0x40
 8000af6:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8000af8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	9a00      	ldr	r2, [sp, #0]
 8000b00:	6842      	ldr	r2, [r0, #4]
 8000b02:	4b13      	ldr	r3, [pc, #76]	@ (8000b50 <MX_I2C2_Init+0xd8>)
 8000b04:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8000b08:	6042      	str	r2, [r0, #4]
 8000b0a:	68c2      	ldr	r2, [r0, #12]
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	4a11      	ldr	r2, [pc, #68]	@ (8000b54 <MX_I2C2_Init+0xdc>)
 8000b10:	60c3      	str	r3, [r0, #12]
 8000b12:	68c3      	ldr	r3, [r0, #12]
 8000b14:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000b18:	60c3      	str	r3, [r0, #12]
 8000b1a:	6803      	ldr	r3, [r0, #0]
 8000b1c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000b20:	6003      	str	r3, [r0, #0]
 8000b22:	6803      	ldr	r3, [r0, #0]
 8000b24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000b28:	6003      	str	r3, [r0, #0]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	940e      	str	r4, [sp, #56]	@ 0x38
 8000b2e:	e9cd 4208 	strd	r4, r2, [sp, #32]
 8000b32:	2200      	movs	r2, #0
 8000b34:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000b38:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8000b3c:	f000 fd5c 	bl	80015f8 <LL_I2C_Init>
 8000b40:	b011      	add	sp, #68	@ 0x44
 8000b42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40005800 	.word	0x40005800
 8000b50:	fffff801 	.word	0xfffff801
 8000b54:	20303e5d 	.word	0x20303e5d
 8000b58:	40021400 	.word	0x40021400

08000b5c <MX_SPI1_Init>:
 8000b5c:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
 8000b60:	b092      	sub	sp, #72	@ 0x48
 8000b62:	2100      	movs	r1, #0
 8000b64:	2228      	movs	r2, #40	@ 0x28
 8000b66:	4e34      	ldr	r6, [pc, #208]	@ (8000c38 <MX_SPI1_Init+0xdc>)
 8000b68:	a808      	add	r0, sp, #32
 8000b6a:	460c      	mov	r4, r1
 8000b6c:	f7ff fb64 	bl	8000238 <memset>
 8000b70:	4b32      	ldr	r3, [pc, #200]	@ (8000c3c <MX_SPI1_Init+0xe0>)
 8000b72:	2703      	movs	r7, #3
 8000b74:	4630      	mov	r0, r6
 8000b76:	f04f 0802 	mov.w	r8, #2
 8000b7a:	f04f 0a00 	mov.w	sl, #0
 8000b7e:	f04f 0b05 	mov.w	fp, #5
 8000b82:	4d2f      	ldr	r5, [pc, #188]	@ (8000c40 <MX_SPI1_Init+0xe4>)
 8000b84:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000b88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b8a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000b8e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b92:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8000b96:	9201      	str	r2, [sp, #4]
 8000b98:	9a01      	ldr	r2, [sp, #4]
 8000b9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b9c:	f042 0201 	orr.w	r2, r2, #1
 8000ba0:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ba2:	2220      	movs	r2, #32
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	9704      	str	r7, [sp, #16]
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	9300      	str	r3, [sp, #0]
 8000bae:	2302      	movs	r3, #2
 8000bb0:	9900      	ldr	r1, [sp, #0]
 8000bb2:	a902      	add	r1, sp, #8
 8000bb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000bb8:	2305      	movs	r3, #5
 8000bba:	9307      	str	r3, [sp, #28]
 8000bbc:	f000 f9d4 	bl	8000f68 <LL_GPIO_Init>
 8000bc0:	2340      	movs	r3, #64	@ 0x40
 8000bc2:	a902      	add	r1, sp, #8
 8000bc4:	4630      	mov	r0, r6
 8000bc6:	9405      	str	r4, [sp, #20]
 8000bc8:	9302      	str	r3, [sp, #8]
 8000bca:	e9cd 8703 	strd	r8, r7, [sp, #12]
 8000bce:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8000bd2:	f000 f9c9 	bl	8000f68 <LL_GPIO_Init>
 8000bd6:	2380      	movs	r3, #128	@ 0x80
 8000bd8:	a902      	add	r1, sp, #8
 8000bda:	4630      	mov	r0, r6
 8000bdc:	9302      	str	r3, [sp, #8]
 8000bde:	9405      	str	r4, [sp, #20]
 8000be0:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8000be4:	e9cd 8703 	strd	r8, r7, [sp, #12]
 8000be8:	f000 f9be 	bl	8000f68 <LL_GPIO_Init>
 8000bec:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	a908      	add	r1, sp, #32
 8000bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000bf6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000bfa:	4628      	mov	r0, r5
 8000bfc:	9408      	str	r4, [sp, #32]
 8000bfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8000c00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c04:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000c06:	930d      	str	r3, [sp, #52]	@ 0x34
 8000c08:	2307      	movs	r3, #7
 8000c0a:	940c      	str	r4, [sp, #48]	@ 0x30
 8000c0c:	940e      	str	r4, [sp, #56]	@ 0x38
 8000c0e:	940f      	str	r4, [sp, #60]	@ 0x3c
 8000c10:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8000c14:	f000 fd28 	bl	8001668 <LL_SPI_Init>
 8000c18:	686b      	ldr	r3, [r5, #4]
 8000c1a:	f023 0310 	bic.w	r3, r3, #16
 8000c1e:	606b      	str	r3, [r5, #4]
 8000c20:	686b      	ldr	r3, [r5, #4]
 8000c22:	f043 0308 	orr.w	r3, r3, #8
 8000c26:	606b      	str	r3, [r5, #4]
 8000c28:	682b      	ldr	r3, [r5, #0]
 8000c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c2e:	602b      	str	r3, [r5, #0]
 8000c30:	b012      	add	sp, #72	@ 0x48
 8000c32:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8000c36:	bf00      	nop
 8000c38:	40020000 	.word	0x40020000
 8000c3c:	40023800 	.word	0x40023800
 8000c40:	40013000 	.word	0x40013000

08000c44 <MX_SPI3_Init>:
 8000c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c48:	2228      	movs	r2, #40	@ 0x28
 8000c4a:	b095      	sub	sp, #84	@ 0x54
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	2603      	movs	r6, #3
 8000c50:	eb0d 0002 	add.w	r0, sp, r2
 8000c54:	2707      	movs	r7, #7
 8000c56:	460c      	mov	r4, r1
 8000c58:	f7ff faee 	bl	8000238 <memset>
 8000c5c:	4b32      	ldr	r3, [pc, #200]	@ (8000d28 <MX_SPI3_Init+0xe4>)
 8000c5e:	f04f 0902 	mov.w	r9, #2
 8000c62:	f8df 80d0 	ldr.w	r8, [pc, #208]	@ 8000d34 <MX_SPI3_Init+0xf0>
 8000c66:	f04f 0a00 	mov.w	sl, #0
 8000c6a:	4830      	ldr	r0, [pc, #192]	@ (8000d2c <MX_SPI3_Init+0xe8>)
 8000c6c:	f04f 0b06 	mov.w	fp, #6
 8000c70:	4d2f      	ldr	r5, [pc, #188]	@ (8000d30 <MX_SPI3_Init+0xec>)
 8000c72:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8000c76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000c7c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c80:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8000c84:	9203      	str	r2, [sp, #12]
 8000c86:	9a03      	ldr	r2, [sp, #12]
 8000c88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c8a:	f042 0202 	orr.w	r2, r2, #2
 8000c8e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c92:	f002 0202 	and.w	r2, r2, #2
 8000c96:	9202      	str	r2, [sp, #8]
 8000c98:	9a02      	ldr	r2, [sp, #8]
 8000c9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c9c:	f042 0204 	orr.w	r2, r2, #4
 8000ca0:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ca2:	2204      	movs	r2, #4
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca6:	9606      	str	r6, [sp, #24]
 8000ca8:	f003 0304 	and.w	r3, r3, #4
 8000cac:	9709      	str	r7, [sp, #36]	@ 0x24
 8000cae:	9301      	str	r3, [sp, #4]
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	9901      	ldr	r1, [sp, #4]
 8000cb4:	a904      	add	r1, sp, #16
 8000cb6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000cba:	f000 f955 	bl	8000f68 <LL_GPIO_Init>
 8000cbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cc2:	a904      	add	r1, sp, #16
 8000cc4:	4640      	mov	r0, r8
 8000cc6:	e9cd 3904 	strd	r3, r9, [sp, #16]
 8000cca:	e9cd 6406 	strd	r6, r4, [sp, #24]
 8000cce:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8000cd2:	f000 f949 	bl	8000f68 <LL_GPIO_Init>
 8000cd6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cda:	a904      	add	r1, sp, #16
 8000cdc:	4640      	mov	r0, r8
 8000cde:	9304      	str	r3, [sp, #16]
 8000ce0:	9407      	str	r4, [sp, #28]
 8000ce2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8000ce6:	e9cd 9605 	strd	r9, r6, [sp, #20]
 8000cea:	f000 f93d 	bl	8000f68 <LL_GPIO_Init>
 8000cee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	a90a      	add	r1, sp, #40	@ 0x28
 8000cf6:	930c      	str	r3, [sp, #48]	@ 0x30
 8000cf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cfc:	4628      	mov	r0, r5
 8000cfe:	9713      	str	r7, [sp, #76]	@ 0x4c
 8000d00:	940d      	str	r4, [sp, #52]	@ 0x34
 8000d02:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8000d06:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000d0a:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
 8000d0e:	f000 fcab 	bl	8001668 <LL_SPI_Init>
 8000d12:	686b      	ldr	r3, [r5, #4]
 8000d14:	f023 0310 	bic.w	r3, r3, #16
 8000d18:	606b      	str	r3, [r5, #4]
 8000d1a:	686b      	ldr	r3, [r5, #4]
 8000d1c:	f023 0308 	bic.w	r3, r3, #8
 8000d20:	606b      	str	r3, [r5, #4]
 8000d22:	b015      	add	sp, #84	@ 0x54
 8000d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	40020400 	.word	0x40020400
 8000d30:	40003c00 	.word	0x40003c00
 8000d34:	40020800 	.word	0x40020800

08000d38 <MX_SPI4_Init>:
 8000d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d3a:	b093      	sub	sp, #76	@ 0x4c
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2228      	movs	r2, #40	@ 0x28
 8000d40:	4e2b      	ldr	r6, [pc, #172]	@ (8000df0 <MX_SPI4_Init+0xb8>)
 8000d42:	a808      	add	r0, sp, #32
 8000d44:	460c      	mov	r4, r1
 8000d46:	f7ff fa77 	bl	8000238 <memset>
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000df4 <MX_SPI4_Init+0xbc>)
 8000d4c:	2703      	movs	r7, #3
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4d29      	ldr	r5, [pc, #164]	@ (8000df8 <MX_SPI4_Init+0xc0>)
 8000d52:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000d56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000d58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000d5c:	645a      	str	r2, [r3, #68]	@ 0x44
 8000d5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000d60:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000d64:	9201      	str	r2, [sp, #4]
 8000d66:	9a01      	ldr	r2, [sp, #4]
 8000d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d6a:	f042 0210 	orr.w	r2, r2, #16
 8000d6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000d70:	2204      	movs	r2, #4
 8000d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d74:	9704      	str	r7, [sp, #16]
 8000d76:	f003 0310 	and.w	r3, r3, #16
 8000d7a:	9300      	str	r3, [sp, #0]
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	9900      	ldr	r1, [sp, #0]
 8000d80:	a902      	add	r1, sp, #8
 8000d82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000d86:	2305      	movs	r3, #5
 8000d88:	9307      	str	r3, [sp, #28]
 8000d8a:	f000 f8ed 	bl	8000f68 <LL_GPIO_Init>
 8000d8e:	2240      	movs	r2, #64	@ 0x40
 8000d90:	2302      	movs	r3, #2
 8000d92:	a902      	add	r1, sp, #8
 8000d94:	4630      	mov	r0, r6
 8000d96:	9704      	str	r7, [sp, #16]
 8000d98:	9405      	str	r4, [sp, #20]
 8000d9a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2305      	movs	r3, #5
 8000da2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000da6:	f000 f8df 	bl	8000f68 <LL_GPIO_Init>
 8000daa:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000dae:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000db2:	a908      	add	r1, sp, #32
 8000db4:	9308      	str	r3, [sp, #32]
 8000db6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000dba:	920a      	str	r2, [sp, #40]	@ 0x28
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8000dc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dc4:	4628      	mov	r0, r5
 8000dc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8000dc8:	2307      	movs	r3, #7
 8000dca:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8000dce:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8000dd2:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 8000dd6:	f000 fc47 	bl	8001668 <LL_SPI_Init>
 8000dda:	686b      	ldr	r3, [r5, #4]
 8000ddc:	f023 0310 	bic.w	r3, r3, #16
 8000de0:	606b      	str	r3, [r5, #4]
 8000de2:	686b      	ldr	r3, [r5, #4]
 8000de4:	f043 0308 	orr.w	r3, r3, #8
 8000de8:	606b      	str	r3, [r5, #4]
 8000dea:	b013      	add	sp, #76	@ 0x4c
 8000dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40021000 	.word	0x40021000
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40013400 	.word	0x40013400
 8000dfc:	00000000 	.word	0x00000000

08000e00 <voltCodeConvert>:
 8000e00:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8000e28 <voltCodeConvert+0x28>
 8000e04:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8000e08:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000e30 <voltCodeConvert+0x30>
 8000e0c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000e10:	ee80 7b06 	vdiv.f64	d7, d0, d6
 8000e14:	febb 7b47 	vrintm.f64	d7, d7
 8000e18:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8000e1c:	ee17 3a10 	vmov	r3, s14
 8000e20:	b298      	uxth	r0, r3
 8000e22:	4770      	bx	lr
 8000e24:	f3af 8000 	nop.w
 8000e28:	00000000 	.word	0x00000000
 8000e2c:	40b00000 	.word	0x40b00000
 8000e30:	d2f1a9fc 	.word	0xd2f1a9fc
 8000e34:	4010624d 	.word	0x4010624d

08000e38 <setVoltage>:
 8000e38:	0a0b      	lsrs	r3, r1, #8
 8000e3a:	7081      	strb	r1, [r0, #2]
 8000e3c:	7043      	strb	r3, [r0, #1]
 8000e3e:	4770      	bx	lr

08000e40 <setCommand>:
 8000e40:	7803      	ldrb	r3, [r0, #0]
 8000e42:	f003 030f 	and.w	r3, r3, #15
 8000e46:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8000e4a:	7003      	strb	r3, [r0, #0]
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <setChannel>:
 8000e50:	7803      	ldrb	r3, [r0, #0]
 8000e52:	f001 010f 	and.w	r1, r1, #15
 8000e56:	f023 030f 	bic.w	r3, r3, #15
 8000e5a:	430b      	orrs	r3, r1
 8000e5c:	7003      	strb	r3, [r0, #0]
 8000e5e:	4770      	bx	lr

08000e60 <SPI_SendBytes>:
 8000e60:	b142      	cbz	r2, 8000e74 <SPI_SendBytes+0x14>
 8000e62:	440a      	add	r2, r1
 8000e64:	6883      	ldr	r3, [r0, #8]
 8000e66:	079b      	lsls	r3, r3, #30
 8000e68:	d5fc      	bpl.n	8000e64 <SPI_SendBytes+0x4>
 8000e6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e6e:	4291      	cmp	r1, r2
 8000e70:	7303      	strb	r3, [r0, #12]
 8000e72:	d1f7      	bne.n	8000e64 <SPI_SendBytes+0x4>
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <MX_USART3_UART_Init>:
 8000e78:	b570      	push	{r4, r5, r6, lr}
 8000e7a:	4b30      	ldr	r3, [pc, #192]	@ (8000f3c <MX_USART3_UART_Init+0xc4>)
 8000e7c:	b090      	sub	sp, #64	@ 0x40
 8000e7e:	2400      	movs	r4, #0
 8000e80:	4d2f      	ldr	r5, [pc, #188]	@ (8000f40 <MX_USART3_UART_Init+0xc8>)
 8000e82:	2603      	movs	r6, #3
 8000e84:	a902      	add	r1, sp, #8
 8000e86:	9408      	str	r4, [sp, #32]
 8000e88:	4628      	mov	r0, r5
 8000e8a:	9405      	str	r4, [sp, #20]
 8000e8c:	9406      	str	r4, [sp, #24]
 8000e8e:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000e92:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8000e96:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 8000e9a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000e9e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8000ea2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8000ea6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ea8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000eac:	641a      	str	r2, [r3, #64]	@ 0x40
 8000eae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eb0:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8000eb4:	9201      	str	r2, [sp, #4]
 8000eb6:	9a01      	ldr	r2, [sp, #4]
 8000eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eba:	f042 0208 	orr.w	r2, r2, #8
 8000ebe:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ec0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	9604      	str	r6, [sp, #16]
 8000ec8:	f003 0308 	and.w	r3, r3, #8
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	9b00      	ldr	r3, [sp, #0]
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000ed6:	2307      	movs	r3, #7
 8000ed8:	9307      	str	r3, [sp, #28]
 8000eda:	f000 f845 	bl	8000f68 <LL_GPIO_Init>
 8000ede:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	a902      	add	r1, sp, #8
 8000ee6:	4628      	mov	r0, r5
 8000ee8:	9604      	str	r6, [sp, #16]
 8000eea:	f5a5 35e2 	sub.w	r5, r5, #115712	@ 0x1c400
 8000eee:	9405      	str	r4, [sp, #20]
 8000ef0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000efc:	f000 f834 	bl	8000f68 <LL_GPIO_Init>
 8000f00:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000f04:	220c      	movs	r2, #12
 8000f06:	a908      	add	r1, sp, #32
 8000f08:	4628      	mov	r0, r5
 8000f0a:	940e      	str	r4, [sp, #56]	@ 0x38
 8000f0c:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8000f10:	2300      	movs	r3, #0
 8000f12:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000f16:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8000f1a:	f000 fbe7 	bl	80016ec <LL_USART_Init>
 8000f1e:	686b      	ldr	r3, [r5, #4]
 8000f20:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8000f24:	606b      	str	r3, [r5, #4]
 8000f26:	68ab      	ldr	r3, [r5, #8]
 8000f28:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8000f2c:	60ab      	str	r3, [r5, #8]
 8000f2e:	682b      	ldr	r3, [r5, #0]
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	602b      	str	r3, [r5, #0]
 8000f36:	b010      	add	sp, #64	@ 0x40
 8000f38:	bd70      	pop	{r4, r5, r6, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020c00 	.word	0x40020c00

08000f44 <NMI_Handler>:
 8000f44:	e7fe      	b.n	8000f44 <NMI_Handler>
 8000f46:	bf00      	nop

08000f48 <HardFault_Handler>:
 8000f48:	e7fe      	b.n	8000f48 <HardFault_Handler>
 8000f4a:	bf00      	nop

08000f4c <MemManage_Handler>:
 8000f4c:	e7fe      	b.n	8000f4c <MemManage_Handler>
 8000f4e:	bf00      	nop

08000f50 <BusFault_Handler>:
 8000f50:	e7fe      	b.n	8000f50 <BusFault_Handler>
 8000f52:	bf00      	nop

08000f54 <UsageFault_Handler>:
 8000f54:	e7fe      	b.n	8000f54 <UsageFault_Handler>
 8000f56:	bf00      	nop

08000f58 <SVC_Handler>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <DebugMon_Handler>:
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop

08000f60 <PendSV_Handler>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <SysTick_Handler>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <LL_GPIO_Init>:
 8000f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f6c:	680c      	ldr	r4, [r1, #0]
 8000f6e:	b083      	sub	sp, #12
 8000f70:	fa94 f2a4 	rbit	r2, r4
 8000f74:	fab2 f282 	clz	r2, r2
 8000f78:	fa34 f302 	lsrs.w	r3, r4, r2
 8000f7c:	f000 8084 	beq.w	8001088 <LL_GPIO_Init+0x120>
 8000f80:	43e3      	mvns	r3, r4
 8000f82:	f04f 0e01 	mov.w	lr, #1
 8000f86:	f04f 0c03 	mov.w	ip, #3
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	e017      	b.n	8000fbe <LL_GPIO_Init+0x56>
 8000f8e:	f8d0 8000 	ldr.w	r8, [r0]
 8000f92:	fa93 f7a3 	rbit	r7, r3
 8000f96:	fab7 f787 	clz	r7, r7
 8000f9a:	fa93 f3a3 	rbit	r3, r3
 8000f9e:	fab3 f383 	clz	r3, r3
 8000fa2:	007f      	lsls	r7, r7, #1
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	fa0c f707 	lsl.w	r7, ip, r7
 8000faa:	409d      	lsls	r5, r3
 8000fac:	ea28 0807 	bic.w	r8, r8, r7
 8000fb0:	ea48 0505 	orr.w	r5, r8, r5
 8000fb4:	6005      	str	r5, [r0, #0]
 8000fb6:	3201      	adds	r2, #1
 8000fb8:	fa34 f302 	lsrs.w	r3, r4, r2
 8000fbc:	d064      	beq.n	8001088 <LL_GPIO_Init+0x120>
 8000fbe:	fa0e f302 	lsl.w	r3, lr, r2
 8000fc2:	4023      	ands	r3, r4
 8000fc4:	d0f7      	beq.n	8000fb6 <LL_GPIO_Init+0x4e>
 8000fc6:	684d      	ldr	r5, [r1, #4]
 8000fc8:	1e6f      	subs	r7, r5, #1
 8000fca:	2f01      	cmp	r7, #1
 8000fcc:	d81f      	bhi.n	800100e <LL_GPIO_Init+0xa6>
 8000fce:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8000fd2:	fa93 f7a3 	rbit	r7, r3
 8000fd6:	fab7 f787 	clz	r7, r7
 8000fda:	fa93 f9a3 	rbit	r9, r3
 8000fde:	fab9 f989 	clz	r9, r9
 8000fe2:	007f      	lsls	r7, r7, #1
 8000fe4:	688e      	ldr	r6, [r1, #8]
 8000fe6:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8000fea:	fa0c f707 	lsl.w	r7, ip, r7
 8000fee:	ea28 0707 	bic.w	r7, r8, r7
 8000ff2:	fa06 f809 	lsl.w	r8, r6, r9
 8000ff6:	9e01      	ldr	r6, [sp, #4]
 8000ff8:	ea47 0708 	orr.w	r7, r7, r8
 8000ffc:	6087      	str	r7, [r0, #8]
 8000ffe:	6847      	ldr	r7, [r0, #4]
 8001000:	4037      	ands	r7, r6
 8001002:	68ce      	ldr	r6, [r1, #12]
 8001004:	fb06 f804 	mul.w	r8, r6, r4
 8001008:	ea47 0708 	orr.w	r7, r7, r8
 800100c:	6047      	str	r7, [r0, #4]
 800100e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8001012:	fa93 f7a3 	rbit	r7, r3
 8001016:	fab7 f787 	clz	r7, r7
 800101a:	fa93 f9a3 	rbit	r9, r3
 800101e:	007f      	lsls	r7, r7, #1
 8001020:	fab9 f989 	clz	r9, r9
 8001024:	2d02      	cmp	r5, #2
 8001026:	fa0c f707 	lsl.w	r7, ip, r7
 800102a:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800102e:	ea28 0807 	bic.w	r8, r8, r7
 8001032:	690f      	ldr	r7, [r1, #16]
 8001034:	fa07 f909 	lsl.w	r9, r7, r9
 8001038:	ea48 0709 	orr.w	r7, r8, r9
 800103c:	60c7      	str	r7, [r0, #12]
 800103e:	d1a6      	bne.n	8000f8e <LL_GPIO_Init+0x26>
 8001040:	fa93 f8a3 	rbit	r8, r3
 8001044:	fab8 f888 	clz	r8, r8
 8001048:	0a1f      	lsrs	r7, r3, #8
 800104a:	f8d1 a014 	ldr.w	sl, [r1, #20]
 800104e:	f1b8 0f07 	cmp.w	r8, #7
 8001052:	dc1d      	bgt.n	8001090 <LL_GPIO_Init+0x128>
 8001054:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8001058:	fa93 fba3 	rbit	fp, r3
 800105c:	fabb fb8b 	clz	fp, fp
 8001060:	fa93 f7a3 	rbit	r7, r3
 8001064:	fab7 f787 	clz	r7, r7
 8001068:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800106c:	ea4f 0987 	mov.w	r9, r7, lsl #2
 8001070:	fa0a f709 	lsl.w	r7, sl, r9
 8001074:	f04f 090f 	mov.w	r9, #15
 8001078:	fa09 f90b 	lsl.w	r9, r9, fp
 800107c:	ea28 0809 	bic.w	r8, r8, r9
 8001080:	ea48 0707 	orr.w	r7, r8, r7
 8001084:	6207      	str	r7, [r0, #32]
 8001086:	e782      	b.n	8000f8e <LL_GPIO_Init+0x26>
 8001088:	2000      	movs	r0, #0
 800108a:	b003      	add	sp, #12
 800108c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001090:	f8d0 8024 	ldr.w	r8, [r0, #36]	@ 0x24
 8001094:	fa97 f9a7 	rbit	r9, r7
 8001098:	fab9 f989 	clz	r9, r9
 800109c:	fa97 f7a7 	rbit	r7, r7
 80010a0:	fab7 f787 	clz	r7, r7
 80010a4:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80010a8:	00bf      	lsls	r7, r7, #2
 80010aa:	fa0a f707 	lsl.w	r7, sl, r7
 80010ae:	f04f 0a0f 	mov.w	sl, #15
 80010b2:	fa0a f909 	lsl.w	r9, sl, r9
 80010b6:	ea28 0809 	bic.w	r8, r8, r9
 80010ba:	ea48 0707 	orr.w	r7, r8, r7
 80010be:	6247      	str	r7, [r0, #36]	@ 0x24
 80010c0:	e765      	b.n	8000f8e <LL_GPIO_Init+0x26>
 80010c2:	bf00      	nop

080010c4 <LL_ADC_CommonInit>:
 80010c4:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <LL_ADC_CommonInit+0x4c>)
 80010c6:	4a13      	ldr	r2, [pc, #76]	@ (8001114 <LL_ADC_CommonInit+0x50>)
 80010c8:	b410      	push	{r4}
 80010ca:	4c13      	ldr	r4, [pc, #76]	@ (8001118 <LL_ADC_CommonInit+0x54>)
 80010cc:	68a4      	ldr	r4, [r4, #8]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	6892      	ldr	r2, [r2, #8]
 80010d2:	4323      	orrs	r3, r4
 80010d4:	4313      	orrs	r3, r2
 80010d6:	07db      	lsls	r3, r3, #31
 80010d8:	d40b      	bmi.n	80010f2 <LL_ADC_CommonInit+0x2e>
 80010da:	e9d1 2300 	ldrd	r2, r3, [r1]
 80010de:	b963      	cbnz	r3, 80010fa <LL_ADC_CommonInit+0x36>
 80010e0:	6841      	ldr	r1, [r0, #4]
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <LL_ADC_CommonInit+0x58>)
 80010e4:	400b      	ands	r3, r1
 80010e6:	4313      	orrs	r3, r2
 80010e8:	6043      	str	r3, [r0, #4]
 80010ea:	2000      	movs	r0, #0
 80010ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	2001      	movs	r0, #1
 80010f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	6844      	ldr	r4, [r0, #4]
 80010fc:	431a      	orrs	r2, r3
 80010fe:	4b07      	ldr	r3, [pc, #28]	@ (800111c <LL_ADC_CommonInit+0x58>)
 8001100:	4023      	ands	r3, r4
 8001102:	e9d1 4102 	ldrd	r4, r1, [r1, #8]
 8001106:	4313      	orrs	r3, r2
 8001108:	4323      	orrs	r3, r4
 800110a:	430b      	orrs	r3, r1
 800110c:	6043      	str	r3, [r0, #4]
 800110e:	e7ec      	b.n	80010ea <LL_ADC_CommonInit+0x26>
 8001110:	40012100 	.word	0x40012100
 8001114:	40012200 	.word	0x40012200
 8001118:	40012000 	.word	0x40012000
 800111c:	fffc10e0 	.word	0xfffc10e0

08001120 <LL_ADC_Init>:
 8001120:	4602      	mov	r2, r0
 8001122:	6880      	ldr	r0, [r0, #8]
 8001124:	f010 0001 	ands.w	r0, r0, #1
 8001128:	d110      	bne.n	800114c <LL_ADC_Init+0x2c>
 800112a:	680b      	ldr	r3, [r1, #0]
 800112c:	b430      	push	{r4, r5}
 800112e:	688c      	ldr	r4, [r1, #8]
 8001130:	6855      	ldr	r5, [r2, #4]
 8001132:	4323      	orrs	r3, r4
 8001134:	684c      	ldr	r4, [r1, #4]
 8001136:	4906      	ldr	r1, [pc, #24]	@ (8001150 <LL_ADC_Init+0x30>)
 8001138:	4029      	ands	r1, r5
 800113a:	430b      	orrs	r3, r1
 800113c:	6053      	str	r3, [r2, #4]
 800113e:	6893      	ldr	r3, [r2, #8]
 8001140:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001144:	4323      	orrs	r3, r4
 8001146:	bc30      	pop	{r4, r5}
 8001148:	6093      	str	r3, [r2, #8]
 800114a:	4770      	bx	lr
 800114c:	2001      	movs	r0, #1
 800114e:	4770      	bx	lr
 8001150:	fcfffeff 	.word	0xfcfffeff

08001154 <LL_ADC_REG_Init>:
 8001154:	6882      	ldr	r2, [r0, #8]
 8001156:	07d3      	lsls	r3, r2, #31
 8001158:	d41c      	bmi.n	8001194 <LL_ADC_REG_Init+0x40>
 800115a:	4603      	mov	r3, r0
 800115c:	6842      	ldr	r2, [r0, #4]
 800115e:	b410      	push	{r4}
 8001160:	684c      	ldr	r4, [r1, #4]
 8001162:	b9cc      	cbnz	r4, 8001198 <LL_ADC_REG_Init+0x44>
 8001164:	f422 4268 	bic.w	r2, r2, #59392	@ 0xe800
 8001168:	6042      	str	r2, [r0, #4]
 800116a:	6898      	ldr	r0, [r3, #8]
 800116c:	4a0e      	ldr	r2, [pc, #56]	@ (80011a8 <LL_ADC_REG_Init+0x54>)
 800116e:	4002      	ands	r2, r0
 8001170:	68c8      	ldr	r0, [r1, #12]
 8001172:	4302      	orrs	r2, r0
 8001174:	6908      	ldr	r0, [r1, #16]
 8001176:	6809      	ldr	r1, [r1, #0]
 8001178:	4302      	orrs	r2, r0
 800117a:	2000      	movs	r0, #0
 800117c:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001180:	430a      	orrs	r2, r1
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001186:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800118a:	4322      	orrs	r2, r4
 800118c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001190:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001192:	4770      	bx	lr
 8001194:	2001      	movs	r0, #1
 8001196:	4770      	bx	lr
 8001198:	f422 4268 	bic.w	r2, r2, #59392	@ 0xe800
 800119c:	6888      	ldr	r0, [r1, #8]
 800119e:	4322      	orrs	r2, r4
 80011a0:	4302      	orrs	r2, r0
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	e7e1      	b.n	800116a <LL_ADC_REG_Init+0x16>
 80011a6:	bf00      	nop
 80011a8:	c0fffcfd 	.word	0xc0fffcfd

080011ac <LL_RCC_GetUSARTClockFreq>:
 80011ac:	2803      	cmp	r0, #3
 80011ae:	b430      	push	{r4, r5}
 80011b0:	d059      	beq.n	8001266 <LL_RCC_GetUSARTClockFreq+0xba>
 80011b2:	280c      	cmp	r0, #12
 80011b4:	d008      	beq.n	80011c8 <LL_RCC_GetUSARTClockFreq+0x1c>
 80011b6:	f5b0 6f40 	cmp.w	r0, #3072	@ 0xc00
 80011ba:	d02d      	beq.n	8001218 <LL_RCC_GetUSARTClockFreq+0x6c>
 80011bc:	2830      	cmp	r0, #48	@ 0x30
 80011be:	f000 80a9 	beq.w	8001314 <LL_RCC_GetUSARTClockFreq+0x168>
 80011c2:	2000      	movs	r0, #0
 80011c4:	bc30      	pop	{r4, r5}
 80011c6:	4770      	bx	lr
 80011c8:	4a6d      	ldr	r2, [pc, #436]	@ (8001380 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 80011ca:	496e      	ldr	r1, [pc, #440]	@ (8001384 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 80011cc:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80011d0:	f003 030c 	and.w	r3, r3, #12
 80011d4:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 80011d8:	428b      	cmp	r3, r1
 80011da:	d03e      	beq.n	800125a <LL_RCC_GetUSARTClockFreq+0xae>
 80011dc:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 80011e0:	d035      	beq.n	800124e <LL_RCC_GetUSARTClockFreq+0xa2>
 80011e2:	3904      	subs	r1, #4
 80011e4:	428b      	cmp	r3, r1
 80011e6:	6893      	ldr	r3, [r2, #8]
 80011e8:	f003 030c 	and.w	r3, r3, #12
 80011ec:	d028      	beq.n	8001240 <LL_RCC_GetUSARTClockFreq+0x94>
 80011ee:	2b04      	cmp	r3, #4
 80011f0:	f000 80c4 	beq.w	800137c <LL_RCC_GetUSARTClockFreq+0x1d0>
 80011f4:	2b08      	cmp	r3, #8
 80011f6:	f000 80a8 	beq.w	800134a <LL_RCC_GetUSARTClockFreq+0x19e>
 80011fa:	4863      	ldr	r0, [pc, #396]	@ (8001388 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 80011fc:	4b60      	ldr	r3, [pc, #384]	@ (8001380 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 80011fe:	4c63      	ldr	r4, [pc, #396]	@ (800138c <LL_RCC_GetUSARTClockFreq+0x1e0>)
 8001200:	689a      	ldr	r2, [r3, #8]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001208:	4961      	ldr	r1, [pc, #388]	@ (8001390 <LL_RCC_GetUSARTClockFreq+0x1e4>)
 800120a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800120e:	5ca2      	ldrb	r2, [r4, r2]
 8001210:	5ccb      	ldrb	r3, [r1, r3]
 8001212:	40d0      	lsrs	r0, r2
 8001214:	40d8      	lsrs	r0, r3
 8001216:	e01e      	b.n	8001256 <LL_RCC_GetUSARTClockFreq+0xaa>
 8001218:	4a59      	ldr	r2, [pc, #356]	@ (8001380 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 800121a:	495e      	ldr	r1, [pc, #376]	@ (8001394 <LL_RCC_GetUSARTClockFreq+0x1e8>)
 800121c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001220:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001224:	f043 6340 	orr.w	r3, r3, #201326592	@ 0xc000000
 8001228:	428b      	cmp	r3, r1
 800122a:	d016      	beq.n	800125a <LL_RCC_GetUSARTClockFreq+0xae>
 800122c:	f1b3 2f0c 	cmp.w	r3, #201329664	@ 0xc000c00
 8001230:	d00d      	beq.n	800124e <LL_RCC_GetUSARTClockFreq+0xa2>
 8001232:	f5a1 6180 	sub.w	r1, r1, #1024	@ 0x400
 8001236:	428b      	cmp	r3, r1
 8001238:	6893      	ldr	r3, [r2, #8]
 800123a:	f003 030c 	and.w	r3, r3, #12
 800123e:	d125      	bne.n	800128c <LL_RCC_GetUSARTClockFreq+0xe0>
 8001240:	2b04      	cmp	r3, #4
 8001242:	d07c      	beq.n	800133e <LL_RCC_GetUSARTClockFreq+0x192>
 8001244:	2b08      	cmp	r3, #8
 8001246:	d04c      	beq.n	80012e2 <LL_RCC_GetUSARTClockFreq+0x136>
 8001248:	484f      	ldr	r0, [pc, #316]	@ (8001388 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 800124a:	bc30      	pop	{r4, r5}
 800124c:	4770      	bx	lr
 800124e:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8001250:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8001254:	03c0      	lsls	r0, r0, #15
 8001256:	bc30      	pop	{r4, r5}
 8001258:	4770      	bx	lr
 800125a:	6810      	ldr	r0, [r2, #0]
 800125c:	f010 0002 	ands.w	r0, r0, #2
 8001260:	d1f2      	bne.n	8001248 <LL_RCC_GetUSARTClockFreq+0x9c>
 8001262:	bc30      	pop	{r4, r5}
 8001264:	4770      	bx	lr
 8001266:	4a46      	ldr	r2, [pc, #280]	@ (8001380 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 8001268:	494b      	ldr	r1, [pc, #300]	@ (8001398 <LL_RCC_GetUSARTClockFreq+0x1ec>)
 800126a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8001276:	428b      	cmp	r3, r1
 8001278:	d0ef      	beq.n	800125a <LL_RCC_GetUSARTClockFreq+0xae>
 800127a:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 800127e:	d0e6      	beq.n	800124e <LL_RCC_GetUSARTClockFreq+0xa2>
 8001280:	3901      	subs	r1, #1
 8001282:	428b      	cmp	r3, r1
 8001284:	6893      	ldr	r3, [r2, #8]
 8001286:	f003 030c 	and.w	r3, r3, #12
 800128a:	d0d9      	beq.n	8001240 <LL_RCC_GetUSARTClockFreq+0x94>
 800128c:	2b04      	cmp	r3, #4
 800128e:	d05a      	beq.n	8001346 <LL_RCC_GetUSARTClockFreq+0x19a>
 8001290:	2b08      	cmp	r3, #8
 8001292:	d156      	bne.n	8001342 <LL_RCC_GetUSARTClockFreq+0x196>
 8001294:	6853      	ldr	r3, [r2, #4]
 8001296:	4d3c      	ldr	r5, [pc, #240]	@ (8001388 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 8001298:	6854      	ldr	r4, [r2, #4]
 800129a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800129e:	483f      	ldr	r0, [pc, #252]	@ (800139c <LL_RCC_GetUSARTClockFreq+0x1f0>)
 80012a0:	6851      	ldr	r1, [r2, #4]
 80012a2:	f004 043f 	and.w	r4, r4, #63	@ 0x3f
 80012a6:	6853      	ldr	r3, [r2, #4]
 80012a8:	bf08      	it	eq
 80012aa:	4628      	moveq	r0, r5
 80012ac:	f3c1 1288 	ubfx	r2, r1, #6, #9
 80012b0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80012b4:	fbb0 f0f4 	udiv	r0, r0, r4
 80012b8:	3301      	adds	r3, #1
 80012ba:	fb02 f000 	mul.w	r0, r2, r0
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80012c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001380 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 80012c6:	4c31      	ldr	r4, [pc, #196]	@ (800138c <LL_RCC_GetUSARTClockFreq+0x1e0>)
 80012c8:	689a      	ldr	r2, [r3, #8]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80012d0:	492f      	ldr	r1, [pc, #188]	@ (8001390 <LL_RCC_GetUSARTClockFreq+0x1e4>)
 80012d2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80012d6:	5ca2      	ldrb	r2, [r4, r2]
 80012d8:	5ccb      	ldrb	r3, [r1, r3]
 80012da:	40d0      	lsrs	r0, r2
 80012dc:	bc30      	pop	{r4, r5}
 80012de:	40d8      	lsrs	r0, r3
 80012e0:	4770      	bx	lr
 80012e2:	6853      	ldr	r3, [r2, #4]
 80012e4:	4d28      	ldr	r5, [pc, #160]	@ (8001388 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 80012e6:	6854      	ldr	r4, [r2, #4]
 80012e8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80012ec:	482b      	ldr	r0, [pc, #172]	@ (800139c <LL_RCC_GetUSARTClockFreq+0x1f0>)
 80012ee:	6851      	ldr	r1, [r2, #4]
 80012f0:	f004 043f 	and.w	r4, r4, #63	@ 0x3f
 80012f4:	6853      	ldr	r3, [r2, #4]
 80012f6:	bf08      	it	eq
 80012f8:	4628      	moveq	r0, r5
 80012fa:	f3c1 1288 	ubfx	r2, r1, #6, #9
 80012fe:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001302:	fbb0 f0f4 	udiv	r0, r0, r4
 8001306:	3301      	adds	r3, #1
 8001308:	fb02 f000 	mul.w	r0, r2, r0
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001312:	e7a0      	b.n	8001256 <LL_RCC_GetUSARTClockFreq+0xaa>
 8001314:	4a1a      	ldr	r2, [pc, #104]	@ (8001380 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 8001316:	4922      	ldr	r1, [pc, #136]	@ (80013a0 <LL_RCC_GetUSARTClockFreq+0x1f4>)
 8001318:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800131c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001320:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8001324:	428b      	cmp	r3, r1
 8001326:	d098      	beq.n	800125a <LL_RCC_GetUSARTClockFreq+0xae>
 8001328:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800132c:	d08f      	beq.n	800124e <LL_RCC_GetUSARTClockFreq+0xa2>
 800132e:	3910      	subs	r1, #16
 8001330:	428b      	cmp	r3, r1
 8001332:	6893      	ldr	r3, [r2, #8]
 8001334:	f003 030c 	and.w	r3, r3, #12
 8001338:	f47f af59 	bne.w	80011ee <LL_RCC_GetUSARTClockFreq+0x42>
 800133c:	e780      	b.n	8001240 <LL_RCC_GetUSARTClockFreq+0x94>
 800133e:	4817      	ldr	r0, [pc, #92]	@ (800139c <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8001340:	e789      	b.n	8001256 <LL_RCC_GetUSARTClockFreq+0xaa>
 8001342:	4811      	ldr	r0, [pc, #68]	@ (8001388 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 8001344:	e7be      	b.n	80012c4 <LL_RCC_GetUSARTClockFreq+0x118>
 8001346:	4815      	ldr	r0, [pc, #84]	@ (800139c <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8001348:	e7bc      	b.n	80012c4 <LL_RCC_GetUSARTClockFreq+0x118>
 800134a:	6853      	ldr	r3, [r2, #4]
 800134c:	4d0e      	ldr	r5, [pc, #56]	@ (8001388 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 800134e:	6854      	ldr	r4, [r2, #4]
 8001350:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001354:	4811      	ldr	r0, [pc, #68]	@ (800139c <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8001356:	6851      	ldr	r1, [r2, #4]
 8001358:	f004 043f 	and.w	r4, r4, #63	@ 0x3f
 800135c:	6853      	ldr	r3, [r2, #4]
 800135e:	bf08      	it	eq
 8001360:	4628      	moveq	r0, r5
 8001362:	f3c1 1288 	ubfx	r2, r1, #6, #9
 8001366:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800136a:	fbb0 f0f4 	udiv	r0, r0, r4
 800136e:	3301      	adds	r3, #1
 8001370:	fb02 f000 	mul.w	r0, r2, r0
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	fbb0 f0f3 	udiv	r0, r0, r3
 800137a:	e73f      	b.n	80011fc <LL_RCC_GetUSARTClockFreq+0x50>
 800137c:	4807      	ldr	r0, [pc, #28]	@ (800139c <LL_RCC_GetUSARTClockFreq+0x1f0>)
 800137e:	e73d      	b.n	80011fc <LL_RCC_GetUSARTClockFreq+0x50>
 8001380:	40023800 	.word	0x40023800
 8001384:	000c0008 	.word	0x000c0008
 8001388:	00f42400 	.word	0x00f42400
 800138c:	08001890 	.word	0x08001890
 8001390:	08001888 	.word	0x08001888
 8001394:	0c000800 	.word	0x0c000800
 8001398:	00030002 	.word	0x00030002
 800139c:	007a1200 	.word	0x007a1200
 80013a0:	00300020 	.word	0x00300020

080013a4 <LL_RCC_GetUARTClockFreq>:
 80013a4:	28c0      	cmp	r0, #192	@ 0xc0
 80013a6:	b430      	push	{r4, r5}
 80013a8:	d03b      	beq.n	8001422 <LL_RCC_GetUARTClockFreq+0x7e>
 80013aa:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
 80013ae:	d00a      	beq.n	80013c6 <LL_RCC_GetUARTClockFreq+0x22>
 80013b0:	f5b0 5f40 	cmp.w	r0, #12288	@ 0x3000
 80013b4:	f000 80a1 	beq.w	80014fa <LL_RCC_GetUARTClockFreq+0x156>
 80013b8:	f5b0 4f40 	cmp.w	r0, #49152	@ 0xc000
 80013bc:	f000 8083 	beq.w	80014c6 <LL_RCC_GetUARTClockFreq+0x122>
 80013c0:	2000      	movs	r0, #0
 80013c2:	bc30      	pop	{r4, r5}
 80013c4:	4770      	bx	lr
 80013c6:	4a58      	ldr	r2, [pc, #352]	@ (8001528 <LL_RCC_GetUARTClockFreq+0x184>)
 80013c8:	4958      	ldr	r1, [pc, #352]	@ (800152c <LL_RCC_GetUARTClockFreq+0x188>)
 80013ca:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80013ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80013d2:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 80013d6:	428b      	cmp	r3, r1
 80013d8:	d03d      	beq.n	8001456 <LL_RCC_GetUARTClockFreq+0xb2>
 80013da:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80013de:	d01a      	beq.n	8001416 <LL_RCC_GetUARTClockFreq+0x72>
 80013e0:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 80013e4:	428b      	cmp	r3, r1
 80013e6:	6893      	ldr	r3, [r2, #8]
 80013e8:	f003 030c 	and.w	r3, r3, #12
 80013ec:	d02c      	beq.n	8001448 <LL_RCC_GetUARTClockFreq+0xa4>
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d07f      	beq.n	80014f2 <LL_RCC_GetUARTClockFreq+0x14e>
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d04e      	beq.n	8001494 <LL_RCC_GetUARTClockFreq+0xf0>
 80013f6:	484e      	ldr	r0, [pc, #312]	@ (8001530 <LL_RCC_GetUARTClockFreq+0x18c>)
 80013f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001528 <LL_RCC_GetUARTClockFreq+0x184>)
 80013fa:	4c4e      	ldr	r4, [pc, #312]	@ (8001534 <LL_RCC_GetUARTClockFreq+0x190>)
 80013fc:	689a      	ldr	r2, [r3, #8]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001404:	494c      	ldr	r1, [pc, #304]	@ (8001538 <LL_RCC_GetUARTClockFreq+0x194>)
 8001406:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800140a:	5ca2      	ldrb	r2, [r4, r2]
 800140c:	5ccb      	ldrb	r3, [r1, r3]
 800140e:	40d0      	lsrs	r0, r2
 8001410:	bc30      	pop	{r4, r5}
 8001412:	40d8      	lsrs	r0, r3
 8001414:	4770      	bx	lr
 8001416:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8001418:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800141c:	03c0      	lsls	r0, r0, #15
 800141e:	bc30      	pop	{r4, r5}
 8001420:	4770      	bx	lr
 8001422:	4a41      	ldr	r2, [pc, #260]	@ (8001528 <LL_RCC_GetUARTClockFreq+0x184>)
 8001424:	4945      	ldr	r1, [pc, #276]	@ (800153c <LL_RCC_GetUARTClockFreq+0x198>)
 8001426:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800142a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800142e:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8001432:	428b      	cmp	r3, r1
 8001434:	d00f      	beq.n	8001456 <LL_RCC_GetUARTClockFreq+0xb2>
 8001436:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800143a:	d0ec      	beq.n	8001416 <LL_RCC_GetUARTClockFreq+0x72>
 800143c:	3940      	subs	r1, #64	@ 0x40
 800143e:	428b      	cmp	r3, r1
 8001440:	6893      	ldr	r3, [r2, #8]
 8001442:	f003 030c 	and.w	r3, r3, #12
 8001446:	d1d2      	bne.n	80013ee <LL_RCC_GetUARTClockFreq+0x4a>
 8001448:	2b04      	cmp	r3, #4
 800144a:	d054      	beq.n	80014f6 <LL_RCC_GetUARTClockFreq+0x152>
 800144c:	2b08      	cmp	r3, #8
 800144e:	d008      	beq.n	8001462 <LL_RCC_GetUARTClockFreq+0xbe>
 8001450:	4837      	ldr	r0, [pc, #220]	@ (8001530 <LL_RCC_GetUARTClockFreq+0x18c>)
 8001452:	bc30      	pop	{r4, r5}
 8001454:	4770      	bx	lr
 8001456:	6810      	ldr	r0, [r2, #0]
 8001458:	f010 0002 	ands.w	r0, r0, #2
 800145c:	d1f8      	bne.n	8001450 <LL_RCC_GetUARTClockFreq+0xac>
 800145e:	bc30      	pop	{r4, r5}
 8001460:	4770      	bx	lr
 8001462:	6853      	ldr	r3, [r2, #4]
 8001464:	4d32      	ldr	r5, [pc, #200]	@ (8001530 <LL_RCC_GetUARTClockFreq+0x18c>)
 8001466:	6854      	ldr	r4, [r2, #4]
 8001468:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800146c:	4834      	ldr	r0, [pc, #208]	@ (8001540 <LL_RCC_GetUARTClockFreq+0x19c>)
 800146e:	6851      	ldr	r1, [r2, #4]
 8001470:	f004 043f 	and.w	r4, r4, #63	@ 0x3f
 8001474:	6853      	ldr	r3, [r2, #4]
 8001476:	bf08      	it	eq
 8001478:	4628      	moveq	r0, r5
 800147a:	f3c1 1288 	ubfx	r2, r1, #6, #9
 800147e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001482:	fbb0 f0f4 	udiv	r0, r0, r4
 8001486:	3301      	adds	r3, #1
 8001488:	fb02 f000 	mul.w	r0, r2, r0
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001492:	e7c4      	b.n	800141e <LL_RCC_GetUARTClockFreq+0x7a>
 8001494:	6853      	ldr	r3, [r2, #4]
 8001496:	4d26      	ldr	r5, [pc, #152]	@ (8001530 <LL_RCC_GetUARTClockFreq+0x18c>)
 8001498:	6854      	ldr	r4, [r2, #4]
 800149a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800149e:	4828      	ldr	r0, [pc, #160]	@ (8001540 <LL_RCC_GetUARTClockFreq+0x19c>)
 80014a0:	6851      	ldr	r1, [r2, #4]
 80014a2:	f004 043f 	and.w	r4, r4, #63	@ 0x3f
 80014a6:	6853      	ldr	r3, [r2, #4]
 80014a8:	bf08      	it	eq
 80014aa:	4628      	moveq	r0, r5
 80014ac:	f3c1 1288 	ubfx	r2, r1, #6, #9
 80014b0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80014b4:	fbb0 f0f4 	udiv	r0, r0, r4
 80014b8:	3301      	adds	r3, #1
 80014ba:	fb02 f000 	mul.w	r0, r2, r0
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80014c4:	e798      	b.n	80013f8 <LL_RCC_GetUARTClockFreq+0x54>
 80014c6:	4a18      	ldr	r2, [pc, #96]	@ (8001528 <LL_RCC_GetUARTClockFreq+0x184>)
 80014c8:	491e      	ldr	r1, [pc, #120]	@ (8001544 <LL_RCC_GetUARTClockFreq+0x1a0>)
 80014ca:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80014ce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014d2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80014d6:	428b      	cmp	r3, r1
 80014d8:	d0bd      	beq.n	8001456 <LL_RCC_GetUARTClockFreq+0xb2>
 80014da:	f1b3 2fc0 	cmp.w	r3, #3221274624	@ 0xc000c000
 80014de:	d09a      	beq.n	8001416 <LL_RCC_GetUARTClockFreq+0x72>
 80014e0:	f5a1 4180 	sub.w	r1, r1, #16384	@ 0x4000
 80014e4:	428b      	cmp	r3, r1
 80014e6:	6893      	ldr	r3, [r2, #8]
 80014e8:	f003 030c 	and.w	r3, r3, #12
 80014ec:	f47f af7f 	bne.w	80013ee <LL_RCC_GetUARTClockFreq+0x4a>
 80014f0:	e7aa      	b.n	8001448 <LL_RCC_GetUARTClockFreq+0xa4>
 80014f2:	4813      	ldr	r0, [pc, #76]	@ (8001540 <LL_RCC_GetUARTClockFreq+0x19c>)
 80014f4:	e780      	b.n	80013f8 <LL_RCC_GetUARTClockFreq+0x54>
 80014f6:	4812      	ldr	r0, [pc, #72]	@ (8001540 <LL_RCC_GetUARTClockFreq+0x19c>)
 80014f8:	e791      	b.n	800141e <LL_RCC_GetUARTClockFreq+0x7a>
 80014fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <LL_RCC_GetUARTClockFreq+0x184>)
 80014fc:	4912      	ldr	r1, [pc, #72]	@ (8001548 <LL_RCC_GetUARTClockFreq+0x1a4>)
 80014fe:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001502:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001506:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 800150a:	428b      	cmp	r3, r1
 800150c:	d0a3      	beq.n	8001456 <LL_RCC_GetUARTClockFreq+0xb2>
 800150e:	f1b3 2f30 	cmp.w	r3, #805318656	@ 0x30003000
 8001512:	d080      	beq.n	8001416 <LL_RCC_GetUARTClockFreq+0x72>
 8001514:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8001518:	428b      	cmp	r3, r1
 800151a:	6893      	ldr	r3, [r2, #8]
 800151c:	f003 030c 	and.w	r3, r3, #12
 8001520:	f47f af65 	bne.w	80013ee <LL_RCC_GetUARTClockFreq+0x4a>
 8001524:	e790      	b.n	8001448 <LL_RCC_GetUARTClockFreq+0xa4>
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800
 800152c:	03000200 	.word	0x03000200
 8001530:	00f42400 	.word	0x00f42400
 8001534:	08001890 	.word	0x08001890
 8001538:	08001888 	.word	0x08001888
 800153c:	00c00080 	.word	0x00c00080
 8001540:	007a1200 	.word	0x007a1200
 8001544:	c0008000 	.word	0xc0008000
 8001548:	30002000 	.word	0x30002000

0800154c <LL_Init1msTick>:
 800154c:	4b07      	ldr	r3, [pc, #28]	@ (800156c <LL_Init1msTick+0x20>)
 800154e:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8001552:	fba3 1300 	umull	r1, r3, r3, r0
 8001556:	099b      	lsrs	r3, r3, #6
 8001558:	b430      	push	{r4, r5}
 800155a:	3b01      	subs	r3, #1
 800155c:	2500      	movs	r5, #0
 800155e:	2405      	movs	r4, #5
 8001560:	6153      	str	r3, [r2, #20]
 8001562:	6195      	str	r5, [r2, #24]
 8001564:	6114      	str	r4, [r2, #16]
 8001566:	bc30      	pop	{r4, r5}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	10624dd3 	.word	0x10624dd3

08001570 <LL_mDelay>:
 8001570:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001574:	b082      	sub	sp, #8
 8001576:	1c42      	adds	r2, r0, #1
 8001578:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	bf18      	it	ne
 8001580:	3001      	addne	r0, #1
 8001582:	9301      	str	r3, [sp, #4]
 8001584:	9b01      	ldr	r3, [sp, #4]
 8001586:	6913      	ldr	r3, [r2, #16]
 8001588:	03db      	lsls	r3, r3, #15
 800158a:	d5fc      	bpl.n	8001586 <LL_mDelay+0x16>
 800158c:	3801      	subs	r0, #1
 800158e:	d1fa      	bne.n	8001586 <LL_mDelay+0x16>
 8001590:	b002      	add	sp, #8
 8001592:	4770      	bx	lr

08001594 <LL_SetSystemCoreClock>:
 8001594:	4b01      	ldr	r3, [pc, #4]	@ (800159c <LL_SetSystemCoreClock+0x8>)
 8001596:	6018      	str	r0, [r3, #0]
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000000 	.word	0x20000000

080015a0 <LL_DAC_Init>:
 80015a0:	2301      	movs	r3, #1
 80015a2:	f001 0110 	and.w	r1, r1, #16
 80015a6:	b430      	push	{r4, r5}
 80015a8:	fa03 fc01 	lsl.w	ip, r3, r1
 80015ac:	6804      	ldr	r4, [r0, #0]
 80015ae:	ea3c 0c04 	bics.w	ip, ip, r4
 80015b2:	d01d      	beq.n	80015f0 <LL_DAC_Init+0x50>
 80015b4:	68d5      	ldr	r5, [r2, #12]
 80015b6:	e9d2 4300 	ldrd	r4, r3, [r2]
 80015ba:	b95b      	cbnz	r3, 80015d4 <LL_DAC_Init+0x34>
 80015bc:	22fa      	movs	r2, #250	@ 0xfa
 80015be:	6803      	ldr	r3, [r0, #0]
 80015c0:	432c      	orrs	r4, r5
 80015c2:	408a      	lsls	r2, r1
 80015c4:	408c      	lsls	r4, r1
 80015c6:	ea23 0302 	bic.w	r3, r3, r2
 80015ca:	4323      	orrs	r3, r4
 80015cc:	6003      	str	r3, [r0, #0]
 80015ce:	2000      	movs	r0, #0
 80015d0:	bc30      	pop	{r4, r5}
 80015d2:	4770      	bx	lr
 80015d4:	4323      	orrs	r3, r4
 80015d6:	6892      	ldr	r2, [r2, #8]
 80015d8:	f640 74fa 	movw	r4, #4090	@ 0xffa
 80015dc:	432b      	orrs	r3, r5
 80015de:	408c      	lsls	r4, r1
 80015e0:	4313      	orrs	r3, r2
 80015e2:	6802      	ldr	r2, [r0, #0]
 80015e4:	408b      	lsls	r3, r1
 80015e6:	ea22 0204 	bic.w	r2, r2, r4
 80015ea:	4313      	orrs	r3, r2
 80015ec:	6003      	str	r3, [r0, #0]
 80015ee:	e7ee      	b.n	80015ce <LL_DAC_Init+0x2e>
 80015f0:	4618      	mov	r0, r3
 80015f2:	bc30      	pop	{r4, r5}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop

080015f8 <LL_I2C_Init>:
 80015f8:	4603      	mov	r3, r0
 80015fa:	6800      	ldr	r0, [r0, #0]
 80015fc:	f020 0001 	bic.w	r0, r0, #1
 8001600:	b430      	push	{r4, r5}
 8001602:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 8001606:	6018      	str	r0, [r3, #0]
 8001608:	6818      	ldr	r0, [r3, #0]
 800160a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800160e:	690c      	ldr	r4, [r1, #16]
 8001610:	f420 50f8 	bic.w	r0, r0, #7936	@ 0x1f00
 8001614:	4302      	orrs	r2, r0
 8001616:	6848      	ldr	r0, [r1, #4]
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	6118      	str	r0, [r3, #16]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4811      	ldr	r0, [pc, #68]	@ (8001664 <LL_I2C_Init+0x6c>)
 8001620:	f042 0201 	orr.w	r2, r2, #1
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	689a      	ldr	r2, [r3, #8]
 8001628:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800162c:	609a      	str	r2, [r3, #8]
 800162e:	698a      	ldr	r2, [r1, #24]
 8001630:	689d      	ldr	r5, [r3, #8]
 8001632:	4322      	orrs	r2, r4
 8001634:	4028      	ands	r0, r5
 8001636:	4302      	orrs	r2, r0
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	b11c      	cbz	r4, 8001644 <LL_I2C_Init+0x4c>
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	2000      	movs	r0, #0
 8001648:	680c      	ldr	r4, [r1, #0]
 800164a:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800164e:	6949      	ldr	r1, [r1, #20]
 8001650:	4322      	orrs	r2, r4
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800165a:	430a      	orrs	r2, r1
 800165c:	bc30      	pop	{r4, r5}
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	fffff800 	.word	0xfffff800

08001668 <LL_SPI_Init>:
 8001668:	6803      	ldr	r3, [r0, #0]
 800166a:	4602      	mov	r2, r0
 800166c:	065b      	lsls	r3, r3, #25
 800166e:	d42f      	bmi.n	80016d0 <LL_SPI_Init+0x68>
 8001670:	6948      	ldr	r0, [r1, #20]
 8001672:	b470      	push	{r4, r5, r6}
 8001674:	e9d1 3400 	ldrd	r3, r4, [r1]
 8001678:	6816      	ldr	r6, [r2, #0]
 800167a:	4323      	orrs	r3, r4
 800167c:	68cc      	ldr	r4, [r1, #12]
 800167e:	6a0d      	ldr	r5, [r1, #32]
 8001680:	4323      	orrs	r3, r4
 8001682:	690c      	ldr	r4, [r1, #16]
 8001684:	4323      	orrs	r3, r4
 8001686:	698c      	ldr	r4, [r1, #24]
 8001688:	4303      	orrs	r3, r0
 800168a:	4323      	orrs	r3, r4
 800168c:	69cc      	ldr	r4, [r1, #28]
 800168e:	4323      	orrs	r3, r4
 8001690:	4c14      	ldr	r4, [pc, #80]	@ (80016e4 <LL_SPI_Init+0x7c>)
 8001692:	432b      	orrs	r3, r5
 8001694:	4034      	ands	r4, r6
 8001696:	4323      	orrs	r3, r4
 8001698:	688c      	ldr	r4, [r1, #8]
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	ea44 4010 	orr.w	r0, r4, r0, lsr #16
 80016a0:	6856      	ldr	r6, [r2, #4]
 80016a2:	f5b4 6f00 	cmp.w	r4, #2048	@ 0x800
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <LL_SPI_Init+0x80>)
 80016a8:	ea03 0306 	and.w	r3, r3, r6
 80016ac:	ea40 0003 	orr.w	r0, r0, r3
 80016b0:	6050      	str	r0, [r2, #4]
 80016b2:	d203      	bcs.n	80016bc <LL_SPI_Init+0x54>
 80016b4:	6853      	ldr	r3, [r2, #4]
 80016b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016ba:	6053      	str	r3, [r2, #4]
 80016bc:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 80016c0:	d00c      	beq.n	80016dc <LL_SPI_Init+0x74>
 80016c2:	69d3      	ldr	r3, [r2, #28]
 80016c4:	2000      	movs	r0, #0
 80016c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80016ca:	bc70      	pop	{r4, r5, r6}
 80016cc:	61d3      	str	r3, [r2, #28]
 80016ce:	4770      	bx	lr
 80016d0:	69d3      	ldr	r3, [r2, #28]
 80016d2:	2001      	movs	r0, #1
 80016d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80016d8:	61d3      	str	r3, [r2, #28]
 80016da:	4770      	bx	lr
 80016dc:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 80016de:	6113      	str	r3, [r2, #16]
 80016e0:	e7ef      	b.n	80016c2 <LL_SPI_Init+0x5a>
 80016e2:	bf00      	nop
 80016e4:	ffff0040 	.word	0xffff0040
 80016e8:	fffff0fb 	.word	0xfffff0fb

080016ec <LL_USART_Init>:
 80016ec:	b538      	push	{r3, r4, r5, lr}
 80016ee:	6803      	ldr	r3, [r0, #0]
 80016f0:	07db      	lsls	r3, r3, #31
 80016f2:	d433      	bmi.n	800175c <LL_USART_Init+0x70>
 80016f4:	4604      	mov	r4, r0
 80016f6:	684b      	ldr	r3, [r1, #4]
 80016f8:	460d      	mov	r5, r1
 80016fa:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
 80016fe:	6821      	ldr	r1, [r4, #0]
 8001700:	4303      	orrs	r3, r0
 8001702:	4313      	orrs	r3, r2
 8001704:	69aa      	ldr	r2, [r5, #24]
 8001706:	4313      	orrs	r3, r2
 8001708:	4a36      	ldr	r2, [pc, #216]	@ (80017e4 <LL_USART_Init+0xf8>)
 800170a:	400a      	ands	r2, r1
 800170c:	68a9      	ldr	r1, [r5, #8]
 800170e:	4313      	orrs	r3, r2
 8001710:	4a35      	ldr	r2, [pc, #212]	@ (80017e8 <LL_USART_Init+0xfc>)
 8001712:	6023      	str	r3, [r4, #0]
 8001714:	4294      	cmp	r4, r2
 8001716:	6863      	ldr	r3, [r4, #4]
 8001718:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800171c:	ea43 0301 	orr.w	r3, r3, r1
 8001720:	6969      	ldr	r1, [r5, #20]
 8001722:	6063      	str	r3, [r4, #4]
 8001724:	68a3      	ldr	r3, [r4, #8]
 8001726:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800172a:	ea43 0301 	orr.w	r3, r3, r1
 800172e:	60a3      	str	r3, [r4, #8]
 8001730:	d016      	beq.n	8001760 <LL_USART_Init+0x74>
 8001732:	4b2e      	ldr	r3, [pc, #184]	@ (80017ec <LL_USART_Init+0x100>)
 8001734:	429c      	cmp	r4, r3
 8001736:	d027      	beq.n	8001788 <LL_USART_Init+0x9c>
 8001738:	4b2d      	ldr	r3, [pc, #180]	@ (80017f0 <LL_USART_Init+0x104>)
 800173a:	429c      	cmp	r4, r3
 800173c:	d028      	beq.n	8001790 <LL_USART_Init+0xa4>
 800173e:	4b2d      	ldr	r3, [pc, #180]	@ (80017f4 <LL_USART_Init+0x108>)
 8001740:	429c      	cmp	r4, r3
 8001742:	d033      	beq.n	80017ac <LL_USART_Init+0xc0>
 8001744:	4b2c      	ldr	r3, [pc, #176]	@ (80017f8 <LL_USART_Init+0x10c>)
 8001746:	429c      	cmp	r4, r3
 8001748:	d026      	beq.n	8001798 <LL_USART_Init+0xac>
 800174a:	4b2c      	ldr	r3, [pc, #176]	@ (80017fc <LL_USART_Init+0x110>)
 800174c:	429c      	cmp	r4, r3
 800174e:	d031      	beq.n	80017b4 <LL_USART_Init+0xc8>
 8001750:	4b2b      	ldr	r3, [pc, #172]	@ (8001800 <LL_USART_Init+0x114>)
 8001752:	429c      	cmp	r4, r3
 8001754:	d040      	beq.n	80017d8 <LL_USART_Init+0xec>
 8001756:	4b2b      	ldr	r3, [pc, #172]	@ (8001804 <LL_USART_Init+0x118>)
 8001758:	429c      	cmp	r4, r3
 800175a:	d022      	beq.n	80017a2 <LL_USART_Init+0xb6>
 800175c:	2001      	movs	r0, #1
 800175e:	bd38      	pop	{r3, r4, r5, pc}
 8001760:	2003      	movs	r0, #3
 8001762:	f7ff fd23 	bl	80011ac <LL_RCC_GetUSARTClockFreq>
 8001766:	2800      	cmp	r0, #0
 8001768:	d0f8      	beq.n	800175c <LL_USART_Init+0x70>
 800176a:	682b      	ldr	r3, [r5, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f5      	beq.n	800175c <LL_USART_Init+0x70>
 8001770:	69a9      	ldr	r1, [r5, #24]
 8001772:	085a      	lsrs	r2, r3, #1
 8001774:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8001778:	d021      	beq.n	80017be <LL_USART_Init+0xd2>
 800177a:	4410      	add	r0, r2
 800177c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001780:	b280      	uxth	r0, r0
 8001782:	60e0      	str	r0, [r4, #12]
 8001784:	2000      	movs	r0, #0
 8001786:	bd38      	pop	{r3, r4, r5, pc}
 8001788:	200c      	movs	r0, #12
 800178a:	f7ff fd0f 	bl	80011ac <LL_RCC_GetUSARTClockFreq>
 800178e:	e7ea      	b.n	8001766 <LL_USART_Init+0x7a>
 8001790:	2030      	movs	r0, #48	@ 0x30
 8001792:	f7ff fd0b 	bl	80011ac <LL_RCC_GetUSARTClockFreq>
 8001796:	e7e6      	b.n	8001766 <LL_USART_Init+0x7a>
 8001798:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800179c:	f7ff fe02 	bl	80013a4 <LL_RCC_GetUARTClockFreq>
 80017a0:	e7e1      	b.n	8001766 <LL_USART_Init+0x7a>
 80017a2:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 80017a6:	f7ff fdfd 	bl	80013a4 <LL_RCC_GetUARTClockFreq>
 80017aa:	e7dc      	b.n	8001766 <LL_USART_Init+0x7a>
 80017ac:	20c0      	movs	r0, #192	@ 0xc0
 80017ae:	f7ff fdf9 	bl	80013a4 <LL_RCC_GetUARTClockFreq>
 80017b2:	e7d8      	b.n	8001766 <LL_USART_Init+0x7a>
 80017b4:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80017b8:	f7ff fcf8 	bl	80011ac <LL_RCC_GetUSARTClockFreq>
 80017bc:	e7d3      	b.n	8001766 <LL_USART_Init+0x7a>
 80017be:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80017c2:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 80017c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80017ca:	ea02 0301 	and.w	r3, r2, r1
 80017ce:	f3c2 0242 	ubfx	r2, r2, #1, #3
 80017d2:	431a      	orrs	r2, r3
 80017d4:	60e2      	str	r2, [r4, #12]
 80017d6:	e7d5      	b.n	8001784 <LL_USART_Init+0x98>
 80017d8:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 80017dc:	f7ff fde2 	bl	80013a4 <LL_RCC_GetUARTClockFreq>
 80017e0:	e7c1      	b.n	8001766 <LL_USART_Init+0x7a>
 80017e2:	bf00      	nop
 80017e4:	efff69f3 	.word	0xefff69f3
 80017e8:	40011000 	.word	0x40011000
 80017ec:	40004400 	.word	0x40004400
 80017f0:	40004800 	.word	0x40004800
 80017f4:	40004c00 	.word	0x40004c00
 80017f8:	40005000 	.word	0x40005000
 80017fc:	40011400 	.word	0x40011400
 8001800:	40007800 	.word	0x40007800
 8001804:	40007c00 	.word	0x40007c00

08001808 <SystemInit>:
 8001808:	4a03      	ldr	r2, [pc, #12]	@ (8001818 <SystemInit+0x10>)
 800180a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800180e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001812:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001816:	4770      	bx	lr
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <Reset_Handler>:
 800181c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001854 <LoopFillZerobss+0xe>
 8001820:	f7ff fff2 	bl	8001808 <SystemInit>
 8001824:	480c      	ldr	r0, [pc, #48]	@ (8001858 <LoopFillZerobss+0x12>)
 8001826:	490d      	ldr	r1, [pc, #52]	@ (800185c <LoopFillZerobss+0x16>)
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <LoopFillZerobss+0x1a>)
 800182a:	2300      	movs	r3, #0
 800182c:	e002      	b.n	8001834 <LoopCopyDataInit>

0800182e <CopyDataInit>:
 800182e:	58d4      	ldr	r4, [r2, r3]
 8001830:	50c4      	str	r4, [r0, r3]
 8001832:	3304      	adds	r3, #4

08001834 <LoopCopyDataInit>:
 8001834:	18c4      	adds	r4, r0, r3
 8001836:	428c      	cmp	r4, r1
 8001838:	d3f9      	bcc.n	800182e <CopyDataInit>
 800183a:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <LoopFillZerobss+0x1e>)
 800183c:	4c0a      	ldr	r4, [pc, #40]	@ (8001868 <LoopFillZerobss+0x22>)
 800183e:	2300      	movs	r3, #0
 8001840:	e001      	b.n	8001846 <LoopFillZerobss>

08001842 <FillZerobss>:
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	3204      	adds	r2, #4

08001846 <LoopFillZerobss>:
 8001846:	42a2      	cmp	r2, r4
 8001848:	d3fb      	bcc.n	8001842 <FillZerobss>
 800184a:	f7fe fcfd 	bl	8000248 <__libc_init_array>
 800184e:	f7fe fd89 	bl	8000364 <main>
 8001852:	4770      	bx	lr
 8001854:	20080000 	.word	0x20080000
 8001858:	20000000 	.word	0x20000000
 800185c:	20000004 	.word	0x20000004
 8001860:	080018a8 	.word	0x080018a8
 8001864:	20000004 	.word	0x20000004
 8001868:	20000020 	.word	0x20000020

0800186c <ADC_IRQHandler>:
 800186c:	e7fe      	b.n	800186c <ADC_IRQHandler>
	...

08001870 <_init>:
 8001870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001872:	bf00      	nop
 8001874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001876:	bc08      	pop	{r3}
 8001878:	469e      	mov	lr, r3
 800187a:	4770      	bx	lr

0800187c <_fini>:
 800187c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800187e:	bf00      	nop
 8001880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001882:	bc08      	pop	{r3}
 8001884:	469e      	mov	lr, r3
 8001886:	4770      	bx	lr
