NDS Database:  version P.20131013

NDS_INFO | acr2 | A2C384144 | XA2C384-11-TQ144

DEVICE | A2C384 | A2C384144 | 

NETWORK | UART | 0 | 0 | 1073758214 | 0

MACROCELL_INSTANCE | Latch+PrldLow | BUSY_MC | UART_COPY_0_COPY_0 | 1088 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4751 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/6 | 4756 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BUSY_MC.Q | 4757 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BUSY_MC.UIM | 4745 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BUSY_MC.SI | BUSY_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4751 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BUSY_MC.D1 | 4578 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BUSY_MC.D2 | 4577 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | BUSY_MC.CLKF | 4579 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3>

SRFF_INSTANCE | BUSY_MC.REG | BUSY_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BUSY_MC.D | 4576 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | BUSY_MC.CLKF | 4579 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3>
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | FOOBAR3__ctinst/6 | 4756 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BUSY_MC.Q | 4744 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | count<0>_MC | UART_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4751 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<0>_MC.SI | count<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4751 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<0>_MC.D1 | 4583 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<0>_MC.D2 | 4584 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | count<0>_MC.REG | count<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<0>_MC.D | 4582 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<0>_MC.Q | 4581 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | count<1>_MC | UART_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<1>_MC.SI | count<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<1>_MC.D1 | 4588 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | count<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<1>_MC.D2 | 4589 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | count<1>_MC.REG | count<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<1>_MC.D | 4587 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<1>_MC.Q | 4586 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | clk_MC | UART_COPY_0_COPY_0 | 5376 | 22 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk | 4591 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | clk_MC.Q | clk_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_MC.SI | clk_MC | 0 | 21 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_MC.D1 | 4595 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_MC.D2 | 4594 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>

SRFF_INSTANCE | clk_MC.REG | clk_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_MC.D | 4593 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_MC.Q | 4592 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<10>_MC | UART_COPY_0_COPY_0 | 1024 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<10>_MC.SI | divider<10>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<10>_MC.D1 | 4600 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<10>_MC.D2 | 4599 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7>
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | output<2>_MC.COMB
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8>
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | divider<8> | IV_TRUE | divider<9>

SRFF_INSTANCE | divider<10>_MC.REG | divider<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<10>_MC.D | 4598 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<10>_MC.Q | 4597 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<11>_MC | UART_COPY_0_COPY_0 | 1024 | 26 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<11>_MC.SI | divider<11>_MC | 0 | 25 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<11>_MC.D1 | 4605 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<11>_MC.D2 | 4604 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | divider<10> | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<8> | IV_TRUE | divider<9>
SPPTERM | 15 | IV_TRUE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<11>_MC.REG | divider<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<11>_MC.D | 4603 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<11>_MC.Q | 4602 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<12>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<12>_MC.SI | divider<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<12>_MC.D1 | 4610 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<12>_MC.D2 | 4609 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<12>_MC.REG | divider<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<12>_MC.D | 4608 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<12>_MC.Q | 4607 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | CLK50_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CLK50 | 4611 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow | divider<13>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<13>_MC.SI | divider<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<13>_MC.D1 | 4617 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<13>_MC.D2 | 4616 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<13>_MC.REG | divider<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<13>_MC.D | 4615 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<13>_MC.Q | 4614 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<14>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<14>_MC.SI | divider<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<14>_MC.D1 | 4622 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<14>_MC.D2 | 4621 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<14>_MC.REG | divider<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<14>_MC.D | 4620 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<14>_MC.Q | 4619 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<15>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<15>_MC.SI | divider<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<15>_MC.D1 | 4627 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<15>_MC.D2 | 4626 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<15>_MC.REG | divider<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<15>_MC.D | 4625 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<15>_MC.Q | 4624 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<16>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<16>_MC.SI | divider<16>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<16>_MC.D1 | 4632 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<16>_MC.D2 | 4631 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<16>_MC.REG | divider<16>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<16>_MC.D | 4630 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<16>_MC.Q | 4629 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<17>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<17>_MC.SI | divider<17>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<17>_MC.D1 | 4637 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<17>_MC.D2 | 4636 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<17>_MC.REG | divider<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<17>_MC.D | 4635 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<17>_MC.Q | 4634 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<18>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<18>_MC.SI | divider<18>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<18>_MC.D1 | 4642 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<18>_MC.D2 | 4641 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<18>_MC.REG | divider<18>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<18>_MC.D | 4640 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<18>_MC.Q | 4639 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<19>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<19>_MC.SI | divider<19>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<19>_MC.D1 | 4647 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<19>_MC.D2 | 4646 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<19>_MC.REG | divider<19>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<19>_MC.D | 4645 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<19>_MC.Q | 4644 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<20>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<20>_MC.SI | divider<20>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<20>_MC.D1 | 4652 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<20>_MC.D2 | 4651 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<20>_MC.REG | divider<20>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<20>_MC.D | 4650 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<20>_MC.Q | 4649 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<21>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<21>_MC.SI | divider<21>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<21>_MC.D1 | 4657 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<21>_MC.D2 | 4656 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<21>_MC.REG | divider<21>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<21>_MC.D | 4655 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<21>_MC.Q | 4654 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<22>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<22>_MC.SI | divider<22>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<22>_MC.D1 | 4662 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<22>_MC.D2 | 4661 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<22>_MC.REG | divider<22>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<22>_MC.D | 4660 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<22>_MC.Q | 4659 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<23>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<23>_MC.SI | divider<23>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<23>_MC.D1 | 4667 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<23>_MC.D2 | 4666 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<23>_MC.REG | divider<23>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<23>_MC.D | 4665 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<23>_MC.Q | 4664 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<24>_MC | UART_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<24>_MC.SI | divider<24>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<24>_MC.D1 | 4672 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<24>_MC.D2 | 4671 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<24>_MC.REG | divider<24>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<24>_MC.D | 4670 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<24>_MC.Q | 4669 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<3>_MC | UART_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/IREG | 4780 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<3> | 4673 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.Q | output<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 6 | 0 | MC_COMB
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB

SIGNAL_INSTANCE | output<3>_MC.SI | output<3>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | output<3>_MC.D1 | 4782 | ? | 0 | 0 | output<3>_MC | NULL | NULL | output<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | output<3>_MC.D2 | 4781 | ? | 0 | 0 | output<3>_MC | NULL | NULL | output<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | divider<11>
SPPTERM | 2 | IV_FALSE | divider<10> | IV_FALSE | divider<9>
SPPTERM | 5 | IV_FALSE | divider<10> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<6> | IV_FALSE | divider<5>

SRFF_INSTANCE | output<3>_MC.REG | output<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<1>_II/IREG | 4780 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<3>_MC.Q | 4674 | ? | 0 | 0 | output<3>_MC | NULL | NULL | output<3>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | LOAD_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | LOAD | 4675 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow | divider<7>_MC | UART_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<7>_MC.SI | divider<7>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<7>_MC.D1 | 4683 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<7>_MC.D2 | 4682 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | divider<7> | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB
SPPTERM | 3 | IV_FALSE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB

SRFF_INSTANCE | divider<7>_MC.REG | divider<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<7>_MC.D | 4681 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<7>_MC.Q | 4680 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<2>_MC | UART_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/IREG | 4776 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<2> | 4684 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.Q | output<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 6 | 0 | MC_COMB
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB

SIGNAL_INSTANCE | output<2>_MC.SI | output<2>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | output<2>_MC.D1 | 4777 | ? | 0 | 0 | output<2>_MC | NULL | NULL | output<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<6> | IV_TRUE | divider<5> | IV_TRUE | divider<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | output<2>_MC.D2 | 4778 | ? | 0 | 0 | output<2>_MC | NULL | NULL | output<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | output<2>_MC.REG | output<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<0>_II/IREG | 4776 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<2>_MC.Q | 4685 | ? | 0 | 0 | output<2>_MC | NULL | NULL | output<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<4>_MC | UART_COPY_0_COPY_0 | 1024 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/IREG | 4784 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<4> | 4688 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.Q | output<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 6 | 0 | MC_COMB
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB

SIGNAL_INSTANCE | output<4>_MC.SI | output<4>_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4601 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | output<4>_MC.D1 | 4786 | ? | 0 | 0 | output<4>_MC | NULL | NULL | output<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | output<4>_MC.D2 | 4785 | ? | 0 | 0 | output<4>_MC | NULL | NULL | output<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24>
SPPTERM | 15 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>

SRFF_INSTANCE | output<4>_MC.REG | output<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<2>_II/IREG | 4784 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<4>_MC.Q | 4689 | ? | 0 | 0 | output<4>_MC | NULL | NULL | output<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | divider<8>_MC | UART_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<8>_MC.SI | divider<8>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<8>_MC.D1 | 4696 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<8>_MC.D2 | 4695 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | output<4>_MC.COMB | IV_TRUE | divider<8>
SPPTERM | 3 | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB

SRFF_INSTANCE | divider<8>_MC.REG | divider<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<8>_MC.D | 4694 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<8>_MC.Q | 4693 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<9>_MC | UART_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<9>_MC.SI | divider<9>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 4697 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<9>_MC.D1 | 4701 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<9>_MC.D2 | 4700 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | divider<7> | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<9>
SPPTERM | 3 | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<9>
SPPTERM | 5 | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<8> | IV_FALSE | divider<9>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<8> | IV_TRUE | divider<9>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<9>_MC.REG | divider<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<9>_MC.D | 4699 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<9>_MC.Q | 4698 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<2>_MC | UART_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<2>_MC.SI | divider<2>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<2>_MC.D1 | 4706 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<2>_MC.D2 | 4705 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_FALSE | divider<0>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_FALSE | divider<1>
SPPTERM | 17 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_FALSE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<2>_MC.REG | divider<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<2>_MC.D | 4704 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<2>_MC.Q | 4703 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<0>_MC | UART_COPY_0_COPY_0 | 1024 | 23 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<0>_MC.SI | divider<0>_MC | 0 | 22 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<0>_MC.D1 | 4711 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<0>_MC.D2 | 4710 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<0>_MC.REG | divider<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<0>_MC.D | 4709 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<0>_MC.Q | 4708 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<4>_MC | UART_COPY_0_COPY_0 | 1024 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<4>_MC.SI | divider<4>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<4>_MC.D1 | 4716 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<4>_MC.D2 | 4715 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<2> | IV_TRUE | divider<4>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0> | IV_TRUE | divider<4>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<4> | IV_FALSE | divider<3>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<4> | IV_FALSE | divider<1>
SPPTERM | 19 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<4>_MC.REG | divider<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<4>_MC.D | 4714 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<4>_MC.Q | 4713 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<3>_MC | UART_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<3>_MC.SI | divider<3>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<3>_MC.D1 | 4721 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<3>_MC.D2 | 4720 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<2> | IV_TRUE | divider<3>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0> | IV_TRUE | divider<3>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<3> | IV_FALSE | divider<1>
SPPTERM | 18 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<3> | IV_TRUE | divider<1>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_TRUE | divider<3> | IV_FALSE | divider<6>
SPPTERM | 22 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<3>_MC.REG | divider<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<3>_MC.D | 4719 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<3>_MC.Q | 4718 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<6>_MC | UART_COPY_0_COPY_0 | 1024 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<6>_MC.SI | divider<6>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2>_MC.COMB | 4687 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.D | output<2>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<6>_MC.D1 | 4726 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<6>_MC.D2 | 4725 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<6>
SPPTERM | 8 | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<5> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<6>_MC.REG | divider<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<6>_MC.D | 4724 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<6>_MC.Q | 4723 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<5>_MC | UART_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<5>_MC.SI | divider<5>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4>_MC.COMB | 4691 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.D | output<4>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4727 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<5>_MC.D1 | 4730 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<5>_MC.D2 | 4731 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_TRUE | divider<5>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_TRUE | divider<5>
SPPTERM | 23 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_FALSE | divider<6> | IV_FALSE | divider<5> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<5>_MC.REG | divider<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<5>_MC.D | 4729 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<5>_MC.Q | 4728 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<1>_MC | UART_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<1>_MC.SI | divider<1>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4606 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4613 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4618 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4623 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4628 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4633 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4638 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4643 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4648 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4653 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4658 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4663 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4668 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3>_MC.COMB | 4678 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.D | output<3>_MC | 6 | 0 | MC_COMB
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 4707 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 4732 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4596 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 4679 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 4692 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 4702 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 4712 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 4722 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 4717 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<1>_MC.D1 | 4736 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<1>_MC.D2 | 4735 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<0> | IV_FALSE | divider<1>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0> | IV_TRUE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_FALSE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_TRUE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_FALSE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<1>_MC.REG | divider<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<1>_MC.D | 4734 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4612 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<1>_MC.Q | 4733 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | start_MC | UART_COPY_0_COPY_0 | 1280 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4743 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | start | 4738 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | start_MC.Q | start_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | start_MC.SI | start_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | start_MC.D1 | 4742 | ? | 0 | 0 | start_MC | NULL | NULL | start_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | start_MC.D2 | 4741 | ? | 0 | 0 | start_MC | NULL | NULL | start_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | start_MC.REG | start_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | start_MC.D | 4740 | ? | 0 | 0 | start_MC | NULL | NULL | start_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4743 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | start_MC.Q | 4739 | ? | 0 | 0 | start_MC | NULL | NULL | start_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | count<2>_MC | UART_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<2>_MC.SI | count<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<2>_MC.D1 | 4749 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | count<0> | IV_TRUE | count<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<2>_MC.D2 | 4750 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | count<2>_MC.REG | count<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<2>_MC.D | 4748 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<2>_MC.Q | 4747 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | count<3>_MC | UART_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<3> | 4751 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<3>_MC.SI | count<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<3>_MC.D1 | 4754 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<3>_MC.D2 | 4755 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | count<3>_MC.REG | count<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<3>_MC.D | 4753 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<3>_MC.Q | 4752 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | BUSY | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BUSY_MC.Q | 4757 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BUSY | 4758 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | BUSY | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | TXD_MC | UART_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3> | 4673 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.Q | output<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4751 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<7> | 4768 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<7>_MC.Q | output<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<5> | 4770 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<5>_MC.Q | output<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<9> | 4764 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<9>_MC.Q | output<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2> | 4684 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.Q | output<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<6> | 4766 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<6>_MC.Q | output<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4> | 4688 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.Q | output<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<8> | 4762 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<8>_MC.Q | output<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | TXD_MC.Q | 4773 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | TXD_MC.Q | TXD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | TXD_MC.SI | TXD_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4580 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 4746 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 4585 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<3> | 4673 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<3>_MC.Q | output<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4751 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<7> | 4768 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<7>_MC.Q | output<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<5> | 4770 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<5>_MC.Q | output<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<9> | 4764 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<9>_MC.Q | output<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<2> | 4684 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<2>_MC.Q | output<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<6> | 4766 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<6>_MC.Q | output<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<4> | 4688 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<4>_MC.Q | output<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output<8> | 4762 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<8>_MC.Q | output<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TXD_MC.D1 | 4760 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | count<0> | IV_FALSE | count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TXD_MC.D2 | 4761 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | output<3> | IV_FALSE | count<2> | IV_FALSE | count<3>
SPPTERM | 5 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2> | IV_FALSE | count<3> | IV_TRUE | output<7>
SPPTERM | 5 | IV_TRUE | count<0> | IV_FALSE | count<1> | IV_TRUE | count<2> | IV_FALSE | count<3> | IV_TRUE | output<5>
SPPTERM | 5 | IV_TRUE | count<0> | IV_FALSE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3> | IV_TRUE | output<9>
SPPTERM | 5 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_FALSE | output<2> | IV_FALSE | count<2> | IV_FALSE | count<3>
SPPTERM | 5 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2> | IV_FALSE | count<3> | IV_TRUE | output<6>
SPPTERM | 5 | IV_FALSE | count<0> | IV_FALSE | count<1> | IV_TRUE | output<4> | IV_TRUE | count<2> | IV_FALSE | count<3>
SPPTERM | 5 | IV_FALSE | count<0> | IV_FALSE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3> | IV_FALSE | output<8>

SRFF_INSTANCE | TXD_MC.REG | TXD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TXD_MC.D | 4759 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TXD_MC.Q | 4772 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<8>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/IREG | 4794 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<8> | 4762 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<8>_MC.Q | output<8>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | output<8>_MC.REG | output<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<6>_II/IREG | 4794 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<8>_MC.Q | 4763 | ? | 0 | 0 | output<8>_MC | NULL | NULL | output<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<9>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/IREG | 4796 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<9> | 4764 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<9>_MC.Q | output<9>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | output<9>_MC.REG | output<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<7>_II/IREG | 4796 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<9>_MC.Q | 4765 | ? | 0 | 0 | output<9>_MC | NULL | NULL | output<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<6>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/IREG | 4790 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<6> | 4766 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<6>_MC.Q | output<6>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | output<6>_MC.REG | output<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<4>_II/IREG | 4790 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<6>_MC.Q | 4767 | ? | 0 | 0 | output<6>_MC | NULL | NULL | output<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<7>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/IREG | 4792 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<7> | 4768 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<7>_MC.Q | output<7>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | output<7>_MC.REG | output<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<5>_II/IREG | 4792 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<7>_MC.Q | 4769 | ? | 0 | 0 | output<7>_MC | NULL | NULL | output<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | output<5>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/IREG | 4788 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output<5> | 4770 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | output<5>_MC.Q | output<5>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | output<5>_MC.REG | output<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<3>_II/IREG | 4788 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | LOAD_II/FCLK | 4676 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output<5>_MC.Q | 4771 | ? | 0 | 0 | output<5>_MC | NULL | NULL | output<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | TXD | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | TXD_MC.Q | 4773 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | TXD_MC.Q | TXD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | TXD | 4774 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | TXD | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | DATA<0>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<0> | 4775 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<0>_II/IREG | 4776 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<1>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<1> | 4779 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<1>_II/IREG | 4780 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<2>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<2> | 4783 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<2>_II/IREG | 4784 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<3>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<3> | 4787 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<3>_II/IREG | 4788 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<4>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<4> | 4789 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<4>_II/IREG | 4790 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<5>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<5> | 4791 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<5>_II/IREG | 4792 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<6>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<6> | 4793 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<6>_II/IREG | 4794 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<7>_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<7> | 4795 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<7>_II/IREG | 4796 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG

FB_INSTANCE | FOOBAR1_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | divider<23>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | divider<22>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | output<2>_MC | 1 | DATA<0>_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | output<3>_MC | 1 | DATA<1>_II | 1 | NULL | 0 | 142 | 49152
FBPIN | 5 | divider<21>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | divider<20>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | divider<19>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | divider<18>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | divider<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | divider<16>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | divider<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | output<4>_MC | 1 | DATA<2>_II | 1 | NULL | 0 | 140 | 49152
FBPIN | 13 | output<5>_MC | 1 | DATA<3>_II | 1 | NULL | 0 | 139 | 49152
FBPIN | 14 | divider<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | divider<13>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | divider<12>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | output<6>_MC | 1 | DATA<4>_II | 1 | NULL | 0 | 2 | 53248
FBPIN | 2 | divider<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | output<7>_MC | 1 | DATA<5>_II | 1 | NULL | 0 | 3 | 53248
FBPIN | 4 | output<8>_MC | 1 | DATA<6>_II | 1 | NULL | 0 | 4 | 49152
FBPIN | 5 | output<9>_MC | 1 | DATA<7>_II | 1 | NULL | 0 | 5 | 53248
FBPIN | 6 | divider<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | divider<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | clk_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | divider<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | divider<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | divider<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | divider<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | start_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | divider<24>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | divider<5>_MC | 1 | NULL | 0 | NULL | 0 | 6 | 53248
FBPIN | 16 | divider<3>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 49152

FB_INSTANCE | FOOBAR3_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | BUSY_MC | 1 | NULL | 0 | BUSY | 1 | 138 | 49152
FBPIN | 8 | divider<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | divider<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | divider<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | count<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | count<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | count<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | count<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | TXD_MC | 1 | NULL | 0 | TXD | 1 | 9 | 49152

FB_INSTANCE | FOOBAR5_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR6_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR7_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 12 | NULL | 0 | CLK50_II | 1 | NULL | 0 | 32 | 57344
FBPIN | 15 | NULL | 0 | LOAD_II | 1 | NULL | 0 | 30 | 57344

FB_INSTANCE | FOOBAR8_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR12_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR13_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR15_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR17_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR18_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR19_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR20_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR21_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR22_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR23_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR24_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR25_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | UART_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4745 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4743 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | UART_COPY_0_COPY_0 | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk | 4591 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | clk_MC.Q | clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | start | 4738 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | start_MC.Q | start_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4590 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4737 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | start
OUTPUT_NODE_TYPE | 6 | 12 | CT_SI6
SIGNAL | NODE | FOOBAR3__ctinst/6 | 4756 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | start

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR17_ | FOOBAR17__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR18_ | FOOBAR18__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR19_ | FOOBAR19__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR20_ | FOOBAR20__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR21_ | FOOBAR21__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR22_ | FOOBAR22__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR23_ | FOOBAR23__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR24_ | FOOBAR24__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 6
PLA_TERM | 0 | 
SPPTERM | 1 | IV_FALSE | divider<11>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_FALSE | divider<10> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<6> | IV_FALSE | divider<5>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | divider<10> | IV_FALSE | divider<9>
PLA_TERM | 3 | 
SPPTERM | 14 | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24>
PLA_TERM | 4 | 
SPPTERM | 15 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>
PLA_TERM | 16 | 
SPPTERM | 7 | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<6> | IV_TRUE | divider<5> | IV_TRUE | divider<1>

PLA | FOOBAR2_ | 42
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | divider<7> | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | output<4>_MC.COMB | IV_TRUE | divider<8>
PLA_TERM | 4 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<8> | IV_TRUE | divider<9>
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | divider<7> | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<9>
PLA_TERM | 7 | 
SPPTERM | 5 | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<8> | IV_FALSE | divider<9>
PLA_TERM | 8 | 
SPPTERM | 3 | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<9>
PLA_TERM | 9 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 10 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>
PLA_TERM | 11 | 
SPPTERM | 15 | IV_TRUE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB
PLA_TERM | 12 | 
SPPTERM | 6 | IV_TRUE | divider<10> | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<8> | IV_TRUE | divider<9>
PLA_TERM | 13 | 
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 14 | 
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>
PLA_TERM | 15 | 
SPPTERM | 14 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB
PLA_TERM | 16 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 17 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>
PLA_TERM | 18 | 
SPPTERM | 15 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0>
PLA_TERM | 19 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_TRUE | divider<1>
PLA_TERM | 20 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_TRUE | divider<1>
PLA_TERM | 21 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_FALSE | divider<1>
PLA_TERM | 22 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_FALSE | divider<1>
PLA_TERM | 23 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0> | IV_TRUE | divider<1>
PLA_TERM | 24 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<0> | IV_FALSE | divider<1>
PLA_TERM | 25 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_FALSE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6>
PLA_TERM | 26 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_TRUE | divider<1>
PLA_TERM | 27 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_FALSE | divider<1>
PLA_TERM | 28 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_FALSE | divider<0>
PLA_TERM | 29 | 
SPPTERM | 17 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<1>
PLA_TERM | 30 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_FALSE | divider<1>
PLA_TERM | 31 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_TRUE | divider<3> | IV_FALSE | divider<6>
PLA_TERM | 32 | 
SPPTERM | 22 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_TRUE | divider<1>
PLA_TERM | 33 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0> | IV_TRUE | divider<3>
PLA_TERM | 34 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<2> | IV_TRUE | divider<3>
PLA_TERM | 35 | 
SPPTERM | 18 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<3> | IV_TRUE | divider<1>
PLA_TERM | 36 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<3> | IV_FALSE | divider<1>
PLA_TERM | 37 | 
SPPTERM | 23 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | divider<8> | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_FALSE | divider<6> | IV_FALSE | divider<5> | IV_TRUE | divider<1>
PLA_TERM | 38 | 
SPPTERM | 6 | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<1>
PLA_TERM | 39 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6> | IV_TRUE | divider<5>
PLA_TERM | 40 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7> | IV_FALSE | output<4>_MC.COMB | IV_FALSE | divider<8> | IV_FALSE | divider<4> | IV_FALSE | divider<3> | IV_FALSE | divider<6> | IV_TRUE | divider<5>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<5>

PLA | FOOBAR3_ | 20
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<6>
PLA_TERM | 1 | 
SPPTERM | 8 | IV_FALSE | output<2>_MC.COMB | IV_TRUE | output<4>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_TRUE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<5> | IV_TRUE | divider<1>
PLA_TERM | 2 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<0> | IV_TRUE | divider<4>
PLA_TERM | 3 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_FALSE | divider<2> | IV_TRUE | divider<4>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | start
PLA_TERM | 6 | 
SPPTERM | 1 | IV_TRUE | start
PLA_TERM | 7 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<4> | IV_FALSE | divider<3>
PLA_TERM | 8 | 
SPPTERM | 19 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<2> | IV_TRUE | divider<0> | IV_FALSE | divider<4> | IV_TRUE | divider<3> | IV_TRUE | divider<1>
PLA_TERM | 9 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | output<3>_MC.COMB | IV_TRUE | divider<4> | IV_FALSE | divider<1>
PLA_TERM | 10 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7>
PLA_TERM | 11 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8>
PLA_TERM | 12 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>
PLA_TERM | 13 | 
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<7> | IV_TRUE | output<2>_MC.COMB | IV_TRUE | divider<8> | IV_TRUE | divider<9>
PLA_TERM | 14 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | output<2>_MC.COMB
PLA_TERM | 16 | 
SPPTERM | 4 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | count<0>
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | count<0> | IV_TRUE | count<1>
PLA_TERM | 49 | 
SPPTERM | 3 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2>
PLA_TERM | 52 | 
SPPTERM | 4 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3>

PLA | FOOBAR4_ | 9
PLA_TERM | 0 | 
SPPTERM | 5 | IV_FALSE | count<0> | IV_FALSE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3> | IV_FALSE | output<8>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | count<0> | IV_FALSE | count<1> | IV_FALSE | count<2> | IV_TRUE | count<3> | IV_TRUE | output<9>
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2> | IV_FALSE | count<3> | IV_TRUE | output<6>
PLA_TERM | 3 | 
SPPTERM | 5 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2> | IV_FALSE | count<3> | IV_TRUE | output<7>
PLA_TERM | 4 | 
SPPTERM | 5 | IV_FALSE | count<0> | IV_FALSE | count<1> | IV_TRUE | output<4> | IV_TRUE | count<2> | IV_FALSE | count<3>
PLA_TERM | 5 | 
SPPTERM | 5 | IV_TRUE | count<0> | IV_FALSE | count<1> | IV_TRUE | count<2> | IV_FALSE | count<3> | IV_TRUE | output<5>
PLA_TERM | 6 | 
SPPTERM | 5 | IV_FALSE | count<0> | IV_TRUE | count<1> | IV_FALSE | output<2> | IV_FALSE | count<2> | IV_FALSE | count<3>
PLA_TERM | 7 | 
SPPTERM | 5 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | output<3> | IV_FALSE | count<2> | IV_FALSE | count<3>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_FALSE | count<0> | IV_FALSE | count<2>

BUSINFO | DATA<7:0> | 8 | 0 | 0 | DATA<0> | 7 | DATA<1> | 6 | DATA<2> | 5 | DATA<3> | 4 | DATA<4> | 3 | DATA<5> | 2 | DATA<6> | 1 | DATA<7> | 0

IOSTD | LVCMOS18
CLK50 | LVCMOS18
LOAD | LVCMOS18
BUSY | LVCMOS18
TXD | LVCMOS18
DATA<0> | LVCMOS18
DATA<1> | LVCMOS18
DATA<2> | LVCMOS18
DATA<3> | LVCMOS18
DATA<4> | LVCMOS18
DATA<5> | LVCMOS18
DATA<6> | LVCMOS18
DATA<7> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | divider<8> | NULL | 1 | divider<24> | NULL | 2 | divider<4> | NULL | 3 | divider<10> | NULL | 4 | divider<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | divider<11> | NULL | 6 | divider<5> | NULL | 7 | divider<6> | NULL | 8 | divider<9> | NULL | 9 | divider<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | divider<3> | NULL | 11 | divider<13> | NULL | 12 | divider<1> | NULL | 13 | divider<12> | NULL | 14 | divider<18> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | divider<16> | NULL | 16 | divider<21> | NULL | 17 | divider<14> | NULL | 18 | divider<17> | NULL | 19 | divider<19> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 20 | divider<2> | NULL | 21 | divider<15> | NULL | 23 | divider<23> | NULL | 25 | divider<20> | NULL | 26 | divider<22> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 266 | 269 | 280 | 279 | 267 | 264 | 270 | 281 | 265 | 262 | 271 | 254 | 261 | 255 | 247 | 249 | 244 | 253 | 248 | 246 | 257 | 250 | -1 | 240 | -1 | 245 | 241 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | divider<8> | NULL | 1 | divider<24> | NULL | 2 | divider<4> | NULL | 3 | divider<10> | NULL | 4 | BUSY_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | divider<11> | NULL | 6 | divider<5> | NULL | 7 | divider<6> | NULL | 8 | divider<9> | NULL | 9 | divider<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | divider<3> | NULL | 11 | divider<13> | NULL | 12 | divider<7> | NULL | 13 | divider<12> | NULL | 14 | divider<18> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 15 | divider<16> | NULL | 16 | divider<21> | NULL | 17 | divider<14> | NULL | 18 | divider<17> | NULL | 19 | divider<19> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 20 | divider<2> | NULL | 21 | divider<15> | NULL | 22 | output<2>_MC.COMB | NULL | 23 | output<3>_MC.COMB | NULL | 24 | divider<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 25 | divider<20> | NULL | 26 | divider<22> | NULL | 31 | output<4>_MC.COMB | NULL | 36 | divider<23> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 266 | 269 | 280 | 279 | 274 | 264 | 270 | 281 | 265 | 262 | 271 | 254 | 267 | 255 | 247 | 249 | 244 | 253 | 248 | 246 | 257 | 250 | 242 | 243 | 261 | 245 | 241 | -1 | -1 | -1 | -1 | 251 | -1 | -1 | -1 | -1 | 240 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | divider<8> | NULL | 1 | count<1> | NULL | 2 | divider<4> | NULL | 3 | divider<10> | NULL | 4 | divider<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | count<3> | NULL | 6 | divider<5> | NULL | 7 | count<0> | NULL | 8 | divider<9> | NULL | 9 | count<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | divider<3> | NULL | 11 | divider<13> | NULL | 12 | divider<1> | NULL | 13 | divider<12> | NULL | 14 | divider<18> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 15 | clk | NULL | 16 | divider<24> | NULL | 17 | divider<14> | NULL | 18 | divider<11> | NULL | 19 | divider<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 20 | divider<2> | NULL | 21 | divider<6> | NULL | 22 | output<2>_MC.COMB | NULL | 23 | output<3>_MC.COMB | NULL | 24 | divider<21> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 25 | start | NULL | 26 | divider<19> | NULL | 28 | divider<17> | NULL | 29 | divider<16> | NULL | 30 | divider<15> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 31 | output<4>_MC.COMB | NULL | 32 | divider<20> | NULL | 33 | divider<22> | NULL | 36 | divider<23> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 266 | 282 | 280 | 279 | 267 | 285 | 270 | 286 | 265 | 284 | 271 | 254 | 261 | 255 | 247 | 263 | 269 | 253 | 264 | 262 | 257 | 281 | 242 | 243 | 244 | 268 | 246 | -1 | 248 | 249 | 250 | 251 | 245 | 241 | -1 | -1 | 240 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 1 | count<1> | NULL | 2 | output<8> | NULL | 3 | output<6> | NULL | 5 | count<3> | NULL | 7 | count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 8 | output<5> | NULL | 9 | count<2> | NULL | 10 | output<7> | NULL | 14 | output<9> | NULL | 16 | output<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 20 | output<2> | NULL | 21 | output<4> | NULL

FB_IMUX_INDEX | FOOBAR4_ | -1 | 282 | 259 | 256 | -1 | 285 | -1 | 286 | 252 | 284 | 258 | -1 | -1 | -1 | 260 | -1 | 3 | -1 | -1 | -1 | 2 | 5 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | LOAD | 0 | 0 | CLK50 | 1 | 1
