Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 19 22:10:14 2025
| Host         : DESKTOP-3T9PBIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.347        0.000                      0                  588        0.140        0.000                      0                  588        3.500        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.347        0.000                      0                  588        0.140        0.000                      0                  588        3.500        0.000                       0                   241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.176ns (27.691%)  route 3.071ns (72.309%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.858     5.932    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X107Y85        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.456     6.388 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[3]/Q
                         net (fo=5, routed)           1.043     7.431    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[3]
    SLICE_X105Y84        LUT2 (Prop_lut2_I0_O)        0.152     7.583 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_5/O
                         net (fo=1, routed)           0.611     8.193    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/genblk1[3].full_adder_inst/xor_ab__0
    SLICE_X104Y85        LUT6 (Prop_lut6_I0_O)        0.326     8.519 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_3/O
                         net (fo=1, routed)           0.523     9.043    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry00_out__2
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.124     9.167 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_2/O
                         net (fo=1, routed)           0.465     9.632    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_5
    SLICE_X106Y84        LUT5 (Prop_lut5_I0_O)        0.118     9.750 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_1/O
                         net (fo=1, routed)           0.429    10.179    design_1_i/uart_top_0/inst/MP_ADDER_INST/carry_out
    SLICE_X104Y84        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.603    13.367    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X104Y84        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X104Y84        FDRE (Setup_fdre_C_D)       -0.230    13.525    design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.996ns (30.241%)  route 2.297ns (69.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.857     5.931    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/Q
                         net (fo=3, routed)           1.264     7.713    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.152     7.865 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.154     8.019    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I5_O)        0.326     8.345 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.879     9.224    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y86        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.681    13.445    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.349    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.996ns (30.241%)  route 2.297ns (69.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.857     5.931    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/Q
                         net (fo=3, routed)           1.264     7.713    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.152     7.865 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.154     8.019    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I5_O)        0.326     8.345 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.879     9.224    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y86        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.681    13.445    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.349    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.058ns (29.983%)  route 2.471ns (70.017%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.856     5.930    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y82        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/Q
                         net (fo=3, routed)           0.808     7.194    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[8]
    SLICE_X111Y83        LUT4 (Prop_lut4_I3_O)        0.152     7.346 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0/O
                         net (fo=1, routed)           0.474     7.820    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0_n_0
    SLICE_X109Y83        LUT4 (Prop_lut4_I1_O)        0.326     8.146 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0/O
                         net (fo=16, routed)          0.588     8.734    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0_n_0
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=11, routed)          0.601     9.458    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.676    13.440    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X109Y83        FDRE (Setup_fdre_C_CE)      -0.205    13.623    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.058ns (29.983%)  route 2.471ns (70.017%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.856     5.930    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y82        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/Q
                         net (fo=3, routed)           0.808     7.194    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[8]
    SLICE_X111Y83        LUT4 (Prop_lut4_I3_O)        0.152     7.346 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0/O
                         net (fo=1, routed)           0.474     7.820    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0_n_0
    SLICE_X109Y83        LUT4 (Prop_lut4_I1_O)        0.326     8.146 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0/O
                         net (fo=16, routed)          0.588     8.734    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0_n_0
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=11, routed)          0.601     9.458    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.676    13.440    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X109Y83        FDRE (Setup_fdre_C_CE)      -0.205    13.623    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.058ns (29.983%)  route 2.471ns (70.017%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.856     5.930    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y82        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/Q
                         net (fo=3, routed)           0.808     7.194    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[8]
    SLICE_X111Y83        LUT4 (Prop_lut4_I3_O)        0.152     7.346 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0/O
                         net (fo=1, routed)           0.474     7.820    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0_n_0
    SLICE_X109Y83        LUT4 (Prop_lut4_I1_O)        0.326     8.146 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0/O
                         net (fo=16, routed)          0.588     8.734    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0_n_0
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=11, routed)          0.601     9.458    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.676    13.440    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X109Y83        FDRE (Setup_fdre_C_CE)      -0.205    13.623    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.058ns (29.983%)  route 2.471ns (70.017%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.856     5.930    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y82        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[8]/Q
                         net (fo=3, routed)           0.808     7.194    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[8]
    SLICE_X111Y83        LUT4 (Prop_lut4_I3_O)        0.152     7.346 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0/O
                         net (fo=1, routed)           0.474     7.820    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3__0_n_0
    SLICE_X109Y83        LUT4 (Prop_lut4_I1_O)        0.326     8.146 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0/O
                         net (fo=16, routed)          0.588     8.734    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2__0_n_0
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=11, routed)          0.601     9.458    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.676    13.440    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X109Y83        FDRE (Setup_fdre_C_CE)      -0.205    13.623    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.996ns (31.568%)  route 2.159ns (68.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.857     5.931    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/Q
                         net (fo=3, routed)           1.264     7.713    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.152     7.865 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.154     8.019    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I5_O)        0.326     8.345 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.740     9.086    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y85        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.681    13.445    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y85        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y85        FDRE (Setup_fdre_C_R)       -0.524    13.349    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.996ns (31.568%)  route 2.159ns (68.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.857     5.931    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/Q
                         net (fo=3, routed)           1.264     7.713    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.152     7.865 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.154     8.019    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I5_O)        0.326     8.345 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.740     9.086    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y85        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.681    13.445    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y85        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y85        FDRE (Setup_fdre_C_R)       -0.524    13.349    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.996ns (31.568%)  route 2.159ns (68.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.857     5.931    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/Q
                         net (fo=3, routed)           1.264     7.713    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.152     7.865 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.154     8.019    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I5_O)        0.326     8.345 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.740     9.086    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X112Y85        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.681    13.445    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y85        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X112Y85        FDRE (Setup_fdre_C_R)       -0.524    13.349    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  4.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.604     1.690    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  design_1_i/uart_top_0/inst/rB_reg[0]/Q
                         net (fo=1, routed)           0.087     1.918    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[15]_0[0]
    SLICE_X104Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.963 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[0]
    SLICE_X104Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.874     2.216    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X104Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[0]/C
                         clock pessimism             -0.513     1.703    
    SLICE_X104Y86        FDRE (Hold_fdre_C_D)         0.120     1.823    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.601     1.687    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y81        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.141     1.828 r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/Q
                         net (fo=1, routed)           0.087     1.915    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[4]
    SLICE_X104Y81        LUT5 (Prop_lut5_I4_O)        0.045     1.960 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.960    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1_n_0
    SLICE_X104Y81        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.870     2.212    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X104Y81        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
                         clock pessimism             -0.512     1.700    
    SLICE_X104Y81        FDRE (Hold_fdre_C_D)         0.120     1.820    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.604     1.690    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  design_1_i/uart_top_0/inst/rB_reg[8]/Q
                         net (fo=1, routed)           0.089     1.920    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[15]_0[8]
    SLICE_X104Y86        LUT4 (Prop_lut4_I0_O)        0.045     1.965 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.965    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[8]
    SLICE_X104Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.874     2.216    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X104Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]/C
                         clock pessimism             -0.513     1.703    
    SLICE_X104Y86        FDRE (Hold_fdre_C_D)         0.121     1.824    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.601     1.687    design_1_i/uart_top_0/inst/iClk
    SLICE_X102Y81        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        FDRE (Prop_fdre_C_Q)         0.164     1.851 r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/Q
                         net (fo=1, routed)           0.049     1.900    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[3]
    SLICE_X103Y81        LUT5 (Prop_lut5_I4_O)        0.045     1.945 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.945    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1_n_0
    SLICE_X103Y81        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.869     2.211    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X103Y81        FDRE (Hold_fdre_C_D)         0.092     1.792    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.629     1.715    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X106Y82        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.128     1.843 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[7]/Q
                         net (fo=1, routed)           0.059     1.902    design_1_i/uart_top_0/inst/regResult[7]
    SLICE_X107Y82        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.897     2.239    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y82        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[7]/C
                         clock pessimism             -0.511     1.728    
    SLICE_X107Y82        FDRE (Hold_fdre_C_D)         0.016     1.744    design_1_i/uart_top_0/inst/rResult_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rFinal_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.602     1.688    design_1_i/uart_top_0/inst/iClk
    SLICE_X103Y82        FDRE                                         r  design_1_i/uart_top_0/inst/rFinal_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  design_1_i/uart_top_0/inst/rFinal_reg[18]/Q
                         net (fo=1, routed)           0.110     1.939    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[7][2]
    SLICE_X102Y81        LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/uart_top_0/inst/UART_TX_INST_n_8
    SLICE_X102Y81        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.869     2.211    design_1_i/uart_top_0/inst/iClk
    SLICE_X102Y81        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
                         clock pessimism             -0.510     1.701    
    SLICE_X102Y81        FDRE (Hold_fdre_C_D)         0.120     1.821    design_1_i/uart_top_0/inst/rTxByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.631     1.717    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/rBuffer_reg[4]/Q
                         net (fo=3, routed)           0.113     1.971    design_1_i/uart_top_0/inst/in12[12]
    SLICE_X106Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.899     2.241    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[4]/C
                         clock pessimism             -0.510     1.731    
    SLICE_X106Y84        FDRE (Hold_fdre_C_D)         0.071     1.802    design_1_i/uart_top_0/inst/rA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.631     1.717    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/rBuffer_reg[12]/Q
                         net (fo=2, routed)           0.121     1.979    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[12]
    SLICE_X107Y87        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.901     2.243    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y87        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[12]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X107Y87        FDRE (Hold_fdre_C_D)         0.070     1.803    design_1_i/uart_top_0/inst/rB_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.631     1.717    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/rBuffer_reg[4]/Q
                         net (fo=3, routed)           0.122     1.980    design_1_i/uart_top_0/inst/in12[12]
    SLICE_X107Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.899     2.241    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[4]/C
                         clock pessimism             -0.510     1.731    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.072     1.803    design_1_i/uart_top_0/inst/rB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.631     1.717    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  design_1_i/uart_top_0/inst/rBuffer_reg[12]/Q
                         net (fo=2, routed)           0.127     1.985    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[12]
    SLICE_X106Y87        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.901     2.243    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y87        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[12]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X106Y87        FDRE (Hold_fdre_C_D)         0.070     1.803    design_1_i/uart_top_0/inst/rA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y86   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y86   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y84   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y86   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y86   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y85   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y86   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y86   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C



