// SPDX-License-Identifier: GPL-2.0
/dts-v1/;

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/mips-gic.h>

/memreserve/ 0x00000000 0x00001000;	/* YAMON exception vectors */
/memreserve/ 0x00001000 0x000ef000;	/* YAMON */
/memreserve/ 0x000f0000 0x00010000;	/* PIIX4 ISA memory */

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "mti,malta";

	chosen {
		stdout-path = "serial0:115200";
	};

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "img,mips";
			reg = <0>;

			/* this will be overwritten during boot */
			clock-frequency = <20000000>;
		};
	};

	cpu_intc: interrupt-controller {
		compatible = "mti,cpu-interrupt-controller";

		interrupt-controller;
		#interrupt-cells = <1>;
	};

	msc01 {
		status = "disabled";
		compatible = "mti,msc01", "syscon", "simple-mfd";
		reg = <0x1bd00000 0x4000>;
		native-endian;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <>;

		pci {
			compatible = "mti,msc01-pci";
			#address-cells = <3>;
			#size-cells = <2>;

			#interrupt-cells = <1>;
			interrupt-parent = <&i8259>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &i8259 10>,
			                <0 0 0 2 &i8259 10>,
			                <0 0 0 3 &i8259 11>,
			                <0 0 0 4 &i8259 11>;
		};
	};

	gic: interrupt-controller@1bdc0000 {
		compatible = "mti,gic";
		reg = <0x1bdc0000 0x20000>;

		interrupt-controller;
		#interrupt-cells = <3>;

		/*
		 * Declare the interrupt-parent even though the mti,gic
		 * binding doesn't require it, such that the kernel can
		 * figure out that cpu_intc is the root interrupt
		 * controller & should be probed first.
		 */
		interrupt-parent = <&cpu_intc>;

		timer {
			compatible = "mti,gic-timer";
			interrupts = <GIC_LOCAL 1 IRQ_TYPE_NONE>;
		};
	};

	i8259: interrupt-controller@20 {
		compatible = "intel,i8259";

		interrupt-controller;
		#interrupt-cells = <1>;

		interrupt-parent = <&gic>;
		interrupts = <GIC_SHARED 3 IRQ_TYPE_LEVEL_HIGH>;
	};

	cpc@1bde0000 {
		compatible = "mti,mips-cpc";
		reg = <0x1bde0000 0x8000>;
	};

	gt64120 {
		status = "disabled";
		compatible = "galileo,gt-64120", "syscon", "simple-mfd";
		reg = <0x1be00000 0x2000>;
		native-endian;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <>;

		pci {
			compatible = "galileo,gt-64120-pci";
			#address-cells = <3>;
			#size-cells = <2>;

			#interrupt-cells = <1>;
			interrupt-parent = <&i8259>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &i8259 10>,
			                <0 0 0 2 &i8259 10>,
			                <0 0 0 3 &i8259 11>,
			                <0 0 0 4 &i8259 11>;
		};
	};

	flash@1e000000 {
		compatible = "intel,dt28f160", "cfi-flash";
		reg = <0x1e000000 0x400000>;
		bank-width = <4>;
		#address-cells = <1>;
		#size-cells = <1>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			yamon@0 {
				label = "YAMON";
				reg = <0x0 0x100000>;
				read-only;
			};

			user-fs@100000 {
				label = "User FS";
				reg = <0x100000 0x2e0000>;
			};

			board-config@3e0000 {
				label = "Board Config";
				reg = <0x3e0000 0x20000>;
				read-only;
			};
		};
	};

	fpga_regs: system-controller@1f000000 {
		compatible = "mti,malta-fpga", "syscon", "simple-mfd";
		reg = <0x1f000000 0x1000>;
		native-endian;

		lcd@410 {
			compatible = "mti,malta-lcd";
			offset = <0x410>;
		};

		reboot {
			compatible = "syscon-reboot";
			regmap = <&fpga_regs>;
			offset = <0x500>;
			mask = <0x42>;
		};
	};

	uart2: uart@1f000900 {
		compatible = "ns16550a";

		reg = <0x1f000900 0x40>;
		reg-io-width = <4>;
		reg-shift = <3>;

		clock-frequency = <3686400>;

		interrupt-parent = <&cpu_intc>;
		interrupts = <4>;
	};

	cdmm@1fc10000 {
		compatible = "mti,mips-cdmm";
		reg = <0x1fc10000 0x8000>;
	};

	isa {
		compatible = "isa";
		#address-cells = <2>;
		#size-cells = <1>;
		ranges = <1 0 0 0x1000>;

		rtc@70 {
			compatible = "motorola,mc146818";
			reg = <1 0x70 0x8>;

			interrupt-parent = <&i8259>;
			interrupts = <8>;
		};

		uart0: uart@3f8 {
			compatible = "ns16550a";
			reg = <1 0x3f8 0x8>;

			clock-frequency = <1843200>;

			interrupt-parent = <&i8259>;
			interrupts = <4>;

			no-loopback-test;
		};

		uart1: uart@2f8 {
			compatible = "ns16550a";
			reg = <1 0x2f8 0x8>;

			clock-frequency = <1843200>;

			interrupt-parent = <&i8259>;
			interrupts = <3>;

			no-loopback-test;
		};
	};
};
