# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 16
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:1.1-29.10"
module \sp_write_first
  parameter \ABITS 4
  parameter \WIDTH 8
  wire width 4 $memwr$\mem$addr$1
  wire width 8 $memwr$\mem$data$2
  wire $memwr$\mem$en$3
  wire width 8 $procmux$5_Y
  attribute \src "dut.sv:1.45-1.51"
  wire width 4 input 4 \addr_a
  attribute \src "dut.sv:1.24-1.27"
  wire input 1 \clk
  wire width 8 \memrd_mem_DATA
  attribute \init 8'00000000
  attribute \src "dut.sv:1.62-1.69"
  wire width 8 output 6 \rdata_a
  attribute \src "dut.sv:1.37-1.43"
  wire input 3 \rden_a
  attribute \src "dut.sv:1.53-1.60"
  wire width 8 input 5 \wdata_a
  attribute \src "dut.sv:1.29-1.35"
  wire input 2 \wren_a
  attribute \src "dut.sv:12.18-12.21"
  memory width 8 size 16 \mem
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$15
    parameter \ABITS 4
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\mem"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR $memwr$\mem$addr$1
    connect \CLK \clk
    connect \DATA $memwr$\mem$data$2
    connect \EN { $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 }
  end
  attribute \src "dut.sv:21.3-22.27"
  cell $mux $procmux$11
    parameter \WIDTH 4
    connect \A 4'x
    connect \B \addr_a
    connect \S \wren_a
    connect \Y $memwr$\mem$addr$1
  end
  attribute \src "dut.sv:21.3-22.27"
  cell $mux $procmux$13
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wren_a
    connect \Y $memwr$\mem$en$3
  end
  attribute \full_case 1
  attribute \src "dut.sv:24.4-27.28"
  cell $mux $procmux$5
    parameter \WIDTH 8
    connect \A \memrd_mem_DATA
    connect \B \wdata_a
    connect \S \wren_a
    connect \Y $procmux$5_Y
  end
  attribute \src "dut.sv:23.3-27.28"
  cell $mux $procmux$7
    parameter \WIDTH 8
    connect \A 8'x
    connect \B $procmux$5_Y
    connect \S \rden_a
    connect \Y \rdata_a
  end
  attribute \src "dut.sv:21.3-22.27"
  cell $mux $procmux$9
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \wdata_a
    connect \S \wren_a
    connect \Y $memwr$\mem$data$2
  end
  attribute \src "dut.sv:27.20-27.26"
  cell $memrd \memrd_mem
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_a
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA
    connect \EN 1'1
  end
end
