[submodule "examples/riscv-grid/verilog/verilog-axi"]
	path = deps/verilog-axi
	url = git@github.com:alexforencich/verilog-axi.git
[submodule "deps/umi"]
	path = examples/deps/umi
	url = git@github.com:zeroasiccorp/umi.git
[submodule "examples/deps/libsystemctlm-soc"]
	path = examples/deps/libsystemctlm-soc
	url = git@github.com:Xilinx/libsystemctlm-soc.git
