{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "AFP",
      "RPRES"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "pfrcpv mm0, mm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x0f 0x0f 0x86"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #1056]",
        "frecpe v2.2s, v2.2s",
        "str d2, [x28, #1040]",
        "mov w20, #0xffff",
        "strh w20, [x28, #1048]"
      ]
    },
    "pfrsqrtv mm0, mm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x0f 0x0f 0x87"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #1056]",
        "frsqrte v2.2s, v2.2s",
        "str d2, [x28, #1040]",
        "mov w20, #0xffff",
        "strh w20, [x28, #1048]"
      ]
    },
    "pfrcp mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x0f 0x0f 0x96"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #1056]",
        "frecpe s2, s2",
        "dup v2.2s, v2.s[0]",
        "str d2, [x28, #1040]",
        "mov w20, #0xffff",
        "strh w20, [x28, #1048]"
      ]
    },
    "pfrsqrt mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x0f 0x0f 0x97"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #1056]",
        "frsqrte s2, s2",
        "dup v2.2s, v2.s[0]",
        "str d2, [x28, #1040]",
        "mov w20, #0xffff",
        "strh w20, [x28, #1048]"
      ]
    }
  }
}
