{
  "module_name": "mac.h",
  "hash_id": "cb902206b43f3d7b54aecd6ad5bd4804d419c15c481c01f680f28a3d834bba76",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7615/mac.h",
  "human_readable_source": " \n \n\n#ifndef __MT7615_MAC_H\n#define __MT7615_MAC_H\n\n#define MT_CT_PARSE_LEN\t\t\t72\n#define MT_CT_DMA_BUF_NUM\t\t2\n\n#define MT_RXD0_LENGTH\t\t\tGENMASK(15, 0)\n#define MT_RXD0_PKT_FLAG                GENMASK(19, 16)\n#define MT_RXD0_PKT_TYPE\t\tGENMASK(31, 29)\n\n#define MT_RXD0_NORMAL_ETH_TYPE_OFS\tGENMASK(22, 16)\n#define MT_RXD0_NORMAL_IP_SUM\t\tBIT(23)\n#define MT_RXD0_NORMAL_UDP_TCP_SUM\tBIT(24)\n#define MT_RXD0_NORMAL_GROUP_1\t\tBIT(25)\n#define MT_RXD0_NORMAL_GROUP_2\t\tBIT(26)\n#define MT_RXD0_NORMAL_GROUP_3\t\tBIT(27)\n#define MT_RXD0_NORMAL_GROUP_4\t\tBIT(28)\n\n#define MT_RXD1_NORMAL_BSSID\t\tGENMASK(31, 26)\n#define MT_RXD1_NORMAL_PAYLOAD_FORMAT\tGENMASK(25, 24)\n#define MT_RXD1_FIRST_AMSDU_FRAME\tGENMASK(1, 0)\n#define MT_RXD1_MID_AMSDU_FRAME\t\tBIT(1)\n#define MT_RXD1_LAST_AMSDU_FRAME\tBIT(0)\n#define MT_RXD1_NORMAL_HDR_TRANS\tBIT(23)\n#define MT_RXD1_NORMAL_HDR_OFFSET\tBIT(22)\n#define MT_RXD1_NORMAL_MAC_HDR_LEN\tGENMASK(21, 16)\n#define MT_RXD1_NORMAL_CH_FREQ\t\tGENMASK(15, 8)\n#define MT_RXD1_NORMAL_KEY_ID\t\tGENMASK(7, 6)\n#define MT_RXD1_NORMAL_BEACON_UC\tBIT(5)\n#define MT_RXD1_NORMAL_BEACON_MC\tBIT(4)\n#define MT_RXD1_NORMAL_BF_REPORT\tBIT(3)\n#define MT_RXD1_NORMAL_ADDR_TYPE\tGENMASK(2, 1)\n#define MT_RXD1_NORMAL_BCAST\t\tGENMASK(2, 1)\n#define MT_RXD1_NORMAL_MCAST\t\tBIT(2)\n#define MT_RXD1_NORMAL_U2M\t\tBIT(1)\n#define MT_RXD1_NORMAL_HTC_VLD\t\tBIT(0)\n\n#define MT_RXD2_NORMAL_NON_AMPDU\tBIT(31)\n#define MT_RXD2_NORMAL_NON_AMPDU_SUB\tBIT(30)\n#define MT_RXD2_NORMAL_NDATA\t\tBIT(29)\n#define MT_RXD2_NORMAL_NULL_FRAME\tBIT(28)\n#define MT_RXD2_NORMAL_FRAG\t\tBIT(27)\n#define MT_RXD2_NORMAL_INT_FRAME\tBIT(26)\n#define MT_RXD2_NORMAL_HDR_TRANS_ERROR\tBIT(25)\n#define MT_RXD2_NORMAL_MAX_LEN_ERROR\tBIT(24)\n#define MT_RXD2_NORMAL_AMSDU_ERR\tBIT(23)\n#define MT_RXD2_NORMAL_LEN_MISMATCH\tBIT(22)\n#define MT_RXD2_NORMAL_TKIP_MIC_ERR\tBIT(21)\n#define MT_RXD2_NORMAL_ICV_ERR\t\tBIT(20)\n#define MT_RXD2_NORMAL_CLM\t\tBIT(19)\n#define MT_RXD2_NORMAL_CM\t\tBIT(18)\n#define MT_RXD2_NORMAL_FCS_ERR\t\tBIT(17)\n#define MT_RXD2_NORMAL_SW_BIT\t\tBIT(16)\n#define MT_RXD2_NORMAL_SEC_MODE\t\tGENMASK(15, 12)\n#define MT_RXD2_NORMAL_TID\t\tGENMASK(11, 8)\n#define MT_RXD2_NORMAL_WLAN_IDX\t\tGENMASK(7, 0)\n\n#define MT_RXD3_NORMAL_PF_STS\t\tGENMASK(31, 30)\n#define MT_RXD3_NORMAL_PF_MODE\t\tBIT(29)\n#define MT_RXD3_NORMAL_CLS_BITMAP\tGENMASK(28, 19)\n#define MT_RXD3_NORMAL_WOL\t\tGENMASK(18, 14)\n#define MT_RXD3_NORMAL_MAGIC_PKT\tBIT(13)\n#define MT_RXD3_NORMAL_OFLD\t\tGENMASK(12, 11)\n#define MT_RXD3_NORMAL_CLS\t\tBIT(10)\n#define MT_RXD3_NORMAL_PATTERN_DROP\tBIT(9)\n#define MT_RXD3_NORMAL_TSF_COMPARE_LOSS\tBIT(8)\n#define MT_RXD3_NORMAL_RXV_SEQ\t\tGENMASK(7, 0)\n\n#define MT_RXD4_FRAME_CONTROL\t\tGENMASK(15, 0)\n\n#define MT_RXD6_SEQ_CTRL\t\tGENMASK(15, 0)\n#define MT_RXD6_QOS_CTL\t\t\tGENMASK(31, 16)\n\n#define MT_RXD7_HT_CONTROL\t\tGENMASK(31, 0)\n\n#define MT_RXV1_ACID_DET_H\t\tBIT(31)\n#define MT_RXV1_ACID_DET_L\t\tBIT(30)\n#define MT_RXV1_VHTA2_B8_B3\t\tGENMASK(29, 24)\n#define MT_RXV1_NUM_RX\t\t\tGENMASK(23, 22)\n#define MT_RXV1_HT_NO_SOUND\t\tBIT(21)\n#define MT_RXV1_HT_SMOOTH\t\tBIT(20)\n#define MT_RXV1_HT_SHORT_GI\t\tBIT(19)\n#define MT_RXV1_HT_AGGR\t\t\tBIT(18)\n#define MT_RXV1_VHTA1_B22\t\tBIT(17)\n#define MT_RXV1_FRAME_MODE\t\tGENMASK(16, 15)\n#define MT_RXV1_TX_MODE\t\t\tGENMASK(14, 12)\n#define MT_RXV1_HT_EXT_LTF\t\tGENMASK(11, 10)\n#define MT_RXV1_HT_AD_CODE\t\tBIT(9)\n#define MT_RXV1_HT_STBC\t\t\tGENMASK(8, 7)\n#define MT_RXV1_TX_RATE\t\t\tGENMASK(6, 0)\n\n#define MT_RXV2_SEL_ANT\t\t\tBIT(31)\n#define MT_RXV2_VALID_BIT\t\tBIT(30)\n#define MT_RXV2_NSTS\t\t\tGENMASK(29, 27)\n#define MT_RXV2_GROUP_ID\t\tGENMASK(26, 21)\n#define MT_RXV2_LENGTH\t\t\tGENMASK(20, 0)\n\n#define MT_RXV3_WB_RSSI\t\t\tGENMASK(31, 24)\n#define MT_RXV3_IB_RSSI\t\t\tGENMASK(23, 16)\n\n#define MT_RXV4_RCPI3\t\t\tGENMASK(31, 24)\n#define MT_RXV4_RCPI2\t\t\tGENMASK(23, 16)\n#define MT_RXV4_RCPI1\t\t\tGENMASK(15, 8)\n#define MT_RXV4_RCPI0\t\t\tGENMASK(7, 0)\n\n#define MT_RXV5_FOE\t\t\tGENMASK(11, 0)\n\n#define MT_RXV6_NF3\t\t\tGENMASK(31, 24)\n#define MT_RXV6_NF2\t\t\tGENMASK(23, 16)\n#define MT_RXV6_NF1\t\t\tGENMASK(15, 8)\n#define MT_RXV6_NF0\t\t\tGENMASK(7, 0)\n\nenum tx_header_format {\n\tMT_HDR_FORMAT_802_3,\n\tMT_HDR_FORMAT_CMD,\n\tMT_HDR_FORMAT_802_11,\n\tMT_HDR_FORMAT_802_11_EXT,\n};\n\nenum tx_pkt_type {\n\tMT_TX_TYPE_CT,\n\tMT_TX_TYPE_SF,\n\tMT_TX_TYPE_CMD,\n\tMT_TX_TYPE_FW,\n};\n\nenum tx_port_idx {\n\tMT_TX_PORT_IDX_LMAC,\n\tMT_TX_PORT_IDX_MCU\n};\n\nenum tx_mcu_port_q_idx {\n\tMT_TX_MCU_PORT_RX_Q0 = 0,\n\tMT_TX_MCU_PORT_RX_Q1,\n\tMT_TX_MCU_PORT_RX_Q2,\n\tMT_TX_MCU_PORT_RX_Q3,\n\tMT_TX_MCU_PORT_RX_FWDL = 0x1e\n};\n\nenum tx_phy_bandwidth {\n\tMT_PHY_BW_20,\n\tMT_PHY_BW_40,\n\tMT_PHY_BW_80,\n\tMT_PHY_BW_160,\n};\n\n#define MT_CT_INFO_APPLY_TXD\t\tBIT(0)\n#define MT_CT_INFO_COPY_HOST_TXD_ALL\tBIT(1)\n#define MT_CT_INFO_MGMT_FRAME\t\tBIT(2)\n#define MT_CT_INFO_NONE_CIPHER_FRAME\tBIT(3)\n#define MT_CT_INFO_HSR2_TX\t\tBIT(4)\n\n#define MT_TXD0_P_IDX\t\t\tBIT(31)\n#define MT_TXD0_Q_IDX\t\t\tGENMASK(30, 26)\n#define MT_TXD0_UDP_TCP_SUM\t\tBIT(24)\n#define MT_TXD0_IP_SUM\t\t\tBIT(23)\n#define MT_TXD0_ETH_TYPE_OFFSET\t\tGENMASK(22, 16)\n#define MT_TXD0_TX_BYTES\t\tGENMASK(15, 0)\n\n#define MT_TXD1_OWN_MAC\t\t\tGENMASK(31, 26)\n#define MT_TXD1_PKT_FMT\t\t\tGENMASK(25, 24)\n#define MT_TXD1_TID\t\t\tGENMASK(23, 21)\n#define MT_TXD1_AMSDU\t\t\tBIT(20)\n#define MT_TXD1_UNXV\t\t\tBIT(19)\n#define MT_TXD1_HDR_PAD\t\t\tGENMASK(18, 17)\n#define MT_TXD1_TXD_LEN\t\t\tBIT(16)\n#define MT_TXD1_LONG_FORMAT\t\tBIT(15)\n#define MT_TXD1_HDR_FORMAT\t\tGENMASK(14, 13)\n#define MT_TXD1_HDR_INFO\t\tGENMASK(12, 8)\n#define MT_TXD1_WLAN_IDX\t\tGENMASK(7, 0)\n\n#define MT_TXD2_FIX_RATE\t\tBIT(31)\n#define MT_TXD2_TIMING_MEASURE\t\tBIT(30)\n#define MT_TXD2_BA_DISABLE\t\tBIT(29)\n#define MT_TXD2_POWER_OFFSET\t\tGENMASK(28, 24)\n#define MT_TXD2_MAX_TX_TIME\t\tGENMASK(23, 16)\n#define MT_TXD2_FRAG\t\t\tGENMASK(15, 14)\n#define MT_TXD2_HTC_VLD\t\t\tBIT(13)\n#define MT_TXD2_DURATION\t\tBIT(12)\n#define MT_TXD2_BIP\t\t\tBIT(11)\n#define MT_TXD2_MULTICAST\t\tBIT(10)\n#define MT_TXD2_RTS\t\t\tBIT(9)\n#define MT_TXD2_SOUNDING\t\tBIT(8)\n#define MT_TXD2_NDPA\t\t\tBIT(7)\n#define MT_TXD2_NDP\t\t\tBIT(6)\n#define MT_TXD2_FRAME_TYPE\t\tGENMASK(5, 4)\n#define MT_TXD2_SUB_TYPE\t\tGENMASK(3, 0)\n\n#define MT_TXD3_SN_VALID\t\tBIT(31)\n#define MT_TXD3_PN_VALID\t\tBIT(30)\n#define MT_TXD3_SEQ\t\t\tGENMASK(27, 16)\n#define MT_TXD3_REM_TX_COUNT\t\tGENMASK(15, 11)\n#define MT_TXD3_TX_COUNT\t\tGENMASK(10, 6)\n#define MT_TXD3_PROTECT_FRAME\t\tBIT(1)\n#define MT_TXD3_NO_ACK\t\t\tBIT(0)\n\n#define MT_TXD4_PN_LOW\t\t\tGENMASK(31, 0)\n\n#define MT_TXD5_PN_HIGH\t\t\tGENMASK(31, 16)\n#define MT_TXD5_SW_POWER_MGMT\t\tBIT(13)\n#define MT_TXD5_DA_SELECT\t\tBIT(11)\n#define MT_TXD5_TX_STATUS_HOST\t\tBIT(10)\n#define MT_TXD5_TX_STATUS_MCU\t\tBIT(9)\n#define MT_TXD5_TX_STATUS_FMT\t\tBIT(8)\n#define MT_TXD5_PID\t\t\tGENMASK(7, 0)\n\n#define MT_TXD6_FIXED_RATE\t\tBIT(31)\n#define MT_TXD6_SGI\t\t\tBIT(30)\n#define MT_TXD6_LDPC\t\t\tBIT(29)\n#define MT_TXD6_TX_BF\t\t\tBIT(28)\n#define MT_TXD6_TX_RATE\t\t\tGENMASK(27, 16)\n#define MT_TXD6_ANT_ID\t\t\tGENMASK(15, 4)\n#define MT_TXD6_DYN_BW\t\t\tBIT(3)\n#define MT_TXD6_FIXED_BW\t\tBIT(2)\n#define MT_TXD6_BW\t\t\tGENMASK(1, 0)\n\n \n#define MT_TXD7_HW_AMSDU_CAP\t\tBIT(30)\n#define MT_TXD7_TYPE\t\t\tGENMASK(21, 20)\n#define MT_TXD7_SUB_TYPE\t\tGENMASK(19, 16)\n#define MT_TXD7_SPE_IDX\t\t\tGENMASK(15, 11)\n#define MT_TXD7_SPE_IDX_SLE\t\tBIT(10)\n\n#define MT_TXD8_L_TYPE\t\t\tGENMASK(5, 4)\n#define MT_TXD8_L_SUB_TYPE\t\tGENMASK(3, 0)\n\n#define MT_TX_RATE_STBC\t\t\tBIT(11)\n#define MT_TX_RATE_NSS\t\t\tGENMASK(10, 9)\n#define MT_TX_RATE_MODE\t\t\tGENMASK(8, 6)\n#define MT_TX_RATE_IDX\t\t\tGENMASK(5, 0)\n\n#define MT_TX_FREE_MSDU_ID_CNT\t\tGENMASK(6, 0)\n\n#define MT_TXS0_PID\t\t\tGENMASK(31, 24)\n#define MT_TXS0_BA_ERROR\t\tBIT(22)\n#define MT_TXS0_PS_FLAG\t\t\tBIT(21)\n#define MT_TXS0_TXOP_TIMEOUT\t\tBIT(20)\n#define MT_TXS0_BIP_ERROR\t\tBIT(19)\n\n#define MT_TXS0_QUEUE_TIMEOUT\t\tBIT(18)\n#define MT_TXS0_RTS_TIMEOUT\t\tBIT(17)\n#define MT_TXS0_ACK_TIMEOUT\t\tBIT(16)\n#define MT_TXS0_ACK_ERROR_MASK\t\tGENMASK(18, 16)\n\n#define MT_TXS0_TX_STATUS_HOST\t\tBIT(15)\n#define MT_TXS0_TX_STATUS_MCU\t\tBIT(14)\n#define MT_TXS0_TXS_FORMAT\t\tBIT(13)\n#define MT_TXS0_FIXED_RATE\t\tBIT(12)\n#define MT_TXS0_TX_RATE\t\t\tGENMASK(11, 0)\n\n#define MT_TXS1_ANT_ID\t\t\tGENMASK(31, 20)\n#define MT_TXS1_RESP_RATE\t\tGENMASK(19, 16)\n#define MT_TXS1_BW\t\t\tGENMASK(15, 14)\n#define MT_TXS1_I_TXBF\t\t\tBIT(13)\n#define MT_TXS1_E_TXBF\t\t\tBIT(12)\n#define MT_TXS1_TID\t\t\tGENMASK(11, 9)\n#define MT_TXS1_AMPDU\t\t\tBIT(8)\n#define MT_TXS1_ACKED_MPDU\t\tBIT(7)\n#define MT_TXS1_TX_POWER_DBM\t\tGENMASK(6, 0)\n\n#define MT_TXS2_WCID\t\t\tGENMASK(31, 24)\n#define MT_TXS2_RXV_SEQNO\t\tGENMASK(23, 16)\n#define MT_TXS2_TX_DELAY\t\tGENMASK(15, 0)\n\n#define MT_TXS3_LAST_TX_RATE\t\tGENMASK(31, 29)\n#define MT_TXS3_TX_COUNT\t\tGENMASK(28, 24)\n#define MT_TXS3_F1_TSSI1\t\tGENMASK(23, 12)\n#define MT_TXS3_F1_TSSI0\t\tGENMASK(11, 0)\n#define MT_TXS3_F0_SEQNO\t\tGENMASK(11, 0)\n\n#define MT_TXS4_F0_TIMESTAMP\t\tGENMASK(31, 0)\n#define MT_TXS4_F1_TSSI3\t\tGENMASK(23, 12)\n#define MT_TXS4_F1_TSSI2\t\tGENMASK(11, 0)\n\n#define MT_TXS5_F0_FRONT_TIME\t\tGENMASK(24, 0)\n#define MT_TXS5_F1_NOISE_2\t\tGENMASK(23, 16)\n#define MT_TXS5_F1_NOISE_1\t\tGENMASK(15, 8)\n#define MT_TXS5_F1_NOISE_0\t\tGENMASK(7, 0)\n\n#define MT_TXS6_F1_RCPI_3\t\tGENMASK(31, 24)\n#define MT_TXS6_F1_RCPI_2\t\tGENMASK(23, 16)\n#define MT_TXS6_F1_RCPI_1\t\tGENMASK(15, 8)\n#define MT_TXS6_F1_RCPI_0\t\tGENMASK(7, 0)\n\nstruct mt7615_dfs_pulse {\n\tu32 max_width;\t\t \n\tint max_pwr;\t\t \n\tint min_pwr;\t\t \n\tu32 min_stgr_pri;\t \n\tu32 max_stgr_pri;\t \n\tu32 min_cr_pri;\t\t \n\tu32 max_cr_pri;\t\t \n};\n\nstruct mt7615_dfs_pattern {\n\tu8 enb;\n\tu8 stgr;\n\tu8 min_crpn;\n\tu8 max_crpn;\n\tu8 min_crpr;\n\tu8 min_pw;\n\tu8 max_pw;\n\tu32 min_pri;\n\tu32 max_pri;\n\tu8 min_crbn;\n\tu8 max_crbn;\n\tu8 min_stgpn;\n\tu8 max_stgpn;\n\tu8 min_stgpr;\n};\n\nstruct mt7615_dfs_radar_spec {\n\tstruct mt7615_dfs_pulse pulse_th;\n\tstruct mt7615_dfs_pattern radar_pattern[16];\n};\n\nstatic inline u32 mt7615_mac_wtbl_addr(struct mt7615_dev *dev, int wcid)\n{\n\treturn MT_WTBL_BASE(dev) + wcid * MT_WTBL_ENTRY_SIZE;\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}