
---------- Begin Simulation Statistics ----------
final_tick                                12966380000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    879                       # Simulator instruction rate (inst/s)
host_mem_usage                                7703284                       # Number of bytes of host memory used
host_op_rate                                      899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9201.57                       # Real time elapsed on the host
host_tick_rate                                1024009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8085992                       # Number of instructions simulated
sim_ops                                       8271169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009422                       # Number of seconds simulated
sim_ticks                                  9422487500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.315070                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377672                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               388092                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                491                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2910                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            386776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3607                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4149                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              542                       # Number of indirect misses.
system.cpu.branchPred.lookups                  415733                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10032                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          519                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2547738                       # Number of instructions committed
system.cpu.committedOps                       2584348                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.123970                       # CPI: cycles per instruction
system.cpu.discardedOps                          8336                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1393704                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             67162                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           724748                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2280988                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320106                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      456                       # number of quiesce instructions executed
system.cpu.numCycles                          7959057                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       456                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1765608     68.32%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                    752      0.03%     68.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75657      2.93%     71.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                742331     28.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2584348                       # Class of committed instruction
system.cpu.quiesceCycles                      7116923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5678069                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        688664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221640                       # Transaction distribution
system.membus.trans_dist::ReadResp             221906                       # Transaction distribution
system.membus.trans_dist::WriteReq             126888                       # Transaction distribution
system.membus.trans_dist::WriteResp            126888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          109                       # Transaction distribution
system.membus.trans_dist::WriteClean               61                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               81                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            81                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344064                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        344064                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       688640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       697601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1386118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        20224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        34928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22066864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1037201                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003928                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1037185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1037201                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1735216830                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9034500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              352546                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1759500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5840230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1358475130                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             926500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       445920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       445920                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1383360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22030128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2345997875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1860069785                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1183200000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       424860                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       424860    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       424860                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    978728625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1228800000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22020096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14155776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     22020096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3784704                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2408448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1502339589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    834633105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2336972694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    834633105                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1502339589                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2336972694                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2336972694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2336972694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4673945389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          185                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1256568                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108676                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1365245                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1256568                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1256568                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1256568                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108676                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1365245                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14165120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7875200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       221184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123050                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1502339589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            991670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1503331259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1154684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    834633105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            835787790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1154684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2336972694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           991670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2339119049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    343169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174176250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          124                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          124                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              396967                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123050                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221330                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    896                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7108015360                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1102170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12894407860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32245.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58495.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       188                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   205673                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221330                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123050                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    951.315275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   888.754987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.432431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          409      1.77%      1.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          411      1.78%      3.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          464      2.01%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          287      1.24%      6.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          319      1.38%      8.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          322      1.39%      9.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          475      2.06%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          353      1.53%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20070     86.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1777.838710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    502.203541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              3      2.42%      2.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           10      8.06%     10.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           16     12.90%     23.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           46     37.10%     60.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           49     39.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           124                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     992.459677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    900.305940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    178.555742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      3.23%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           30     24.19%     27.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           90     72.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           124                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14107776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7876160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14165120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7875200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1497.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       835.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1503.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    835.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9422501875                       # Total gap between requests
system.mem_ctrls.avgGap                      27360.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14098496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1496260515.070993661880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 984877.931650214479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1365244.581115124747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 834524428.926013469696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       221184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          170                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12886976590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7431270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5440954875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 165295559875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58263.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50899.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32005616.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1345178.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4960920445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    509880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3954967555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 912                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9754947.368421                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2452648.253878                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          456    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5794500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11972000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8518124000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4448256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1299938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1299938                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1299938                       # number of overall hits
system.cpu.icache.overall_hits::total         1299938                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          185                       # number of overall misses
system.cpu.icache.overall_misses::total           185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8036250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8036250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8036250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8036250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1300123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1300123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1300123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1300123                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.189189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.189189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.189189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.189189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7742250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7742250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7742250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7742250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        41850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        41850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        41850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        41850                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1299938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1299938                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8036250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8036250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1300123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1300123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.189189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.189189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7742250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7742250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        41850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        41850                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           330.232940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.842105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   330.232940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.644986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.644986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2600431                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2600431                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125273                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125273                       # number of overall hits
system.cpu.dcache.overall_hits::total          125273                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          236                       # number of overall misses
system.cpu.dcache.overall_misses::total           236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19100125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19100125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19100125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19100125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125509                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125509                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125509                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125509                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001880                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001880                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80932.733051                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80932.733051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80932.733051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80932.733051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.dcache.writebacks::total               109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           74                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12890500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12890500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9916375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9916375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001291                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001291                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79570.987654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79570.987654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79570.987654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79570.987654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.410170                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.410170                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    160                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6585375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6585375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        77475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        77475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6293375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6293375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9916375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9916375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77695.987654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77695.987654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21746.436404                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21746.436404                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12514750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12514750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82879.139073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82879.139073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6597125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6597125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81445.987654                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81445.987654                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3600137500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3600137500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10463.569278                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10463.569278                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44738                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44738                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       299326                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       299326                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3458949330                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3458949330                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11555.793115                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11555.793115                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.832332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.095023                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.832332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3254710                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3254710                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12966380000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12966530625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    879                       # Simulator instruction rate (inst/s)
host_mem_usage                                7703284                       # Number of bytes of host memory used
host_op_rate                                      899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9201.64                       # Real time elapsed on the host
host_tick_rate                                1024017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8086001                       # Number of instructions simulated
sim_ops                                       8271184                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009423                       # Number of seconds simulated
sim_ticks                                  9422638125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.313572                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377673                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               388099                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                492                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2912                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            386776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3607                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4149                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              542                       # Number of indirect misses.
system.cpu.branchPred.lookups                  415742                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10034                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          519                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2547747                       # Number of instructions committed
system.cpu.committedOps                       2584363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.124054                       # CPI: cycles per instruction
system.cpu.discardedOps                          8343                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1393725                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             67162                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           724749                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2281181                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320097                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      456                       # number of quiesce instructions executed
system.cpu.numCycles                          7959298                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       456                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1765616     68.32%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                    752      0.03%     68.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75663      2.93%     71.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                742331     28.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2584363                       # Class of committed instruction
system.cpu.quiesceCycles                      7116923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5678117                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        688668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221640                       # Transaction distribution
system.membus.trans_dist::ReadResp             221908                       # Transaction distribution
system.membus.trans_dist::WriteReq             126888                       # Transaction distribution
system.membus.trans_dist::WriteResp            126888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          111                       # Transaction distribution
system.membus.trans_dist::WriteClean               61                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               81                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            83                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344064                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        344064                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       688646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       697607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       688128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1386124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        20480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        35184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22067120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1037203                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003928                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1037187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1037203                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1735231455                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9034500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              352546                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1759500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5851730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1358475130                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             926500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       445920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       445920                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1376256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1383360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22030128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2345997875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1860069785                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1183200000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       688128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       424860                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       424860    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       424860                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    978728625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1228800000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22020096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14155776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     22020096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3784704                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2408448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1502315574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    834619763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2336935337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    834619763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1502315574                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2336935337                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2336935337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2336935337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4673870674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          185                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1256548                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108674                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1365223                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1256548                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1256548                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1256548                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108674                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1365223                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14165248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7875328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       221184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1502315574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1005239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1503320812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1168250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    834619763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            835788013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1168250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2336935337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1005239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2339108826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    343169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174176250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          124                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          124                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              396973                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123052                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    896                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7108015360                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1102180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12894460360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32245.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58495.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       188                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   205675                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    951.315275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   888.754987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.432431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          409      1.77%      1.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          411      1.78%      3.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          464      2.01%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          287      1.24%      6.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          319      1.38%      8.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          322      1.39%      9.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          475      2.06%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          353      1.53%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20070     86.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1777.838710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    502.203541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              3      2.42%      2.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           10      8.06%     10.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           16     12.90%     23.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           46     37.10%     60.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           49     39.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           124                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     992.459677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    900.305940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    178.555742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      3.23%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           30     24.19%     27.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           90     72.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           124                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14107904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7876160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14165248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7875328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1497.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       835.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1503.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    835.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9422828750                       # Total gap between requests
system.mem_ctrls.avgGap                      27361.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14098496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1496236596.690908193588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 998446.493985462235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1365222.757082162658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 834511088.687277793884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       221184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12886976590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7483770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5440954875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 165295559875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58263.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50566.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31633458.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1345178.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4960920445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    509880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3955118180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 912                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9754947.368421                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2452648.253878                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          456    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5794500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11972000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8518274625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4448256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1299950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1299950                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1299950                       # number of overall hits
system.cpu.icache.overall_hits::total         1299950                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          185                       # number of overall misses
system.cpu.icache.overall_misses::total           185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8036250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8036250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8036250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8036250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1300135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1300135                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1300135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1300135                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.189189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.189189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.189189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.189189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7742250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7742250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7742250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7742250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        41850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        41850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        41850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        41850                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1299950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1299950                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8036250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8036250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1300135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1300135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.189189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.189189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7742250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7742250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        41850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        41850                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           330.232969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2877750                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8198.717949                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   330.232969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.644986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.644986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2600455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2600455                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125277                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125277                       # number of overall hits
system.cpu.dcache.overall_hits::total          125277                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          238                       # number of overall misses
system.cpu.dcache.overall_misses::total           238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19220750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19220750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19220750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19220750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125515                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125515                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125515                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125515                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001896                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001896                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001896                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80759.453782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80759.453782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80759.453782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80759.453782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          111                       # number of writebacks
system.cpu.dcache.writebacks::total               111                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           74                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13008375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13008375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13008375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13008375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9916375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9916375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79319.359756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79319.359756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79319.359756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79319.359756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.410170                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.410170                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    162                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77080.459770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77080.459770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6411250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6411250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9916375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9916375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77243.975904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77243.975904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21746.436404                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21746.436404                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12514750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12514750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82879.139073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82879.139073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6597125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6597125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81445.987654                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81445.987654                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344064                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3600137500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3600137500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10463.569278                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10463.569278                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44738                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44738                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       299326                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       299326                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3458949330                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3458949330                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11555.793115                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11555.793115                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.831503                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              129893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            192.149408                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.831503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3254736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3254736                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12966530625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
