
---------- Begin Simulation Statistics ----------
final_tick                               560742011789500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878976                       # Number of bytes of host memory used
host_op_rate                                    93701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.88                       # Real time elapsed on the host
host_tick_rate                               33284132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007984                       # Number of seconds simulated
sim_ticks                                  7984339500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35099                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40185                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28164                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35099                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6935                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45669                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1554607                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468776                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15872277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.416138                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.645910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11201268     70.57%     70.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       676198      4.26%     74.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       823644      5.19%     80.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262705      1.66%     81.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563642      3.55%     85.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       262484      1.65%     86.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332217      2.09%     88.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195512      1.23%     90.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1554607      9.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15872277                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.596866                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.596866                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12070833                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108040                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           751697                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2493451                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6065                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        611465                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786245                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367953                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45669                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1083998                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14819360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472906                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12130                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002860                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108428                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33275                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.655841                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15933853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.462549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.947204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12458128     78.19%     78.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103260      0.65%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212908      1.34%     80.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171972      1.08%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176215      1.11%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141067      0.89%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           220202      1.38%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73169      0.46%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376932     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15933853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989645                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173430                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36995                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.447855                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10302883                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367953                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          339810                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789842                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418822                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042150                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7934930                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4638                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23120298                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3932738                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6065                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3941771                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        26954                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       562500                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138689                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167215                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          245                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28924760                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921023                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606210                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17534468                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.435376                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964064                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21278727                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345004                       # number of integer regfile writes
system.switch_cpus.ipc                       0.626227                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.626227                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237283     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47760      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476943     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002399     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760218      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94644      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7176313     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273452      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23124942                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22505690                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44071244                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445075                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671176                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1041391                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045033                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             399      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123384     11.85%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261674     25.13%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88842      8.53%     45.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11680      1.12%     46.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       497594     47.78%     94.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57818      5.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1619492                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19154309                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1935986                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038305                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23124942                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          431                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       269753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15933853                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.451309                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.392963                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10557298     66.26%     66.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       686734      4.31%     70.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       696353      4.37%     74.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       642616      4.03%     78.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       889877      5.58%     84.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       700272      4.39%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       775022      4.86%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478794      3.00%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       506887      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15933853                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.448146                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1083998                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23149                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95761                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10610602                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15968658                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4335879                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         266079                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1030299                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2903210                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10706                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67936621                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064148                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905775                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2817437                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4618283                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6065                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7743831                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514797                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040480                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167207                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3781177                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37197217                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953856                       # The number of ROB writes
system.switch_cpus.timesIdled                     355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          883                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222743                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            883                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68666                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29263                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62118                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27123                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68666                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       282959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       282959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 282959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8003328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8003328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8003328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95789                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320729000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          530196000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7984339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9462976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9495808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92222                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1872832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           204246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004323                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065609                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 203363     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    883      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             204246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147717000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167436000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           39                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        16196                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16235                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           39                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        16196                       # number of overall hits
system.l2.overall_hits::total                   16235                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          356                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95428                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95789                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          356                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95428                       # number of overall misses
system.l2.overall_misses::total                 95789                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9696765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9724732000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27967000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9696765000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9724732000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112024                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112024                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.901266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.854906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855076                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.901266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.854906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855076                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78558.988764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101613.415350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101522.429507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78558.988764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101613.415350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101522.429507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29263                       # number of writebacks
system.l2.writebacks::total                     29263                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        95428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        95428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95784                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24407000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8742485000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8766892000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24407000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8742485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8766892000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.901266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.854906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.901266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.854906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855031                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68558.988764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91613.415350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91527.729057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68558.988764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91613.415350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91527.729057                       # average overall mshr miss latency
system.l2.replacements                          92222                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36232                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36232                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           42                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            42                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3783                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        27121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27123                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2665794500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2665794500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.877589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98292.633015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98285.385098                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2394584500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2394584500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.877589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.877532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88292.633015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88292.633015                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.901266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.901763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78558.988764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78120.111732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24407000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24407000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.901266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68558.988764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68558.988764                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7030970500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7030970500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.846222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.846223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102931.917666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102930.410786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6347900500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6347900500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.846222                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92931.917666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92931.917666                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4007.314924                       # Cycle average of tags in use
system.l2.tags.total_refs                      214440                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92222                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.325259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.285049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.057950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.157783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.093952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3970.720190                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978348                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1878262                       # Number of tag accesses
system.l2.tags.data_accesses                  1878262                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6130496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1872832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1872832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2853586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    764921381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             767815046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2853586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2869617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234563172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234563172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234563172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2853586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    764921381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1002378218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     95426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000111645750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              194845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27531                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95784                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29263                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1981                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3002548250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  478910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4798460750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31347.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50097.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95784                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.858986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.357547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.350785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78473     86.18%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7393      8.12%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3546      3.89%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          983      1.08%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          347      0.38%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          137      0.15%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           94      0.10%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.548148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.827213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.503153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1744     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      0.57%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.655840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.624711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.041917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1225     69.80%     69.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.71%     71.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              391     22.28%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      5.53%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6130048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1870784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6130176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1872832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       767.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    767.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7984078500                       # Total gap between requests
system.mem_ctrls.avgGap                      63848.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6107264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1870784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2853586.073087197728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 764905350.029266715050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234306669.950595170259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        95428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9769500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4788691250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191167360750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27442.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50181.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6532732.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            331752960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            176308110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           355472040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           80200080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3583816290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         48008640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5205564120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.971791                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     96223750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7621605250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            318472560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            169245615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           328411440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72385740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3578826510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         52209120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5149556985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.957167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    107285250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7610543750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7984329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083595                       # number of overall hits
system.cpu.icache.overall_hits::total         1083606                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29829500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29829500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29829500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29829500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1083998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084011                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1083998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084011                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74018.610422                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73653.086420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74018.610422                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73653.086420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28981000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28981000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28981000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28981000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73369.620253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73369.620253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73369.620253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73369.620253                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083606                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29829500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29829500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1083998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74018.610422                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73653.086420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28981000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28981000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73369.620253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73369.620253                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44765                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.905172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168419                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168419                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9294848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9294851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9308993                       # number of overall hits
system.cpu.dcache.overall_hits::total         9308996                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163079                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166307                       # number of overall misses
system.cpu.dcache.overall_misses::total        166310                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14203028703                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14203028703                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14203028703                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14203028703                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9457924                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9457930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9475300                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9475306                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017242                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017243                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017552                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87094.536921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87092.934731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85402.470750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85400.930209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1844411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27409                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.292167                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36232                       # number of writebacks
system.cpu.dcache.writebacks::total             36232                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111624                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9925875703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9925875703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10039566703                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10039566703                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89953.108007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89953.108007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89940.932980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89940.932980                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110603                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7074198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7074199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11418228500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11418228500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7206344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7206346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018337                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86406.160610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86405.506746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7172573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7172573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90288.050251                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90288.050251                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2784800203                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2784800203                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 90035.570740                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90029.749224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2753302703                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2753302703                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89092.114386                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89092.114386                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14145                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14145                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3231                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3231                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.185946                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.185946                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    113691000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113691000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88890.539484                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88890.539484                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560742011789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7755767                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.122574                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19062239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19062239                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560766562576500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57657                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898600                       # Number of bytes of host memory used
host_op_rate                                   129450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   693.76                       # Real time elapsed on the host
host_tick_rate                               35388156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024551                       # Number of seconds simulated
sim_ticks                                 24550787000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       296008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        592216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       194739                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7541                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       227255                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       125952                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       194739                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        68787                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          269200                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28108                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4001                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112729                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1271552                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7770                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4651737                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1715767                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48768752                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.380583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.619557                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34718952     71.19%     71.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2068092      4.24%     75.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2485705      5.10%     80.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       809208      1.66%     82.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1681562      3.45%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       779655      1.60%     87.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       993136      2.04%     89.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       580705      1.19%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4651737      9.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48768752                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.636719                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.636719                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37309506                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69633122                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2300574                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7518497                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24898                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1842920                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23264454                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4728                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113007                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1858                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              269200                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3288154                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45590003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31680565                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1542                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           49796                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005483                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3379577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154060                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.645205                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48996395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.434944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.925122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38502565     78.58%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           315371      0.64%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           636651      1.30%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           520463      1.06%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           541750      1.11%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           430816      0.88%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           662165      1.35%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           229948      0.47%     85.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7156666     14.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48996395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106676296                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56836878                       # number of floating regfile writes
system.switch_cpus.idleCycles                  105179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10004                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           211969                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.415258                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30814387                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113007                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1042638                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23285692                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7280914                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69352057                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23701380                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        25781                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69491414                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12023441                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24898                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12051074                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82357                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1671961                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          771                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       476659                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       549804                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          771                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86817453                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68887372                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606274                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52635192                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.402956                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69028592                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64511063                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4729460                       # number of integer regfile writes
system.switch_cpus.ipc                       0.610978                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.610978                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137178      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10272742     14.78%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1976      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8733      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          782      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       151977      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4958      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5124      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           65      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216497     23.33%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860255     17.06%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2418228      3.48%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       319933      0.46%     59.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21290420     30.63%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794349      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69517192                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66766072                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130745882                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630062                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64363299                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3101935                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044621                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14422      0.46%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            670      0.02%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       365042     11.77%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       773369     24.93%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         262270      8.46%     45.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37847      1.22%     46.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1472299     47.46%     94.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175653      5.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5715877                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     60391230                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5257310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7012293                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69339548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69517192                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2022776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4395                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1112139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48996395                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.418823                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.373247                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32793501     66.93%     66.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2077803      4.24%     71.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2121653      4.33%     75.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1948433      3.98%     79.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2669574      5.45%     84.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2100407      4.29%     89.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2337903      4.77%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1433933      2.93%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1513188      3.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48996395                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.415783                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3288411                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   325                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66598                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       303795                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23285692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7280914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31937614                       # number of misc regfile reads
system.switch_cpus.numCycles                 49101574                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13262493                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         745707                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3140690                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8936206                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         29040                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204265109                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69467872                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63152668                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8493141                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14469435                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24898                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24075036                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1927642                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106840665                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64429429                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          137                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           11                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11384225                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           11                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112945758                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138318032                       # The number of ROB writes
system.switch_cpus.timesIdled                    1212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2714                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678654                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2714                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24550787000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             210504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94587                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201421                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85704                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        210504                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       888424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       888424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 888424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25010880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25010880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25010880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            296208                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  296208    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              296208                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1021384500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1641496000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24550787000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24550787000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24550787000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24550787000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       204790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          430965                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96839                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96839                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2239                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240364                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       271872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28633984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28905856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          298552                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6053568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           637994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 635279     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2715      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             637994                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          451539000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505804500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3359498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24550787000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          985                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        42249                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43234                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          985                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        42249                       # number of overall hits
system.l2.overall_hits::total                   43234                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1254                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       294954                       # number of demand (read+write) misses
system.l2.demand_misses::total                 296208                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1254                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       294954                       # number of overall misses
system.l2.overall_misses::total                296208                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    103085500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30014911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30117996500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    103085500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30014911000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30117996500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339442                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339442                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.560071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.874708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872632                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.560071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.874708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872632                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82205.342903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101761.328885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101678.538392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82205.342903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101761.328885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101678.538392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94587                       # number of writebacks
system.l2.writebacks::total                     94587                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       294954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            296208                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       294954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           296208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     90545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27065371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27155916500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     90545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27065371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27155916500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.560071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.874708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.560071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.874708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.872632                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72205.342903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91761.328885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91678.538392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72205.342903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91761.328885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91678.538392                       # average overall mshr miss latency
system.l2.replacements                         298552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       110203                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           110203                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       110203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       110203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2008                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2008                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2008                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2008                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          170                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           170                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11135                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        85704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8499920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8499920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.885015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99177.634649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99177.634649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        85704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7642880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7642880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.885015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89177.634649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89177.634649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    103085500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103085500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.560071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.560071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82205.342903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82205.342903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     90545500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90545500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.560071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.560071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72205.342903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72205.342903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       209250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          209250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21514991000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21514991000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.870555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.870555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102819.550777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102819.550777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       209250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       209250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19422491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19422491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.870555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92819.550777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92819.550777                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24550787000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      686744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    302648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.269118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.177719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.717934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4057.104348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5727776                       # Number of tag accesses
system.l2.tags.data_accesses                  5727776                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24550787000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        80256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18877056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18957312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6053568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6053568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       294954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              296208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94587                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94587                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3268979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    768898203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             772167181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3268979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3268979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      246573277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246573277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      246573277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3268979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    768898203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1018740458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    294830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000123268500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89004                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      296208                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94587                       # Number of write requests accepted
system.mem_ctrls.readBursts                    296208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94587                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    124                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9337027000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1480420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14888602000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31535.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50285.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37737                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70052                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                296208                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94587                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   65076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       282879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.386738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.653922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.754817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       242922     85.87%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23083      8.16%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11894      4.20%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2953      1.04%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1015      0.36%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          505      0.18%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          240      0.08%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          136      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          131      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       282879                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.330859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.511199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.734671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            32      0.57%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           345      6.10%      6.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1090     19.26%     26.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1182     20.89%     46.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           997     17.62%     64.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           785     13.87%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           493      8.71%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           317      5.60%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           156      2.76%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            81      1.43%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           70      1.24%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           41      0.72%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           17      0.30%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           17      0.30%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            5      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           10      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.717391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.682928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.098242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3839     67.85%     67.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.79%     69.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1265     22.36%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              391      6.91%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.97%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18949376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6053568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18957312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6053568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       771.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       246.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    772.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24550677000                       # Total gap between requests
system.mem_ctrls.avgGap                      62822.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        80256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18869120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6053568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3268978.709317953791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 768574954.440360665321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 246573276.856664508581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       294954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94587                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     38911000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14849691000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 596330973250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31029.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50345.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6304576.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1033793460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            549466665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1094369220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          256933620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1937959920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11017904490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        149267040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16039694415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.327098                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    299016250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    819780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23431990750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            985984020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            524059140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1019670540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          236810520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1937959920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11013070890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        153337440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15870892470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.451475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    311183000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    819780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23419824000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32535116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369247                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369247                       # number of overall hits
system.cpu.icache.overall_hits::total         4369258                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2904                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2906                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2904                       # number of overall misses
system.cpu.icache.overall_misses::total          2906                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    160007499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160007499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    160007499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160007499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372164                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55099.001033                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55061.080179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55099.001033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55061.080179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          443                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2125                       # number of writebacks
system.cpu.icache.writebacks::total              2125                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          270                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2634                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2634                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2634                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2634                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    145835999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145835999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    145835999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145835999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55366.742217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55366.742217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55366.742217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55366.742217                       # average overall mshr miss latency
system.cpu.icache.replacements                   2125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369247                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369258                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2904                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2906                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    160007499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160007499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55099.001033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55061.080179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    145835999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145835999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55366.742217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55366.742217                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371894                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2636                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1658.533384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746964                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37072262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37072265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37133084                       # number of overall hits
system.cpu.dcache.overall_hits::total        37133087                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       652880                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652883                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       665584                       # number of overall misses
system.cpu.dcache.overall_misses::total        665587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  57983324507                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57983324507                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  57983324507                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57983324507                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37725142                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37725148                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37798668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37798674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88811.610873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88811.202784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87116.463898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87116.071238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7535405                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            111482                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.593020                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146435                       # number of writebacks
system.cpu.dcache.writebacks::total            146435                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       209493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       209493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       209493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       209493                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448827                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40539899507                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40539899507                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41019296007                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41019296007                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011753                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91432.314224                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91432.314224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91392.220181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91392.220181                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447806                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28217397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28217398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       525028                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        525029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46334000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46334000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28742425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28742427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88250.531400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88250.363313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       209384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       209384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29020919000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29020919000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91941.931416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91941.931416                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11649324507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11649324507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91115.700239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91114.274931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11518980507                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11518980507                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90173.085860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90173.085860                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60822                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60822                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12704                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12704                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.172782                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.172782                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    479396500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    479396500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88124.356618                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88124.356618                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560766562576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.059292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37581917                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.733077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.059290                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          527                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76046178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76046178                       # Number of data accesses

---------- End Simulation Statistics   ----------
