// Seed: 4285949152
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input wand id_9,
    output wor id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13
);
  logic id_15;
  assign module_1.id_11 = 0;
  wire id_16;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output wand id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    input tri id_11,
    output tri0 id_12,
    output uwire id_13,
    input wor id_14,
    input tri1 id_15,
    input tri id_16,
    input uwire id_17,
    input tri id_18,
    input supply1 id_19,
    input wor id_20,
    input wire id_21,
    input wire id_22,
    input wire id_23,
    input supply1 id_24,
    input tri0 id_25,
    input tri1 id_26,
    output tri id_27,
    input wire id_28,
    input wire id_29,
    output tri1 id_30,
    input tri id_31
);
  nor primCall (
      id_7,
      id_18,
      id_11,
      id_20,
      id_16,
      id_1,
      id_2,
      id_17,
      id_6,
      id_15,
      id_31,
      id_25,
      id_23,
      id_4,
      id_22,
      id_29,
      id_26,
      id_21,
      id_0,
      id_24,
      id_9,
      id_14,
      id_19,
      id_28
  );
  module_0 modCall_1 (
      id_12,
      id_23,
      id_27,
      id_10,
      id_7,
      id_5,
      id_20,
      id_13,
      id_14,
      id_0,
      id_10,
      id_25,
      id_25,
      id_5
  );
  assign id_30 = id_21 == -1;
endmodule
