{"vcs1":{"timestamp_begin":1739956435.115700057, "rt":3.57, "ut":3.37, "st":0.15}}
{"vcselab":{"timestamp_begin":1739956438.772589530, "rt":0.26, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739956439.090792046, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739956434.819822659}
{"VCS_COMP_START_TIME": 1739956434.819822659}
{"VCS_COMP_END_TIME": 1739956439.399925963}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287888}}
{"vcselab": {"peak_mem": 150348}}
