<?xml version="1.0" encoding="UTF-8"?>
<graph id="11" description ="schema" name="EasyPross Module" height="448" width="500" pos_x="0" pos_y="0">

    <wire id="1" type="1" size="1" desc="control writre">
        <io>0</io>
    </wire>
    <wire id="2" type="1" size="1" desc="control read">
        <io>1</io>
    </wire>
    <wire id="3" type="1" size="8" desc="data in op1">
        <io>1</io>
        <io>1</io>
        <io>1</io>
        <io>1</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
    </wire>
    <wire id="4" type="1" size="8" desc="data out op1">
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
    </wire>
    <wire id="11" type="1" size="8" desc="data out op2">
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
        <io>0</io>
    </wire>
    <wire id="13" type="1" size="3" desc="addresse op1">
        <io>0</io>
        <io>0</io>
        <io>0</io>
    </wire>
    <wire id="15" type="1" size="3" desc="addresse op2">
        <io>0</io>
        <io>1</io>
        <io>0</io>
    </wire>

    <probe id="6" type="2" desc="control write probe">
        <wire id="1" />
    </probe>
    <probe id="7" type="2" desc="control read probe">
        <wire id="2" />
    </probe>
    <probe id="8" type="2" desc="data in op1 probe">
        <wire id="3" />
    </probe>
    <probe id="9" type="3" desc="data out op1 probe end">
        <wire id="4" />
    </probe>
    <probe id="12" type="3" desc="data out op1 probe end">
        <wire id="11" />
    </probe>
    <probe id="14" type="2" desc="addresse op1 probe start">
        <wire id="13" />
    </probe>
    <probe id="16" type="2" desc="addresse op2 probe start">
        <wire id="15" />
    </probe>

    

    <node id="10" type="4" name="data memory" description="DM" path="/home/rick/Documents/code/PPE/EasyPross_new/" file_name="data.txt" memory_block_size="8" memory_number_block="8"
    height="76" width="152" pos_x="438" pos_y="284">
        <wire_in id="1" name="write commane" description="register"
        height="10" width="279" pos_x="159" pos_y="335"/>
        <wire_in id="2" name="read command" description="register"
        height="10" width="279" pos_x="159" pos_y="318"/>
        <wire_in id="13" name="address op1" description="register"
        height="10" width="279" pos_x="159" pos_y="305"/>
        <wire_in id="15" name="address op2" description="register"
        height="10" width="264" pos_x="174" pos_y="288"/>
        <wire_in id="3" name="in data" description="register"
        height="10" width="249" pos_x="189" pos_y="349"/>
        <wire_out id="4" name="out data op1" description="register"
        height="10" width="207" pos_x="591" pos_y="296"/>
        <wire_out id="11" name="out data op2" description="register"
        height="10" width="207" pos_x="591" pos_y="341"/>
    </node>
</graph>