// Seed: 1479297993
module module_0 (
    output wor id_0,
    output tri id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 id_4
);
  logic [1 : -1] id_6;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    output wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input wor id_13,
    input wire id_14,
    input tri1 id_15,
    input wand id_16,
    input supply1 id_17
    , id_25,
    input wand id_18,
    input uwire id_19,
    input wor id_20,
    output uwire id_21,
    output logic id_22,
    input wire id_23
);
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_19,
      id_2
  );
  wire id_26, id_27;
  always @(*) begin : LABEL_0
    #(1) begin : LABEL_1
      if (-1) id_22 <= 1;
    end
  end
endmodule
